
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017c6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000215c  08017e00  08017e00  00027e00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019f5c  08019f5c  000303e0  2**0
                  CONTENTS
  4 .ARM          00000008  08019f5c  08019f5c  00029f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019f64  08019f64  000303e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019f64  08019f64  00029f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019f68  08019f68  00029f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e0  20000000  08019f6c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fc0  200003e0  0801a34c  000303e0  2**3
                  ALLOC
 10 ._user_heap_stack 00001000  200083a0  0801a34c  000383a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000303e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d049  00000000  00000000  00030410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000555d  00000000  00000000  0005d459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023d8  00000000  00000000  000629b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002248  00000000  00000000  00064d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d689  00000000  00000000  00066fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029e34  00000000  00000000  00094661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010db74  00000000  00000000  000be495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001cc009  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae80  00000000  00000000  001cc05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003e0 	.word	0x200003e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017de4 	.word	0x08017de4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e4 	.word	0x200003e4
 80001cc:	08017de4 	.word	0x08017de4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cc6:	f000 b9f5 	b.w	80010b4 <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f883 	bl	8000de4 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f876 	bl	8000de4 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f865 	bl	8000de4 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f857 	bl	8000de4 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d5c:	f000 b9aa 	b.w	80010b4 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff febb 	bl	8000afc <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc31 	bl	8000618 <__aeabi_dmul>
 8000db6:	f7ff ff07 	bl	8000bc8 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fbb2 	bl	8000524 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc28 	bl	8000618 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff fa6a 	bl	80002a8 <__aeabi_dsub>
 8000dd4:	f7ff fef8 	bl	8000bc8 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	4604      	mov	r4, r0
 8000dec:	468e      	mov	lr, r1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d14d      	bne.n	8000e8e <__udivmoddi4+0xaa>
 8000df2:	428a      	cmp	r2, r1
 8000df4:	4694      	mov	ip, r2
 8000df6:	d969      	bls.n	8000ecc <__udivmoddi4+0xe8>
 8000df8:	fab2 f282 	clz	r2, r2
 8000dfc:	b152      	cbz	r2, 8000e14 <__udivmoddi4+0x30>
 8000dfe:	fa01 f302 	lsl.w	r3, r1, r2
 8000e02:	f1c2 0120 	rsb	r1, r2, #32
 8000e06:	fa20 f101 	lsr.w	r1, r0, r1
 8000e0a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e12:	4094      	lsls	r4, r2
 8000e14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e18:	0c21      	lsrs	r1, r4, #16
 8000e1a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e1e:	fa1f f78c 	uxth.w	r7, ip
 8000e22:	fb08 e316 	mls	r3, r8, r6, lr
 8000e26:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e2a:	fb06 f107 	mul.w	r1, r6, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d90a      	bls.n	8000e48 <__udivmoddi4+0x64>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e3a:	f080 811f 	bcs.w	800107c <__udivmoddi4+0x298>
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	f240 811c 	bls.w	800107c <__udivmoddi4+0x298>
 8000e44:	3e02      	subs	r6, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1a5b      	subs	r3, r3, r1
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e58:	fb00 f707 	mul.w	r7, r0, r7
 8000e5c:	42a7      	cmp	r7, r4
 8000e5e:	d90a      	bls.n	8000e76 <__udivmoddi4+0x92>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e68:	f080 810a 	bcs.w	8001080 <__udivmoddi4+0x29c>
 8000e6c:	42a7      	cmp	r7, r4
 8000e6e:	f240 8107 	bls.w	8001080 <__udivmoddi4+0x29c>
 8000e72:	4464      	add	r4, ip
 8000e74:	3802      	subs	r0, #2
 8000e76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e7a:	1be4      	subs	r4, r4, r7
 8000e7c:	2600      	movs	r6, #0
 8000e7e:	b11d      	cbz	r5, 8000e88 <__udivmoddi4+0xa4>
 8000e80:	40d4      	lsrs	r4, r2
 8000e82:	2300      	movs	r3, #0
 8000e84:	e9c5 4300 	strd	r4, r3, [r5]
 8000e88:	4631      	mov	r1, r6
 8000e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d909      	bls.n	8000ea6 <__udivmoddi4+0xc2>
 8000e92:	2d00      	cmp	r5, #0
 8000e94:	f000 80ef 	beq.w	8001076 <__udivmoddi4+0x292>
 8000e98:	2600      	movs	r6, #0
 8000e9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	4631      	mov	r1, r6
 8000ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea6:	fab3 f683 	clz	r6, r3
 8000eaa:	2e00      	cmp	r6, #0
 8000eac:	d14a      	bne.n	8000f44 <__udivmoddi4+0x160>
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d302      	bcc.n	8000eb8 <__udivmoddi4+0xd4>
 8000eb2:	4282      	cmp	r2, r0
 8000eb4:	f200 80f9 	bhi.w	80010aa <__udivmoddi4+0x2c6>
 8000eb8:	1a84      	subs	r4, r0, r2
 8000eba:	eb61 0303 	sbc.w	r3, r1, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	469e      	mov	lr, r3
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d0e0      	beq.n	8000e88 <__udivmoddi4+0xa4>
 8000ec6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eca:	e7dd      	b.n	8000e88 <__udivmoddi4+0xa4>
 8000ecc:	b902      	cbnz	r2, 8000ed0 <__udivmoddi4+0xec>
 8000ece:	deff      	udf	#255	; 0xff
 8000ed0:	fab2 f282 	clz	r2, r2
 8000ed4:	2a00      	cmp	r2, #0
 8000ed6:	f040 8092 	bne.w	8000ffe <__udivmoddi4+0x21a>
 8000eda:	eba1 010c 	sub.w	r1, r1, ip
 8000ede:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee2:	fa1f fe8c 	uxth.w	lr, ip
 8000ee6:	2601      	movs	r6, #1
 8000ee8:	0c20      	lsrs	r0, r4, #16
 8000eea:	fbb1 f3f7 	udiv	r3, r1, r7
 8000eee:	fb07 1113 	mls	r1, r7, r3, r1
 8000ef2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef6:	fb0e f003 	mul.w	r0, lr, r3
 8000efa:	4288      	cmp	r0, r1
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x12c>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x12a>
 8000f08:	4288      	cmp	r0, r1
 8000f0a:	f200 80cb 	bhi.w	80010a4 <__udivmoddi4+0x2c0>
 8000f0e:	4643      	mov	r3, r8
 8000f10:	1a09      	subs	r1, r1, r0
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f18:	fb07 1110 	mls	r1, r7, r0, r1
 8000f1c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f20:	fb0e fe00 	mul.w	lr, lr, r0
 8000f24:	45a6      	cmp	lr, r4
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x156>
 8000f28:	eb1c 0404 	adds.w	r4, ip, r4
 8000f2c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f30:	d202      	bcs.n	8000f38 <__udivmoddi4+0x154>
 8000f32:	45a6      	cmp	lr, r4
 8000f34:	f200 80bb 	bhi.w	80010ae <__udivmoddi4+0x2ca>
 8000f38:	4608      	mov	r0, r1
 8000f3a:	eba4 040e 	sub.w	r4, r4, lr
 8000f3e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f42:	e79c      	b.n	8000e7e <__udivmoddi4+0x9a>
 8000f44:	f1c6 0720 	rsb	r7, r6, #32
 8000f48:	40b3      	lsls	r3, r6
 8000f4a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f52:	fa20 f407 	lsr.w	r4, r0, r7
 8000f56:	fa01 f306 	lsl.w	r3, r1, r6
 8000f5a:	431c      	orrs	r4, r3
 8000f5c:	40f9      	lsrs	r1, r7
 8000f5e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f62:	fa00 f306 	lsl.w	r3, r0, r6
 8000f66:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f6a:	0c20      	lsrs	r0, r4, #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fb09 1118 	mls	r1, r9, r8, r1
 8000f74:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f78:	fb08 f00e 	mul.w	r0, r8, lr
 8000f7c:	4288      	cmp	r0, r1
 8000f7e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f82:	d90b      	bls.n	8000f9c <__udivmoddi4+0x1b8>
 8000f84:	eb1c 0101 	adds.w	r1, ip, r1
 8000f88:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f8c:	f080 8088 	bcs.w	80010a0 <__udivmoddi4+0x2bc>
 8000f90:	4288      	cmp	r0, r1
 8000f92:	f240 8085 	bls.w	80010a0 <__udivmoddi4+0x2bc>
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1a09      	subs	r1, r1, r0
 8000f9e:	b2a4      	uxth	r4, r4
 8000fa0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fa4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fa8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fb0:	458e      	cmp	lr, r1
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x1e2>
 8000fb4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb8:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000fbc:	d26c      	bcs.n	8001098 <__udivmoddi4+0x2b4>
 8000fbe:	458e      	cmp	lr, r1
 8000fc0:	d96a      	bls.n	8001098 <__udivmoddi4+0x2b4>
 8000fc2:	3802      	subs	r0, #2
 8000fc4:	4461      	add	r1, ip
 8000fc6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fca:	fba0 9402 	umull	r9, r4, r0, r2
 8000fce:	eba1 010e 	sub.w	r1, r1, lr
 8000fd2:	42a1      	cmp	r1, r4
 8000fd4:	46c8      	mov	r8, r9
 8000fd6:	46a6      	mov	lr, r4
 8000fd8:	d356      	bcc.n	8001088 <__udivmoddi4+0x2a4>
 8000fda:	d053      	beq.n	8001084 <__udivmoddi4+0x2a0>
 8000fdc:	b15d      	cbz	r5, 8000ff6 <__udivmoddi4+0x212>
 8000fde:	ebb3 0208 	subs.w	r2, r3, r8
 8000fe2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fe6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fea:	fa22 f306 	lsr.w	r3, r2, r6
 8000fee:	40f1      	lsrs	r1, r6
 8000ff0:	431f      	orrs	r7, r3
 8000ff2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ff6:	2600      	movs	r6, #0
 8000ff8:	4631      	mov	r1, r6
 8000ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ffe:	f1c2 0320 	rsb	r3, r2, #32
 8001002:	40d8      	lsrs	r0, r3
 8001004:	fa0c fc02 	lsl.w	ip, ip, r2
 8001008:	fa21 f303 	lsr.w	r3, r1, r3
 800100c:	4091      	lsls	r1, r2
 800100e:	4301      	orrs	r1, r0
 8001010:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001014:	fa1f fe8c 	uxth.w	lr, ip
 8001018:	fbb3 f0f7 	udiv	r0, r3, r7
 800101c:	fb07 3610 	mls	r6, r7, r0, r3
 8001020:	0c0b      	lsrs	r3, r1, #16
 8001022:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001026:	fb00 f60e 	mul.w	r6, r0, lr
 800102a:	429e      	cmp	r6, r3
 800102c:	fa04 f402 	lsl.w	r4, r4, r2
 8001030:	d908      	bls.n	8001044 <__udivmoddi4+0x260>
 8001032:	eb1c 0303 	adds.w	r3, ip, r3
 8001036:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800103a:	d22f      	bcs.n	800109c <__udivmoddi4+0x2b8>
 800103c:	429e      	cmp	r6, r3
 800103e:	d92d      	bls.n	800109c <__udivmoddi4+0x2b8>
 8001040:	3802      	subs	r0, #2
 8001042:	4463      	add	r3, ip
 8001044:	1b9b      	subs	r3, r3, r6
 8001046:	b289      	uxth	r1, r1
 8001048:	fbb3 f6f7 	udiv	r6, r3, r7
 800104c:	fb07 3316 	mls	r3, r7, r6, r3
 8001050:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001054:	fb06 f30e 	mul.w	r3, r6, lr
 8001058:	428b      	cmp	r3, r1
 800105a:	d908      	bls.n	800106e <__udivmoddi4+0x28a>
 800105c:	eb1c 0101 	adds.w	r1, ip, r1
 8001060:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001064:	d216      	bcs.n	8001094 <__udivmoddi4+0x2b0>
 8001066:	428b      	cmp	r3, r1
 8001068:	d914      	bls.n	8001094 <__udivmoddi4+0x2b0>
 800106a:	3e02      	subs	r6, #2
 800106c:	4461      	add	r1, ip
 800106e:	1ac9      	subs	r1, r1, r3
 8001070:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001074:	e738      	b.n	8000ee8 <__udivmoddi4+0x104>
 8001076:	462e      	mov	r6, r5
 8001078:	4628      	mov	r0, r5
 800107a:	e705      	b.n	8000e88 <__udivmoddi4+0xa4>
 800107c:	4606      	mov	r6, r0
 800107e:	e6e3      	b.n	8000e48 <__udivmoddi4+0x64>
 8001080:	4618      	mov	r0, r3
 8001082:	e6f8      	b.n	8000e76 <__udivmoddi4+0x92>
 8001084:	454b      	cmp	r3, r9
 8001086:	d2a9      	bcs.n	8000fdc <__udivmoddi4+0x1f8>
 8001088:	ebb9 0802 	subs.w	r8, r9, r2
 800108c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001090:	3801      	subs	r0, #1
 8001092:	e7a3      	b.n	8000fdc <__udivmoddi4+0x1f8>
 8001094:	4646      	mov	r6, r8
 8001096:	e7ea      	b.n	800106e <__udivmoddi4+0x28a>
 8001098:	4620      	mov	r0, r4
 800109a:	e794      	b.n	8000fc6 <__udivmoddi4+0x1e2>
 800109c:	4640      	mov	r0, r8
 800109e:	e7d1      	b.n	8001044 <__udivmoddi4+0x260>
 80010a0:	46d0      	mov	r8, sl
 80010a2:	e77b      	b.n	8000f9c <__udivmoddi4+0x1b8>
 80010a4:	3b02      	subs	r3, #2
 80010a6:	4461      	add	r1, ip
 80010a8:	e732      	b.n	8000f10 <__udivmoddi4+0x12c>
 80010aa:	4630      	mov	r0, r6
 80010ac:	e709      	b.n	8000ec2 <__udivmoddi4+0xde>
 80010ae:	4464      	add	r4, ip
 80010b0:	3802      	subs	r0, #2
 80010b2:	e742      	b.n	8000f3a <__udivmoddi4+0x156>

080010b4 <__aeabi_idiv0>:
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop

080010b8 <decodeIRED>:
volatile irparams_t irparams;
decode_results results;

//-----------------------------------------------------------------------------
int16_t decodeIRED(decode_results *results)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	if (irparams.rcvstate != STATE_STOP) return 0;
 80010c0:	4b16      	ldr	r3, [pc, #88]	; (800111c <decodeIRED+0x64>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b05      	cmp	r3, #5
 80010c8:	d001      	beq.n	80010ce <decodeIRED+0x16>
 80010ca:	2300      	movs	r3, #0
 80010cc:	e021      	b.n	8001112 <decodeIRED+0x5a>

	results->rawbuf = irparams.rawbuf;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a13      	ldr	r2, [pc, #76]	; (8001120 <decodeIRED+0x68>)
 80010d2:	609a      	str	r2, [r3, #8]
	results->rawlen = irparams.rawlen;
 80010d4:	4b11      	ldr	r3, [pc, #68]	; (800111c <decodeIRED+0x64>)
 80010d6:	785b      	ldrb	r3, [r3, #1]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	b21a      	sxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	819a      	strh	r2, [r3, #12]
	results->overflow = irparams.overflow;
 80010e0:	4b0e      	ldr	r3, [pc, #56]	; (800111c <decodeIRED+0x64>)
 80010e2:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	81da      	strh	r2, [r3, #14]

	if(irparams.rcvstate != STATE_STOP) return false;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	; (800111c <decodeIRED+0x64>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b05      	cmp	r3, #5
 80010f6:	d001      	beq.n	80010fc <decodeIRED+0x44>
 80010f8:	2300      	movs	r3, #0
 80010fa:	e00a      	b.n	8001112 <decodeIRED+0x5a>

	if (decodeHashIRED(results)) return 1;
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 f883 	bl	8001208 <decodeHashIRED>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <decodeIRED+0x54>
 8001108:	2301      	movs	r3, #1
 800110a:	e002      	b.n	8001112 <decodeIRED+0x5a>

	enIntIRED();
 800110c:	f000 f80a 	bl	8001124 <enIntIRED>

	return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200003fc 	.word	0x200003fc
 8001120:	20000400 	.word	0x20000400

08001124 <enIntIRED>:
//-----------------------------------------------------------------------------
void enIntIRED()
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <enIntIRED+0x28>)
 800112a:	2202      	movs	r2, #2
 800112c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <enIntIRED+0x28>)
 8001130:	2200      	movs	r2, #0
 8001132:	705a      	strb	r2, [r3, #1]

	__HAL_TIM_SET_COUNTER(portIRED, 0x0000);
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <enIntIRED+0x2c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Base_Start_IT(portIRED);
 800113e:	4b04      	ldr	r3, [pc, #16]	; (8001150 <enIntIRED+0x2c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f00c fcb4 	bl	800dab0 <HAL_TIM_Base_Start_IT>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200003fc 	.word	0x200003fc
 8001150:	20000130 	.word	0x20000130

08001154 <resumeIRED>:
//-----------------------------------------------------------------------------
void resumeIRED() // Restart the ISR state machine
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <resumeIRED+0x1c>)
 800115a:	2202      	movs	r2, #2
 800115c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800115e:	4b04      	ldr	r3, [pc, #16]	; (8001170 <resumeIRED+0x1c>)
 8001160:	2200      	movs	r2, #0
 8001162:	705a      	strb	r2, [r3, #1]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200003fc 	.word	0x200003fc
 8001174:	00000000 	.word	0x00000000

08001178 <compareIRED>:
//-----------------------------------------------------------------------------
int16_t compareIRED(uint16_t oldval, uint16_t newval)
{
 8001178:	b5b0      	push	{r4, r5, r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	460a      	mov	r2, r1
 8001182:	80fb      	strh	r3, [r7, #6]
 8001184:	4613      	mov	r3, r2
 8001186:	80bb      	strh	r3, [r7, #4]
	     if (newval < oldval * .8) return 0;
 8001188:	88bb      	ldrh	r3, [r7, #4]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9da 	bl	8000544 <__aeabi_i2d>
 8001190:	4604      	mov	r4, r0
 8001192:	460d      	mov	r5, r1
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9d4 	bl	8000544 <__aeabi_i2d>
 800119c:	a318      	add	r3, pc, #96	; (adr r3, 8001200 <compareIRED+0x88>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff fa39 	bl	8000618 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4620      	mov	r0, r4
 80011ac:	4629      	mov	r1, r5
 80011ae:	f7ff fca5 	bl	8000afc <__aeabi_dcmplt>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <compareIRED+0x44>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e01a      	b.n	80011f2 <compareIRED+0x7a>
	else if (oldval < newval * .8) return 2;
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f9c0 	bl	8000544 <__aeabi_i2d>
 80011c4:	4604      	mov	r4, r0
 80011c6:	460d      	mov	r5, r1
 80011c8:	88bb      	ldrh	r3, [r7, #4]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9ba 	bl	8000544 <__aeabi_i2d>
 80011d0:	a30b      	add	r3, pc, #44	; (adr r3, 8001200 <compareIRED+0x88>)
 80011d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d6:	f7ff fa1f 	bl	8000618 <__aeabi_dmul>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	4620      	mov	r0, r4
 80011e0:	4629      	mov	r1, r5
 80011e2:	f7ff fc8b 	bl	8000afc <__aeabi_dcmplt>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <compareIRED+0x78>
 80011ec:	2302      	movs	r3, #2
 80011ee:	e000      	b.n	80011f2 <compareIRED+0x7a>
	else return 1;
 80011f0:	2301      	movs	r3, #1
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bdb0      	pop	{r4, r5, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	f3af 8000 	nop.w
 8001200:	9999999a 	.word	0x9999999a
 8001204:	3fe99999 	.word	0x3fe99999

08001208 <decodeHashIRED>:
//-----------------------------------------------------------------------------
int32_t decodeHashIRED(decode_results *results)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	int32_t hash = FNV_BASIS_32;
 8001210:	4b21      	ldr	r3, [pc, #132]	; (8001298 <decodeHashIRED+0x90>)
 8001212:	60fb      	str	r3, [r7, #12]

	if (results->rawlen < 6) return 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800121a:	2b05      	cmp	r3, #5
 800121c:	dc01      	bgt.n	8001222 <decodeHashIRED+0x1a>
 800121e:	2300      	movs	r3, #0
 8001220:	e035      	b.n	800128e <decodeHashIRED+0x86>

	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001222:	2301      	movs	r3, #1
 8001224:	817b      	strh	r3, [r7, #10]
 8001226:	e023      	b.n	8001270 <decodeHashIRED+0x68>
		int16_t value = compareIRED(results->rawbuf[i], results->rawbuf[i + 2]);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	4413      	add	r3, r2
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	b298      	uxth	r0, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001240:	3302      	adds	r3, #2
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	4413      	add	r3, r2
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff ff94 	bl	8001178 <compareIRED>
 8001250:	4603      	mov	r3, r0
 8001252:	813b      	strh	r3, [r7, #8]
		hash = (hash * FNV_PRIME_32) ^ value;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	4a11      	ldr	r2, [pc, #68]	; (800129c <decodeHashIRED+0x94>)
 8001258:	fb03 f202 	mul.w	r2, r3, r2
 800125c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001260:	4053      	eors	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]
	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001264:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001268:	b29b      	uxth	r3, r3
 800126a:	3301      	adds	r3, #1
 800126c:	b29b      	uxth	r3, r3
 800126e:	817b      	strh	r3, [r7, #10]
 8001270:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001274:	3302      	adds	r3, #2
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800127c:	4293      	cmp	r3, r2
 800127e:	dbd3      	blt.n	8001228 <decodeHashIRED+0x20>
	}

	results->value = hash;
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	601a      	str	r2, [r3, #0]
	results->bits = 32;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2220      	movs	r2, #32
 800128a:	809a      	strh	r2, [r3, #4]

	return 1;
 800128c:	2301      	movs	r3, #1
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	811c9dc5 	.word	0x811c9dc5
 800129c:	01000193 	.word	0x01000193

080012a0 <ST7565_Select>:
volatile uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 80012a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012ac:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 80012bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012c0:	2210      	movs	r2, #16
 80012c2:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80012d4:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <ST7565_Reset+0x24>)
 80012d6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012da:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012dc:	2001      	movs	r0, #1
 80012de:	f006 fe6d 	bl	8007fbc <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80012e2:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <ST7565_Reset+0x24>)
 80012e4:	2204      	movs	r2, #4
 80012e6:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012e8:	2001      	movs	r0, #1
 80012ea:	f006 fe67 	bl	8007fbc <HAL_Delay>
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	48000c00 	.word	0x48000c00

080012f8 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001304:	4b1e      	ldr	r3, [pc, #120]	; (8001380 <ST7565_w_dats+0x88>)
 8001306:	2220      	movs	r2, #32
 8001308:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 800130a:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <ST7565_w_dats+0x8c>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d019      	beq.n	8001346 <ST7565_w_dats+0x4e>
		lcdRdy = 0;
 8001312:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <ST7565_w_dats+0x90>)
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 8001318:	887b      	ldrh	r3, [r7, #2]
 800131a:	461a      	mov	r2, r3
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	481b      	ldr	r0, [pc, #108]	; (800138c <ST7565_w_dats+0x94>)
 8001320:	f00b fcb8 	bl	800cc94 <HAL_SPI_Transmit_DMA>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <ST7565_w_dats+0x40>
 800132a:	4b19      	ldr	r3, [pc, #100]	; (8001390 <ST7565_w_dats+0x98>)
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001332:	b29a      	uxth	r2, r3
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <ST7565_w_dats+0x98>)
 8001336:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001338:	bf00      	nop
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <ST7565_w_dats+0x90>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0fa      	beq.n	800133a <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 8001344:	e017      	b.n	8001376 <ST7565_w_dats+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 8001346:	887a      	ldrh	r2, [r7, #2]
 8001348:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	480f      	ldr	r0, [pc, #60]	; (800138c <ST7565_w_dats+0x94>)
 8001350:	f00a ffef 	bl	800c332 <HAL_SPI_Transmit>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d006      	beq.n	8001368 <ST7565_w_dats+0x70>
 800135a:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <ST7565_w_dats+0x98>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001362:	b29a      	uxth	r2, r3
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <ST7565_w_dats+0x98>)
 8001366:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 8001368:	bf00      	nop
 800136a:	4808      	ldr	r0, [pc, #32]	; (800138c <ST7565_w_dats+0x94>)
 800136c:	f00c f830 	bl	800d3d0 <HAL_SPI_GetState>
 8001370:	4603      	mov	r3, r0
 8001372:	2b01      	cmp	r3, #1
 8001374:	d1f9      	bne.n	800136a <ST7565_w_dats+0x72>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	48000400 	.word	0x48000400
 8001384:	20000a14 	.word	0x20000a14
 8001388:	20000000 	.word	0x20000000
 800138c:	20000b20 	.word	0x20000b20
 8001390:	20001b88 	.word	0x20001b88

08001394 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80013a0:	4b1e      	ldr	r3, [pc, #120]	; (800141c <ST7565_w_cmds+0x88>)
 80013a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80013a6:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 80013a8:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <ST7565_w_cmds+0x8c>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d019      	beq.n	80013e4 <ST7565_w_cmds+0x50>
		lcdRdy = 0;
 80013b0:	4b1c      	ldr	r3, [pc, #112]	; (8001424 <ST7565_w_cmds+0x90>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 80013b6:	887b      	ldrh	r3, [r7, #2]
 80013b8:	461a      	mov	r2, r3
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	481a      	ldr	r0, [pc, #104]	; (8001428 <ST7565_w_cmds+0x94>)
 80013be:	f00b fc69 	bl	800cc94 <HAL_SPI_Transmit_DMA>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d006      	beq.n	80013d6 <ST7565_w_cmds+0x42>
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <ST7565_w_cmds+0x98>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	4b16      	ldr	r3, [pc, #88]	; (800142c <ST7565_w_cmds+0x98>)
 80013d4:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80013d6:	bf00      	nop
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <ST7565_w_cmds+0x90>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0fa      	beq.n	80013d8 <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80013e2:	e017      	b.n	8001414 <ST7565_w_cmds+0x80>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80013e4:	887a      	ldrh	r2, [r7, #2]
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	480e      	ldr	r0, [pc, #56]	; (8001428 <ST7565_w_cmds+0x94>)
 80013ee:	f00a ffa0 	bl	800c332 <HAL_SPI_Transmit>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d006      	beq.n	8001406 <ST7565_w_cmds+0x72>
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <ST7565_w_cmds+0x98>)
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001400:	b29a      	uxth	r2, r3
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <ST7565_w_cmds+0x98>)
 8001404:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 8001406:	bf00      	nop
 8001408:	4807      	ldr	r0, [pc, #28]	; (8001428 <ST7565_w_cmds+0x94>)
 800140a:	f00b ffe1 	bl	800d3d0 <HAL_SPI_GetState>
 800140e:	4603      	mov	r3, r0
 8001410:	2b01      	cmp	r3, #1
 8001412:	d1f9      	bne.n	8001408 <ST7565_w_cmds+0x74>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	48000400 	.word	0x48000400
 8001420:	20000a14 	.word	0x20000a14
 8001424:	20000000 	.word	0x20000000
 8001428:	20000b20 	.word	0x20000b20
 800142c:	20001b88 	.word	0x20001b88

08001430 <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	091b      	lsrs	r3, r3, #4
 800143e:	b2db      	uxtb	r3, r3
 8001440:	f043 0310 	orr.w	r3, r3, #16
 8001444:	b2db      	uxtb	r3, r3
 8001446:	733b      	strb	r3, [r7, #12]
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	b2db      	uxtb	r3, r3
 8001450:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	2102      	movs	r1, #2
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff9b 	bl	8001394 <ST7565_w_cmds>
}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	4603      	mov	r3, r0
 800146e:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 8001470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	b25b      	sxtb	r3, r3
 800147a:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800147e:	b25b      	sxtb	r3, r3
 8001480:	b2db      	uxtb	r3, r3
 8001482:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001484:	f107 030f 	add.w	r3, r7, #15
 8001488:	2101      	movs	r1, #1
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff ff82 	bl	8001394 <ST7565_w_cmds>
}
 8001490:	bf00      	nop
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014a8:	4619      	mov	r1, r3
 80014aa:	4814      	ldr	r0, [pc, #80]	; (80014fc <ST7565_Display_fill+0x64>)
 80014ac:	f012 fa5f 	bl	801396e <memset>
	
	ST7565_Select();
 80014b0:	f7ff fef6 	bl	80012a0 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 80014b4:	4a12      	ldr	r2, [pc, #72]	; (8001500 <ST7565_Display_fill+0x68>)
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	4611      	mov	r1, r2
 80014be:	8019      	strh	r1, [r3, #0]
 80014c0:	3302      	adds	r3, #2
 80014c2:	0c12      	lsrs	r2, r2, #16
 80014c4:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014c6:	23b7      	movs	r3, #183	; 0xb7
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	e00e      	b.n	80014ea <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	2103      	movs	r1, #3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff ff5c 	bl	8001394 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80014dc:	2183      	movs	r1, #131	; 0x83
 80014de:	4807      	ldr	r0, [pc, #28]	; (80014fc <ST7565_Display_fill+0x64>)
 80014e0:	f7ff ff0a 	bl	80012f8 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	2baf      	cmp	r3, #175	; 0xaf
 80014ee:	d8ed      	bhi.n	80014cc <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80014f0:	f7ff fee2 	bl	80012b8 <ST7565_Unselect>
}
 80014f4:	bf00      	nop
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000614 	.word	0x20000614
 8001500:	08017e00 	.word	0x08017e00

08001504 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
	ST7565_Select();
 800150a:	f7ff fec9 	bl	80012a0 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 800150e:	4a09      	ldr	r2, [pc, #36]	; (8001534 <ST7565_Init+0x30>)
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	ca07      	ldmia	r2, {r0, r1, r2}
 8001514:	c303      	stmia	r3!, {r0, r1}
 8001516:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	210a      	movs	r1, #10
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff39 	bl	8001394 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 8001522:	2000      	movs	r0, #0
 8001524:	f7ff ffb8 	bl	8001498 <ST7565_Display_fill>
	
	ST7565_Unselect();
 8001528:	f7ff fec6 	bl	80012b8 <ST7565_Unselect>
   
}
 800152c:	bf00      	nop
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	08017e04 	.word	0x08017e04

08001538 <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 8001542:	1dfb      	adds	r3, r7, #7
 8001544:	2101      	movs	r1, #1
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff24 	bl	8001394 <ST7565_w_cmds>

	if (byte == CMD_DISPLAY_OFF) OFF_DISPLAY();
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	2bae      	cmp	r3, #174	; 0xae
 8001550:	d103      	bne.n	800155a <ST7565_CMD_DISPLAY+0x22>
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <ST7565_CMD_DISPLAY+0x34>)
 8001554:	2201      	movs	r2, #1
 8001556:	619a      	str	r2, [r3, #24]
							else ON_DISPLAY();
#else
	ST7565_w_cmd(byte);
#endif
}
 8001558:	e003      	b.n	8001562 <ST7565_CMD_DISPLAY+0x2a>
							else ON_DISPLAY();
 800155a:	4b04      	ldr	r3, [pc, #16]	; (800156c <ST7565_CMD_DISPLAY+0x34>)
 800155c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001560:	619a      	str	r2, [r3, #24]
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	48000800 	.word	0x48000800

08001570 <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	80fb      	strh	r3, [r7, #6]
 800157a:	460b      	mov	r3, r1
 800157c:	80bb      	strh	r3, [r7, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 8001582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001586:	2b7f      	cmp	r3, #127	; 0x7f
 8001588:	dc4c      	bgt.n	8001624 <ST7565_Draw_pixel+0xb4>
 800158a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800158e:	2b00      	cmp	r3, #0
 8001590:	db48      	blt.n	8001624 <ST7565_Draw_pixel+0xb4>
 8001592:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001596:	2b3f      	cmp	r3, #63	; 0x3f
 8001598:	dc44      	bgt.n	8001624 <ST7565_Draw_pixel+0xb4>
 800159a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db40      	blt.n	8001624 <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 80015a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a6:	10db      	asrs	r3, r3, #3
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	01db      	lsls	r3, r3, #7
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	88fb      	ldrh	r3, [r7, #6]
 80015b2:	4413      	add	r3, r2
 80015b4:	81fb      	strh	r3, [r7, #14]

    if (color) {
 80015b6:	78fb      	ldrb	r3, [r7, #3]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d018      	beq.n	80015ee <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 80015bc:	89fb      	ldrh	r3, [r7, #14]
 80015be:	4a1c      	ldr	r2, [pc, #112]	; (8001630 <ST7565_Draw_pixel+0xc0>)
 80015c0:	5cd3      	ldrb	r3, [r2, r3]
 80015c2:	b25a      	sxtb	r2, r3
 80015c4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015c8:	4259      	negs	r1, r3
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	f001 0107 	and.w	r1, r1, #7
 80015d2:	bf58      	it	pl
 80015d4:	424b      	negpl	r3, r1
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4619      	mov	r1, r3
 80015da:	2301      	movs	r3, #1
 80015dc:	408b      	lsls	r3, r1
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	4313      	orrs	r3, r2
 80015e2:	b25a      	sxtb	r2, r3
 80015e4:	89fb      	ldrh	r3, [r7, #14]
 80015e6:	b2d1      	uxtb	r1, r2
 80015e8:	4a11      	ldr	r2, [pc, #68]	; (8001630 <ST7565_Draw_pixel+0xc0>)
 80015ea:	54d1      	strb	r1, [r2, r3]
 80015ec:	e01b      	b.n	8001626 <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80015ee:	89fb      	ldrh	r3, [r7, #14]
 80015f0:	4a0f      	ldr	r2, [pc, #60]	; (8001630 <ST7565_Draw_pixel+0xc0>)
 80015f2:	5cd3      	ldrb	r3, [r2, r3]
 80015f4:	b25a      	sxtb	r2, r3
 80015f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015fa:	4259      	negs	r1, r3
 80015fc:	f003 0307 	and.w	r3, r3, #7
 8001600:	f001 0107 	and.w	r1, r1, #7
 8001604:	bf58      	it	pl
 8001606:	424b      	negpl	r3, r1
 8001608:	b21b      	sxth	r3, r3
 800160a:	4619      	mov	r1, r3
 800160c:	2301      	movs	r3, #1
 800160e:	408b      	lsls	r3, r1
 8001610:	b25b      	sxtb	r3, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	b25b      	sxtb	r3, r3
 8001616:	4013      	ands	r3, r2
 8001618:	b25a      	sxtb	r2, r3
 800161a:	89fb      	ldrh	r3, [r7, #14]
 800161c:	b2d1      	uxtb	r1, r2
 800161e:	4a04      	ldr	r2, [pc, #16]	; (8001630 <ST7565_Draw_pixel+0xc0>)
 8001620:	54d1      	strb	r1, [r2, r3]
 8001622:	e000      	b.n	8001626 <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 8001624:	bf00      	nop
    }
}
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	20000614 	.word	0x20000614

08001634 <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 800163a:	f7ff fe31 	bl	80012a0 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 800163e:	2300      	movs	r3, #0
 8001640:	71bb      	strb	r3, [r7, #6]
 8001642:	e01d      	b.n	8001680 <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 8001644:	2000      	movs	r0, #0
 8001646:	f7ff fef3 	bl	8001430 <ST7565_SetX>
		ST7565_SetY(y);
 800164a:	79bb      	ldrb	r3, [r7, #6]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff0a 	bl	8001466 <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 8001652:	2300      	movs	r3, #0
 8001654:	71fb      	strb	r3, [r7, #7]
 8001656:	e00c      	b.n	8001672 <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001658:	79fa      	ldrb	r2, [r7, #7]
 800165a:	79bb      	ldrb	r3, [r7, #6]
 800165c:	01db      	lsls	r3, r3, #7
 800165e:	4413      	add	r3, r2
 8001660:	4a0d      	ldr	r2, [pc, #52]	; (8001698 <ST7565_Update+0x64>)
 8001662:	4413      	add	r3, r2
 8001664:	2101      	movs	r1, #1
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fe46 	bl	80012f8 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	3301      	adds	r3, #1
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	2b00      	cmp	r3, #0
 8001678:	daee      	bge.n	8001658 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 800167a:	79bb      	ldrb	r3, [r7, #6]
 800167c:	3301      	adds	r3, #1
 800167e:	71bb      	strb	r3, [r7, #6]
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	2b07      	cmp	r3, #7
 8001684:	d9de      	bls.n	8001644 <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 8001686:	f7ff fe17 	bl	80012b8 <ST7565_Unselect>
	HAL_Delay(50);//(100);
 800168a:	2032      	movs	r0, #50	; 0x32
 800168c:	f006 fc96 	bl	8007fbc <HAL_Delay>
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000614 	.word	0x20000614

0800169c <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b088      	sub	sp, #32
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	4603      	mov	r3, r0
 80016a6:	81fb      	strh	r3, [r7, #14]
 80016a8:	460b      	mov	r3, r1
 80016aa:	81bb      	strh	r3, [r7, #12]
 80016ac:	4613      	mov	r3, r2
 80016ae:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 80016b0:	89fb      	ldrh	r3, [r7, #14]
 80016b2:	833b      	strh	r3, [r7, #24]
 80016b4:	89bb      	ldrh	r3, [r7, #12]
 80016b6:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 80016b8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d102      	bne.n	80016c6 <ST7565_DrawChar+0x2a>
 80016c0:	2301      	movs	r3, #1
 80016c2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 80016c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	7812      	ldrb	r2, [r2, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	2b80      	cmp	r3, #128	; 0x80
 80016d2:	dd07      	ble.n	80016e4 <ST7565_DrawChar+0x48>
 80016d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	7852      	ldrb	r2, [r2, #1]
 80016dc:	4413      	add	r3, r2
 80016de:	2b40      	cmp	r3, #64	; 0x40
 80016e0:	f300 8154 	bgt.w	800198c <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	83fb      	strh	r3, [r7, #30]
 80016e8:	e149      	b.n	800197e <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80016ea:	7afb      	ldrb	r3, [r7, #11]
 80016ec:	2b7e      	cmp	r3, #126	; 0x7e
 80016ee:	d80f      	bhi.n	8001710 <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80016f6:	7afb      	ldrb	r3, [r7, #11]
 80016f8:	3b20      	subs	r3, #32
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	7849      	ldrb	r1, [r1, #1]
 80016fe:	fb03 f101 	mul.w	r1, r3, r1
 8001702:	8bfb      	ldrh	r3, [r7, #30]
 8001704:	440b      	add	r3, r1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	837b      	strh	r3, [r7, #26]
 800170e:	e0af      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 8001710:	7afb      	ldrb	r3, [r7, #11]
 8001712:	2bbf      	cmp	r3, #191	; 0xbf
 8001714:	d90f      	bls.n	8001736 <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800171c:	7afb      	ldrb	r3, [r7, #11]
 800171e:	3b60      	subs	r3, #96	; 0x60
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	7849      	ldrb	r1, [r1, #1]
 8001724:	fb03 f101 	mul.w	r1, r3, r1
 8001728:	8bfb      	ldrh	r3, [r7, #30]
 800172a:	440b      	add	r3, r1
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	4413      	add	r3, r2
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	837b      	strh	r3, [r7, #26]
 8001734:	e09c      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 8001736:	7afb      	ldrb	r3, [r7, #11]
 8001738:	2ba8      	cmp	r3, #168	; 0xa8
 800173a:	d111      	bne.n	8001760 <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	785b      	ldrb	r3, [r3, #1]
 8001746:	4619      	mov	r1, r3
 8001748:	460b      	mov	r3, r1
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	015b      	lsls	r3, r3, #5
 8001750:	4619      	mov	r1, r3
 8001752:	8bfb      	ldrh	r3, [r7, #30]
 8001754:	440b      	add	r3, r1
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	881b      	ldrh	r3, [r3, #0]
 800175c:	837b      	strh	r3, [r7, #26]
 800175e:	e087      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 8001760:	7afb      	ldrb	r3, [r7, #11]
 8001762:	2bb8      	cmp	r3, #184	; 0xb8
 8001764:	d111      	bne.n	800178a <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f8d3 1002 	ldr.w	r1, [r3, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	785b      	ldrb	r3, [r3, #1]
 8001770:	461a      	mov	r2, r3
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	015b      	lsls	r3, r3, #5
 800177a:	441a      	add	r2, r3
 800177c:	8bfb      	ldrh	r3, [r7, #30]
 800177e:	4413      	add	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	440b      	add	r3, r1
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	837b      	strh	r3, [r7, #26]
 8001788:	e072      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 800178a:	7afb      	ldrb	r3, [r7, #11]
 800178c:	2baa      	cmp	r3, #170	; 0xaa
 800178e:	d10f      	bne.n	80017b0 <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	785b      	ldrb	r3, [r3, #1]
 800179a:	4619      	mov	r1, r3
 800179c:	23a2      	movs	r3, #162	; 0xa2
 800179e:	fb03 f101 	mul.w	r1, r3, r1
 80017a2:	8bfb      	ldrh	r3, [r7, #30]
 80017a4:	440b      	add	r3, r1
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	837b      	strh	r3, [r7, #26]
 80017ae:	e05f      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 80017b0:	7afb      	ldrb	r3, [r7, #11]
 80017b2:	2baf      	cmp	r3, #175	; 0xaf
 80017b4:	d10f      	bne.n	80017d6 <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	785b      	ldrb	r3, [r3, #1]
 80017c0:	4619      	mov	r1, r3
 80017c2:	23a3      	movs	r3, #163	; 0xa3
 80017c4:	fb03 f101 	mul.w	r1, r3, r1
 80017c8:	8bfb      	ldrh	r3, [r7, #30]
 80017ca:	440b      	add	r3, r1
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	4413      	add	r3, r2
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	837b      	strh	r3, [r7, #26]
 80017d4:	e04c      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80017d6:	7afb      	ldrb	r3, [r7, #11]
 80017d8:	2bb2      	cmp	r3, #178	; 0xb2
 80017da:	d10f      	bne.n	80017fc <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	785b      	ldrb	r3, [r3, #1]
 80017e6:	4619      	mov	r1, r3
 80017e8:	23a4      	movs	r3, #164	; 0xa4
 80017ea:	fb03 f101 	mul.w	r1, r3, r1
 80017ee:	8bfb      	ldrh	r3, [r7, #30]
 80017f0:	440b      	add	r3, r1
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	837b      	strh	r3, [r7, #26]
 80017fa:	e039      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80017fc:	7afb      	ldrb	r3, [r7, #11]
 80017fe:	2bb3      	cmp	r3, #179	; 0xb3
 8001800:	d111      	bne.n	8001826 <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	785b      	ldrb	r3, [r3, #1]
 800180c:	4619      	mov	r1, r3
 800180e:	460b      	mov	r3, r1
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	0159      	lsls	r1, r3, #5
 8001816:	4419      	add	r1, r3
 8001818:	8bfb      	ldrh	r3, [r7, #30]
 800181a:	440b      	add	r3, r1
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4413      	add	r3, r2
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	837b      	strh	r3, [r7, #26]
 8001824:	e024      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 8001826:	7afb      	ldrb	r3, [r7, #11]
 8001828:	2bba      	cmp	r3, #186	; 0xba
 800182a:	d10f      	bne.n	800184c <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	4619      	mov	r1, r3
 8001838:	23a6      	movs	r3, #166	; 0xa6
 800183a:	fb03 f101 	mul.w	r1, r3, r1
 800183e:	8bfb      	ldrh	r3, [r7, #30]
 8001840:	440b      	add	r3, r1
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4413      	add	r3, r2
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	837b      	strh	r3, [r7, #26]
 800184a:	e011      	b.n	8001870 <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 800184c:	7afb      	ldrb	r3, [r7, #11]
 800184e:	2bbf      	cmp	r3, #191	; 0xbf
 8001850:	d10e      	bne.n	8001870 <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	785b      	ldrb	r3, [r3, #1]
 800185c:	4619      	mov	r1, r3
 800185e:	23a7      	movs	r3, #167	; 0xa7
 8001860:	fb03 f101 	mul.w	r1, r3, r1
 8001864:	8bfb      	ldrh	r3, [r7, #30]
 8001866:	440b      	add	r3, r1
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 8001870:	2300      	movs	r3, #0
 8001872:	83bb      	strh	r3, [r7, #28]
 8001874:	e071      	b.n	800195a <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 8001876:	8b7a      	ldrh	r2, [r7, #26]
 8001878:	8bbb      	ldrh	r3, [r7, #28]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d02d      	beq.n	80018e2 <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 8001886:	2300      	movs	r3, #0
 8001888:	827b      	strh	r3, [r7, #18]
 800188a:	e023      	b.n	80018d4 <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 800188c:	2300      	movs	r3, #0
 800188e:	82bb      	strh	r3, [r7, #20]
 8001890:	e014      	b.n	80018bc <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 8001892:	8b3a      	ldrh	r2, [r7, #24]
 8001894:	8abb      	ldrh	r3, [r7, #20]
 8001896:	4413      	add	r3, r2
 8001898:	b29b      	uxth	r3, r3
 800189a:	b218      	sxth	r0, r3
 800189c:	8afa      	ldrh	r2, [r7, #22]
 800189e:	8a7b      	ldrh	r3, [r7, #18]
 80018a0:	4413      	add	r3, r2
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff fe60 	bl	8001570 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80018b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	3301      	adds	r3, #1
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	82bb      	strh	r3, [r7, #20]
 80018bc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80018c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018c4:	429a      	cmp	r2, r3
 80018c6:	dbe4      	blt.n	8001892 <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80018c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	3301      	adds	r3, #1
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	827b      	strh	r3, [r7, #18]
 80018d4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80018d8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbd5      	blt.n	800188c <ST7565_DrawChar+0x1f0>
 80018e0:	e031      	b.n	8001946 <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80018e2:	2300      	movs	r3, #0
 80018e4:	827b      	strh	r3, [r7, #18]
 80018e6:	e028      	b.n	800193a <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80018e8:	2300      	movs	r3, #0
 80018ea:	82bb      	strh	r3, [r7, #20]
 80018ec:	e019      	b.n	8001922 <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80018ee:	8b3a      	ldrh	r2, [r7, #24]
 80018f0:	8abb      	ldrh	r3, [r7, #20]
 80018f2:	4413      	add	r3, r2
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	b218      	sxth	r0, r3
 80018f8:	8afa      	ldrh	r2, [r7, #22]
 80018fa:	8a7b      	ldrh	r3, [r7, #18]
 80018fc:	4413      	add	r3, r2
 80018fe:	b29b      	uxth	r3, r3
 8001900:	b219      	sxth	r1, r3
 8001902:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001906:	2b00      	cmp	r3, #0
 8001908:	bf0c      	ite	eq
 800190a:	2301      	moveq	r3, #1
 800190c:	2300      	movne	r3, #0
 800190e:	b2db      	uxtb	r3, r3
 8001910:	461a      	mov	r2, r3
 8001912:	f7ff fe2d 	bl	8001570 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8001916:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800191a:	b29b      	uxth	r3, r3
 800191c:	3301      	adds	r3, #1
 800191e:	b29b      	uxth	r3, r3
 8001920:	82bb      	strh	r3, [r7, #20]
 8001922:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001926:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800192a:	429a      	cmp	r2, r3
 800192c:	dbdf      	blt.n	80018ee <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 800192e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001932:	b29b      	uxth	r3, r3
 8001934:	3301      	adds	r3, #1
 8001936:	b29b      	uxth	r3, r3
 8001938:	827b      	strh	r3, [r7, #18]
 800193a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800193e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001942:	429a      	cmp	r2, r3
 8001944:	dbd0      	blt.n	80018e8 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 8001946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800194a:	b29a      	uxth	r2, r3
 800194c:	8b3b      	ldrh	r3, [r7, #24]
 800194e:	4413      	add	r3, r2
 8001950:	b29b      	uxth	r3, r3
 8001952:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 8001954:	8bbb      	ldrh	r3, [r7, #28]
 8001956:	3301      	adds	r3, #1
 8001958:	83bb      	strh	r3, [r7, #28]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	b29b      	uxth	r3, r3
 8001960:	8bba      	ldrh	r2, [r7, #28]
 8001962:	429a      	cmp	r2, r3
 8001964:	d387      	bcc.n	8001876 <ST7565_DrawChar+0x1da>
			}
			X = x;
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 800196a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800196e:	b29a      	uxth	r2, r3
 8001970:	8afb      	ldrh	r3, [r7, #22]
 8001972:	4413      	add	r3, r2
 8001974:	b29b      	uxth	r3, r3
 8001976:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001978:	8bfb      	ldrh	r3, [r7, #30]
 800197a:	3301      	adds	r3, #1
 800197c:	83fb      	strh	r3, [r7, #30]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	785b      	ldrb	r3, [r3, #1]
 8001982:	b29b      	uxth	r3, r3
 8001984:	8bfa      	ldrh	r2, [r7, #30]
 8001986:	429a      	cmp	r2, r3
 8001988:	f4ff aeaf 	bcc.w	80016ea <ST7565_DrawChar+0x4e>
		}
		
	}
}
 800198c:	bf00      	nop
 800198e:	3720      	adds	r7, #32
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af02      	add	r7, sp, #8
 800199a:	60ba      	str	r2, [r7, #8]
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4603      	mov	r3, r0
 80019a0:	81fb      	strh	r3, [r7, #14]
 80019a2:	460b      	mov	r3, r1
 80019a4:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 80019a6:	68b8      	ldr	r0, [r7, #8]
 80019a8:	f7fe fc1c 	bl	80001e4 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 80019b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f040 809c 	bne.w	8001af2 <ST7565_Print+0x15e>
 80019ba:	2301      	movs	r3, #1
 80019bc:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 80019c0:	e097      	b.n	8001af2 <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2bbf      	cmp	r3, #191	; 0xbf
 80019c8:	d974      	bls.n	8001ab4 <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2bd0      	cmp	r3, #208	; 0xd0
 80019d0:	d002      	beq.n	80019d8 <ST7565_Print+0x44>
 80019d2:	2bd1      	cmp	r3, #209	; 0xd1
 80019d4:	d02c      	beq.n	8001a30 <ST7565_Print+0x9c>
 80019d6:	e05b      	b.n	8001a90 <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	3301      	adds	r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b81      	cmp	r3, #129	; 0x81
 80019e4:	d102      	bne.n	80019ec <ST7565_Print+0x58>
 80019e6:	23a8      	movs	r3, #168	; 0xa8
 80019e8:	75fb      	strb	r3, [r7, #23]
 80019ea:	e051      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b8f      	cmp	r3, #143	; 0x8f
 80019f2:	d908      	bls.n	8001a06 <ST7565_Print+0x72>
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2bbf      	cmp	r3, #191	; 0xbf
 80019fa:	d804      	bhi.n	8001a06 <ST7565_Print+0x72>
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	3330      	adds	r3, #48	; 0x30
 8001a02:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 8001a04:	e041      	b.n	8001a8a <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b84      	cmp	r3, #132	; 0x84
 8001a0c:	d102      	bne.n	8001a14 <ST7565_Print+0x80>
 8001a0e:	23aa      	movs	r3, #170	; 0xaa
 8001a10:	75fb      	strb	r3, [r7, #23]
 8001a12:	e03d      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b86      	cmp	r3, #134	; 0x86
 8001a1a:	d102      	bne.n	8001a22 <ST7565_Print+0x8e>
 8001a1c:	23b2      	movs	r3, #178	; 0xb2
 8001a1e:	75fb      	strb	r3, [r7, #23]
 8001a20:	e036      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b87      	cmp	r3, #135	; 0x87
 8001a28:	d12f      	bne.n	8001a8a <ST7565_Print+0xf6>
 8001a2a:	23af      	movs	r3, #175	; 0xaf
 8001a2c:	75fb      	strb	r3, [r7, #23]
 8001a2e:	e02f      	b.n	8001a90 <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	3301      	adds	r3, #1
 8001a34:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b91      	cmp	r3, #145	; 0x91
 8001a3c:	d102      	bne.n	8001a44 <ST7565_Print+0xb0>
 8001a3e:	23b8      	movs	r3, #184	; 0xb8
 8001a40:	75fb      	strb	r3, [r7, #23]
 8001a42:	e025      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	da08      	bge.n	8001a60 <ST7565_Print+0xcc>
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b8f      	cmp	r3, #143	; 0x8f
 8001a54:	d804      	bhi.n	8001a60 <ST7565_Print+0xcc>
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	3370      	adds	r3, #112	; 0x70
 8001a5c:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001a5e:	e016      	b.n	8001a8e <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b94      	cmp	r3, #148	; 0x94
 8001a66:	d102      	bne.n	8001a6e <ST7565_Print+0xda>
 8001a68:	23ba      	movs	r3, #186	; 0xba
 8001a6a:	75fb      	strb	r3, [r7, #23]
 8001a6c:	e010      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b96      	cmp	r3, #150	; 0x96
 8001a74:	d102      	bne.n	8001a7c <ST7565_Print+0xe8>
 8001a76:	23b3      	movs	r3, #179	; 0xb3
 8001a78:	75fb      	strb	r3, [r7, #23]
 8001a7a:	e009      	b.n	8001a90 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b97      	cmp	r3, #151	; 0x97
 8001a82:	d104      	bne.n	8001a8e <ST7565_Print+0xfa>
 8001a84:	23bf      	movs	r3, #191	; 0xbf
 8001a86:	75fb      	strb	r3, [r7, #23]
 8001a88:	e002      	b.n	8001a90 <ST7565_Print+0xfc>
				break;
 8001a8a:	bf00      	nop
 8001a8c:	e000      	b.n	8001a90 <ST7565_Print+0xfc>
				break;
 8001a8e:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001a90:	8abb      	ldrh	r3, [r7, #20]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 8001a96:	7dfa      	ldrb	r2, [r7, #23]
 8001a98:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a9c:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001aa0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f7ff fdf5 	bl	800169c <ST7565_DrawChar>
 8001ab2:	e00e      	b.n	8001ad2 <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	781a      	ldrb	r2, [r3, #0]
 8001ab8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001abc:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001ac0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001ac4:	9301      	str	r3, [sp, #4]
 8001ac6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f7ff fde5 	bl	800169c <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	fb12 f303 	smulbb	r3, r2, r3
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	89fb      	ldrh	r3, [r7, #14]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	81fb      	strh	r3, [r7, #14]
		str++;
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	3301      	adds	r3, #1
 8001af0:	60bb      	str	r3, [r7, #8]
	while (len--) {
 8001af2:	8abb      	ldrh	r3, [r7, #20]
 8001af4:	1e5a      	subs	r2, r3, #1
 8001af6:	82ba      	strh	r2, [r7, #20]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f47f af62 	bne.w	80019c2 <ST7565_Print+0x2e>
	}
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 8001b08:	b590      	push	{r4, r7, lr}
 8001b0a:	b087      	sub	sp, #28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4604      	mov	r4, r0
 8001b10:	4608      	mov	r0, r1
 8001b12:	4611      	mov	r1, r2
 8001b14:	461a      	mov	r2, r3
 8001b16:	4623      	mov	r3, r4
 8001b18:	80fb      	strh	r3, [r7, #6]
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	80bb      	strh	r3, [r7, #4]
 8001b1e:	460b      	mov	r3, r1
 8001b20:	807b      	strh	r3, [r7, #2]
 8001b22:	4613      	mov	r3, r2
 8001b24:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 8001b26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b2a:	2b7f      	cmp	r3, #127	; 0x7f
 8001b2c:	dd01      	ble.n	8001b32 <ST7565_DrawLine+0x2a>
 8001b2e:	237f      	movs	r3, #127	; 0x7f
 8001b30:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 8001b32:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b36:	2b7f      	cmp	r3, #127	; 0x7f
 8001b38:	dd01      	ble.n	8001b3e <ST7565_DrawLine+0x36>
 8001b3a:	237f      	movs	r3, #127	; 0x7f
 8001b3c:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001b3e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b42:	2b3f      	cmp	r3, #63	; 0x3f
 8001b44:	dd01      	ble.n	8001b4a <ST7565_DrawLine+0x42>
 8001b46:	233f      	movs	r3, #63	; 0x3f
 8001b48:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001b4a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b4e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b50:	dd01      	ble.n	8001b56 <ST7565_DrawLine+0x4e>
 8001b52:	233f      	movs	r3, #63	; 0x3f
 8001b54:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001b56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	da05      	bge.n	8001b6e <ST7565_DrawLine+0x66>
 8001b62:	887a      	ldrh	r2, [r7, #2]
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	e004      	b.n	8001b78 <ST7565_DrawLine+0x70>
 8001b6e:	88fa      	ldrh	r2, [r7, #6]
 8001b70:	887b      	ldrh	r3, [r7, #2]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001b7a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b7e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	da05      	bge.n	8001b92 <ST7565_DrawLine+0x8a>
 8001b86:	883a      	ldrh	r2, [r7, #0]
 8001b88:	88bb      	ldrh	r3, [r7, #4]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	b21b      	sxth	r3, r3
 8001b90:	e004      	b.n	8001b9c <ST7565_DrawLine+0x94>
 8001b92:	88ba      	ldrh	r2, [r7, #4]
 8001b94:	883b      	ldrh	r3, [r7, #0]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001b9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ba2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	da01      	bge.n	8001bae <ST7565_DrawLine+0xa6>
 8001baa:	2301      	movs	r3, #1
 8001bac:	e001      	b.n	8001bb2 <ST7565_DrawLine+0xaa>
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bb2:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001bb4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001bb8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	da01      	bge.n	8001bc4 <ST7565_DrawLine+0xbc>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e001      	b.n	8001bc8 <ST7565_DrawLine+0xc0>
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bc8:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001bca:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001bce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dd06      	ble.n	8001be4 <ST7565_DrawLine+0xdc>
 8001bd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bda:	0fda      	lsrs	r2, r3, #31
 8001bdc:	4413      	add	r3, r2
 8001bde:	105b      	asrs	r3, r3, #1
 8001be0:	b21b      	sxth	r3, r3
 8001be2:	e006      	b.n	8001bf2 <ST7565_DrawLine+0xea>
 8001be4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001be8:	0fda      	lsrs	r2, r3, #31
 8001bea:	4413      	add	r3, r2
 8001bec:	105b      	asrs	r3, r3, #1
 8001bee:	425b      	negs	r3, r3
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001bf4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d130      	bne.n	8001c5e <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 8001bfc:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001c00:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	da05      	bge.n	8001c14 <ST7565_DrawLine+0x10c>
			tmp = y1;
 8001c08:	883b      	ldrh	r3, [r7, #0]
 8001c0a:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001c0c:	88bb      	ldrh	r3, [r7, #4]
 8001c0e:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001c10:	893b      	ldrh	r3, [r7, #8]
 8001c12:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001c14:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	da05      	bge.n	8001c2c <ST7565_DrawLine+0x124>
			tmp = x1;
 8001c20:	887b      	ldrh	r3, [r7, #2]
 8001c22:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c24:	88fb      	ldrh	r3, [r7, #6]
 8001c26:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c28:	893b      	ldrh	r3, [r7, #8]
 8001c2a:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001c2c:	88bb      	ldrh	r3, [r7, #4]
 8001c2e:	82bb      	strh	r3, [r7, #20]
 8001c30:	e00e      	b.n	8001c50 <ST7565_DrawLine+0x148>
 8001c32:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c36:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001c3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fc96 	bl	8001570 <ST7565_Draw_pixel>
 8001c44:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	82bb      	strh	r3, [r7, #20]
 8001c50:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c54:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	ddea      	ble.n	8001c32 <ST7565_DrawLine+0x12a>
		
		return;
 8001c5c:	e06e      	b.n	8001d3c <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001c5e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d130      	bne.n	8001cc8 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001c66:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001c6a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	da05      	bge.n	8001c7e <ST7565_DrawLine+0x176>
			tmp = y1;
 8001c72:	883b      	ldrh	r3, [r7, #0]
 8001c74:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001c76:	88bb      	ldrh	r3, [r7, #4]
 8001c78:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001c7a:	893b      	ldrh	r3, [r7, #8]
 8001c7c:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001c7e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	da05      	bge.n	8001c96 <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001c8a:	887b      	ldrh	r3, [r7, #2]
 8001c8c:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c92:	893b      	ldrh	r3, [r7, #8]
 8001c94:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	82bb      	strh	r3, [r7, #20]
 8001c9a:	e00e      	b.n	8001cba <ST7565_DrawLine+0x1b2>
 8001c9c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001ca0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001ca4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fc61 	bl	8001570 <ST7565_Draw_pixel>
 8001cae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	82bb      	strh	r3, [r7, #20]
 8001cba:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001cbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	ddea      	ble.n	8001c9c <ST7565_DrawLine+0x194>
		
		return;
 8001cc6:	e039      	b.n	8001d3c <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001cc8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001ccc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001cd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fc4b 	bl	8001570 <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001cda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cde:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d105      	bne.n	8001cf2 <ST7565_DrawLine+0x1ea>
 8001ce6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001cea:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d023      	beq.n	8001d3a <ST7565_DrawLine+0x232>

		e2 = err; 
 8001cf2:	8afb      	ldrh	r3, [r7, #22]
 8001cf4:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001cf6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cfa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001cfe:	425b      	negs	r3, r3
 8001d00:	429a      	cmp	r2, r3
 8001d02:	dd09      	ble.n	8001d18 <ST7565_DrawLine+0x210>
			err -= dy;
 8001d04:	8afa      	ldrh	r2, [r7, #22]
 8001d06:	8a3b      	ldrh	r3, [r7, #16]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001d0e:	88fa      	ldrh	r2, [r7, #6]
 8001d10:	89fb      	ldrh	r3, [r7, #14]
 8001d12:	4413      	add	r3, r2
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001d18:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d1c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dad1      	bge.n	8001cc8 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001d24:	8afa      	ldrh	r2, [r7, #22]
 8001d26:	8a7b      	ldrh	r3, [r7, #18]
 8001d28:	4413      	add	r3, r2
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001d2e:	88ba      	ldrh	r2, [r7, #4]
 8001d30:	89bb      	ldrh	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001d38:	e7c6      	b.n	8001cc8 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001d3a:	bf00      	nop
		} 
	}
}
 8001d3c:	371c      	adds	r7, #28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}

08001d42 <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001d42:	b590      	push	{r4, r7, lr}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af02      	add	r7, sp, #8
 8001d48:	4604      	mov	r4, r0
 8001d4a:	4608      	mov	r0, r1
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4623      	mov	r3, r4
 8001d52:	80fb      	strh	r3, [r7, #6]
 8001d54:	4603      	mov	r3, r0
 8001d56:	80bb      	strh	r3, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001d60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d64:	2b7f      	cmp	r3, #127	; 0x7f
 8001d66:	dc6a      	bgt.n	8001e3e <ST7565_DrawRectangle+0xfc>
 8001d68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d6c:	2b3f      	cmp	r3, #63	; 0x3f
 8001d6e:	dc66      	bgt.n	8001e3e <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001d70:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d78:	4413      	add	r3, r2
 8001d7a:	2b7f      	cmp	r3, #127	; 0x7f
 8001d7c:	dd04      	ble.n	8001d88 <ST7565_DrawRectangle+0x46>
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001d88:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d8c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001d90:	4413      	add	r3, r2
 8001d92:	2b3f      	cmp	r3, #63	; 0x3f
 8001d94:	dd04      	ble.n	8001da0 <ST7565_DrawRectangle+0x5e>
 8001d96:	88bb      	ldrh	r3, [r7, #4]
 8001d98:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001da0:	88fa      	ldrh	r2, [r7, #6]
 8001da2:	887b      	ldrh	r3, [r7, #2]
 8001da4:	4413      	add	r3, r2
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b21a      	sxth	r2, r3
 8001daa:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001dae:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001db2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001db6:	7e3b      	ldrb	r3, [r7, #24]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	4623      	mov	r3, r4
 8001dbc:	f7ff fea4 	bl	8001b08 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001dc0:	88ba      	ldrh	r2, [r7, #4]
 8001dc2:	883b      	ldrh	r3, [r7, #0]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	b219      	sxth	r1, r3
 8001dca:	88fa      	ldrh	r2, [r7, #6]
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	4413      	add	r3, r2
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	b21c      	sxth	r4, r3
 8001dd4:	88ba      	ldrh	r2, [r7, #4]
 8001dd6:	883b      	ldrh	r3, [r7, #0]
 8001dd8:	4413      	add	r3, r2
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b21a      	sxth	r2, r3
 8001dde:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001de2:	7e3b      	ldrb	r3, [r7, #24]
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	4613      	mov	r3, r2
 8001de8:	4622      	mov	r2, r4
 8001dea:	f7ff fe8d 	bl	8001b08 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001dee:	88ba      	ldrh	r2, [r7, #4]
 8001df0:	883b      	ldrh	r3, [r7, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	b21c      	sxth	r4, r3
 8001df8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dfc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001e00:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001e04:	7e3b      	ldrb	r3, [r7, #24]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	4623      	mov	r3, r4
 8001e0a:	f7ff fe7d 	bl	8001b08 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001e0e:	88fa      	ldrh	r2, [r7, #6]
 8001e10:	887b      	ldrh	r3, [r7, #2]
 8001e12:	4413      	add	r3, r2
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	b218      	sxth	r0, r3
 8001e18:	88fa      	ldrh	r2, [r7, #6]
 8001e1a:	887b      	ldrh	r3, [r7, #2]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	b21c      	sxth	r4, r3
 8001e22:	88ba      	ldrh	r2, [r7, #4]
 8001e24:	883b      	ldrh	r3, [r7, #0]
 8001e26:	4413      	add	r3, r2
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001e30:	7e3b      	ldrb	r3, [r7, #24]
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	4613      	mov	r3, r2
 8001e36:	4622      	mov	r2, r4
 8001e38:	f7ff fe66 	bl	8001b08 <ST7565_DrawLine>
 8001e3c:	e000      	b.n	8001e40 <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e3e:	bf00      	nop
}
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd90      	pop	{r4, r7, pc}

08001e46 <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001e46:	b590      	push	{r4, r7, lr}
 8001e48:	b087      	sub	sp, #28
 8001e4a:	af02      	add	r7, sp, #8
 8001e4c:	4604      	mov	r4, r0
 8001e4e:	4608      	mov	r0, r1
 8001e50:	4611      	mov	r1, r2
 8001e52:	461a      	mov	r2, r3
 8001e54:	4623      	mov	r3, r4
 8001e56:	80fb      	strh	r3, [r7, #6]
 8001e58:	4603      	mov	r3, r0
 8001e5a:	80bb      	strh	r3, [r7, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	807b      	strh	r3, [r7, #2]
 8001e60:	4613      	mov	r3, r2
 8001e62:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e68:	2b7f      	cmp	r3, #127	; 0x7f
 8001e6a:	dc41      	bgt.n	8001ef0 <ST7565_DrawFilledRectangle+0xaa>
 8001e6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e70:	2b3f      	cmp	r3, #63	; 0x3f
 8001e72:	dc3d      	bgt.n	8001ef0 <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001e74:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001e80:	dd04      	ble.n	8001e8c <ST7565_DrawFilledRectangle+0x46>
 8001e82:	88fb      	ldrh	r3, [r7, #6]
 8001e84:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001e8c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e90:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e94:	4413      	add	r3, r2
 8001e96:	2b3f      	cmp	r3, #63	; 0x3f
 8001e98:	dd04      	ble.n	8001ea4 <ST7565_DrawFilledRectangle+0x5e>
 8001e9a:	88bb      	ldrh	r3, [r7, #4]
 8001e9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]
 8001ea8:	e01c      	b.n	8001ee4 <ST7565_DrawFilledRectangle+0x9e>
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	88bb      	ldrh	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	b219      	sxth	r1, r3
 8001eb6:	88fa      	ldrh	r2, [r7, #6]
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	4413      	add	r3, r2
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	b21c      	sxth	r4, r3
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	88bb      	ldrh	r3, [r7, #4]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b21a      	sxth	r2, r3
 8001ecc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001ed0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ed4:	9300      	str	r3, [sp, #0]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	4622      	mov	r2, r4
 8001eda:	f7ff fe15 	bl	8001b08 <ST7565_DrawLine>
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
 8001ee4:	7bfa      	ldrb	r2, [r7, #15]
 8001ee6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	dddd      	ble.n	8001eaa <ST7565_DrawFilledRectangle+0x64>
 8001eee:	e000      	b.n	8001ef2 <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001ef0:	bf00      	nop
}
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd90      	pop	{r4, r7, pc}

08001ef8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001efc:	f3bf 8f4f 	dsb	sy
}
 8001f00:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f02:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <__NVIC_SystemReset+0x24>)
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f0a:	4904      	ldr	r1, [pc, #16]	; (8001f1c <__NVIC_SystemReset+0x24>)
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <__NVIC_SystemReset+0x28>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f12:	f3bf 8f4f 	dsb	sy
}
 8001f16:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <__NVIC_SystemReset+0x20>
 8001f1c:	e000ed00 	.word	0xe000ed00
 8001f20:	05fa0004 	.word	0x05fa0004

08001f24 <showCfg>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//------------------------------------------------------------------------------------------
void showCfg()
{
 8001f24:	b5b0      	push	{r4, r5, r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af04      	add	r7, sp, #16
	*strf = '\0';
 8001f2a:	4b20      	ldr	r3, [pc, #128]	; (8001fac <showCfg+0x88>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_LIST; i++) {
 8001f30:	2300      	movs	r3, #0
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	e02d      	b.n	8001f92 <showCfg+0x6e>
		sprintf(strf+strlen(strf), "%u:%.1f:%s\r\n", list[i].band, list[i].freq, list[i].name);
 8001f36:	481d      	ldr	r0, [pc, #116]	; (8001fac <showCfg+0x88>)
 8001f38:	f7fe f954 	bl	80001e4 <strlen>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	4a1b      	ldr	r2, [pc, #108]	; (8001fac <showCfg+0x88>)
 8001f40:	189c      	adds	r4, r3, r2
 8001f42:	491b      	ldr	r1, [pc, #108]	; (8001fb0 <showCfg+0x8c>)
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	461d      	mov	r5, r3
 8001f54:	4916      	ldr	r1, [pc, #88]	; (8001fb0 <showCfg+0x8c>)
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fafe 	bl	8000568 <__aeabi_f2d>
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4413      	add	r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4a0e      	ldr	r2, [pc, #56]	; (8001fb0 <showCfg+0x8c>)
 8001f78:	4413      	add	r3, r2
 8001f7a:	3305      	adds	r3, #5
 8001f7c:	9302      	str	r3, [sp, #8]
 8001f7e:	e9cd 0100 	strd	r0, r1, [sp]
 8001f82:	462a      	mov	r2, r5
 8001f84:	490b      	ldr	r1, [pc, #44]	; (8001fb4 <showCfg+0x90>)
 8001f86:	4620      	mov	r0, r4
 8001f88:	f012 fa72 	bl	8014470 <siprintf>
	for (int i = 0; i < MAX_LIST; i++) {
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b19      	cmp	r3, #25
 8001f96:	ddce      	ble.n	8001f36 <showCfg+0x12>
	}
	Report(0, "%s", strf);
 8001f98:	4a04      	ldr	r2, [pc, #16]	; (8001fac <showCfg+0x88>)
 8001f9a:	4907      	ldr	r1, [pc, #28]	; (8001fb8 <showCfg+0x94>)
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f001 f883 	bl	80030a8 <Report>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bdb0      	pop	{r4, r5, r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20001788 	.word	0x20001788
 8001fb0:	20002fec 	.word	0x20002fec
 8001fb4:	080181f4 	.word	0x080181f4
 8001fb8:	08018204 	.word	0x08018204

08001fbc <errName>:
//------------------------------------------------------------------------------------------


//-------------------------------------------------------------------------------------------
static char *errName(uint16_t err)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	80fb      	strh	r3, [r7, #6]

	switch (err) {
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fcc:	d06b      	beq.n	80020a6 <errName+0xea>
 8001fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fd2:	dc6a      	bgt.n	80020aa <errName+0xee>
 8001fd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd8:	d063      	beq.n	80020a2 <errName+0xe6>
 8001fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fde:	dc64      	bgt.n	80020aa <errName+0xee>
 8001fe0:	2b80      	cmp	r3, #128	; 0x80
 8001fe2:	d05c      	beq.n	800209e <errName+0xe2>
 8001fe4:	2b80      	cmp	r3, #128	; 0x80
 8001fe6:	dc60      	bgt.n	80020aa <errName+0xee>
 8001fe8:	2b20      	cmp	r3, #32
 8001fea:	dc47      	bgt.n	800207c <errName+0xc0>
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	dd5c      	ble.n	80020aa <errName+0xee>
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	2b1f      	cmp	r3, #31
 8001ff4:	d859      	bhi.n	80020aa <errName+0xee>
 8001ff6:	a201      	add	r2, pc, #4	; (adr r2, 8001ffc <errName+0x40>)
 8001ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ffc:	08002083 	.word	0x08002083
 8002000:	08002087 	.word	0x08002087
 8002004:	080020ab 	.word	0x080020ab
 8002008:	0800208b 	.word	0x0800208b
 800200c:	080020ab 	.word	0x080020ab
 8002010:	080020ab 	.word	0x080020ab
 8002014:	080020ab 	.word	0x080020ab
 8002018:	0800208f 	.word	0x0800208f
 800201c:	080020ab 	.word	0x080020ab
 8002020:	080020ab 	.word	0x080020ab
 8002024:	080020ab 	.word	0x080020ab
 8002028:	080020ab 	.word	0x080020ab
 800202c:	080020ab 	.word	0x080020ab
 8002030:	080020ab 	.word	0x080020ab
 8002034:	080020ab 	.word	0x080020ab
 8002038:	08002093 	.word	0x08002093
 800203c:	080020ab 	.word	0x080020ab
 8002040:	080020ab 	.word	0x080020ab
 8002044:	080020ab 	.word	0x080020ab
 8002048:	080020ab 	.word	0x080020ab
 800204c:	080020ab 	.word	0x080020ab
 8002050:	080020ab 	.word	0x080020ab
 8002054:	080020ab 	.word	0x080020ab
 8002058:	080020ab 	.word	0x080020ab
 800205c:	080020ab 	.word	0x080020ab
 8002060:	080020ab 	.word	0x080020ab
 8002064:	080020ab 	.word	0x080020ab
 8002068:	080020ab 	.word	0x080020ab
 800206c:	080020ab 	.word	0x080020ab
 8002070:	080020ab 	.word	0x080020ab
 8002074:	080020ab 	.word	0x080020ab
 8002078:	08002097 	.word	0x08002097
 800207c:	2b40      	cmp	r3, #64	; 0x40
 800207e:	d00c      	beq.n	800209a <errName+0xde>
 8002080:	e013      	b.n	80020aa <errName+0xee>
		case devTIK:// = 1,
			return "devTIK";
 8002082:	4b0d      	ldr	r3, [pc, #52]	; (80020b8 <errName+0xfc>)
 8002084:	e012      	b.n	80020ac <errName+0xf0>
		case devUART:// = 2,
			return "devUART";
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <errName+0x100>)
 8002088:	e010      	b.n	80020ac <errName+0xf0>
		case devMEM://= 4,
			return "devMEM";
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <errName+0x104>)
 800208c:	e00e      	b.n	80020ac <errName+0xf0>
		case devRTC:// = 8,
			return "devRTC";
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <errName+0x108>)
 8002090:	e00c      	b.n	80020ac <errName+0xf0>
		case devEVT:// = 0x10,
			return "devEVT";
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <errName+0x10c>)
 8002094:	e00a      	b.n	80020ac <errName+0xf0>
		case devSYS:// = 0x20,
			return "devSYS";
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <errName+0x110>)
 8002098:	e008      	b.n	80020ac <errName+0xf0>
		case devSPI:// = 0x40,
			return "devSPI";
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <errName+0x114>)
 800209c:	e006      	b.n	80020ac <errName+0xf0>
		case devLCD:// = 0x80,
			return "devLCD";
 800209e:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <errName+0x118>)
 80020a0:	e004      	b.n	80020ac <errName+0xf0>
		case devRDA:// = 0x100,
			return "devRDA";
 80020a2:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <errName+0x11c>)
 80020a4:	e002      	b.n	80020ac <errName+0xf0>
		case devFS:// = 0x200
			return "devFS";
 80020a6:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <errName+0x120>)
 80020a8:	e000      	b.n	80020ac <errName+0xf0>
		case devQUE:// = 0x800
			return "devQUE";
#endif
	}

	return "???";
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <errName+0x124>)
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	08018208 	.word	0x08018208
 80020bc:	08018210 	.word	0x08018210
 80020c0:	08018218 	.word	0x08018218
 80020c4:	08018220 	.word	0x08018220
 80020c8:	08018228 	.word	0x08018228
 80020cc:	08018230 	.word	0x08018230
 80020d0:	08018238 	.word	0x08018238
 80020d4:	08018240 	.word	0x08018240
 80020d8:	08018248 	.word	0x08018248
 80020dc:	08018250 	.word	0x08018250
 80020e0:	08018028 	.word	0x08018028

080020e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ea:	f005 ff2e 	bl	8007f4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ee:	f000 f899 	bl	8002224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020f2:	f000 fb3f 	bl	8002774 <MX_GPIO_Init>
  MX_TIM4_Init();
 80020f6:	f000 f9ff 	bl	80024f8 <MX_TIM4_Init>
  MX_DMA_Init();
 80020fa:	f000 fae1 	bl	80026c0 <MX_DMA_Init>
  MX_RTC_Init();
 80020fe:	f000 f923 	bl	8002348 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8002102:	f000 fa7d 	bl	8002600 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002106:	f000 f9b9 	bl	800247c <MX_SPI2_Init>
  MX_SPI1_Init();
 800210a:	f000 f979 	bl	8002400 <MX_SPI1_Init>
  MX_I2C1_Init();
 800210e:	f000 f8db 	bl	80022c8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002112:	f000 faa5 	bl	8002660 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8002116:	f000 fa3d 	bl	8002594 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


    if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 800211a:	4b33      	ldr	r3, [pc, #204]	; (80021e8 <main+0x104>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f00b fcc6 	bl	800dab0 <HAL_TIM_Base_Start_IT>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d006      	beq.n	8002138 <main+0x54>
 800212a:	4b30      	ldr	r3, [pc, #192]	; (80021ec <main+0x108>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	f043 0301 	orr.w	r3, r3, #1
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <main+0x108>)
 8002136:	801a      	strh	r2, [r3, #0]

    if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 8002138:	4b2d      	ldr	r3, [pc, #180]	; (80021f0 <main+0x10c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2201      	movs	r2, #1
 800213e:	492d      	ldr	r1, [pc, #180]	; (80021f4 <main+0x110>)
 8002140:	4618      	mov	r0, r3
 8002142:	f00c f95d 	bl	800e400 <HAL_UART_Receive_IT>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <main+0x76>
 800214c:	4b27      	ldr	r3, [pc, #156]	; (80021ec <main+0x108>)
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	b29a      	uxth	r2, r3
 8002156:	4b25      	ldr	r3, [pc, #148]	; (80021ec <main+0x108>)
 8002158:	801a      	strh	r2, [r3, #0]
#if defined(SET_BLE) || defined(SET_AUDIO)
    if (HAL_UART_Receive_IT(blePort, &rxbByte, 1) != HAL_OK) devError |= devBLE;
#endif

    for (int8_t i = 0; i < 4; i++) {
 800215a:	2300      	movs	r3, #0
 800215c:	71fb      	strb	r3, [r7, #7]
 800215e:	e011      	b.n	8002184 <main+0xa0>
    	errLedOn(true);
 8002160:	2001      	movs	r0, #1
 8002162:	f000 fe2d 	bl	8002dc0 <errLedOn>
    	HAL_Delay(100);
 8002166:	2064      	movs	r0, #100	; 0x64
 8002168:	f005 ff28 	bl	8007fbc <HAL_Delay>
    	errLedOn(false);
 800216c:	2000      	movs	r0, #0
 800216e:	f000 fe27 	bl	8002dc0 <errLedOn>
    	HAL_Delay(100);
 8002172:	2064      	movs	r0, #100	; 0x64
 8002174:	f005 ff22 	bl	8007fbc <HAL_Delay>
    for (int8_t i = 0; i < 4; i++) {
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	3301      	adds	r3, #1
 8002180:	b2db      	uxtb	r3, r3
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002188:	2b03      	cmp	r3, #3
 800218a:	dde9      	ble.n	8002160 <main+0x7c>
    }

    set_Date(epoch);
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <main+0x114>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fe8f 	bl	8002eb4 <set_Date>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002196:	f00d fd53 	bl	800fc40 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of itSem */
  itSemHandle = osSemaphoreNew(1, 1, &itSem_attributes);
 800219a:	4a18      	ldr	r2, [pc, #96]	; (80021fc <main+0x118>)
 800219c:	2101      	movs	r1, #1
 800219e:	2001      	movs	r0, #1
 80021a0:	f00d fe2c 	bl	800fdfc <osSemaphoreNew>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4a16      	ldr	r2, [pc, #88]	; (8002200 <main+0x11c>)
 80021a8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of evtQue */
  evtQueHandle = osMessageQueueNew (8, sizeof(rec_evt_t), &evtQue_attributes);
 80021aa:	4a16      	ldr	r2, [pc, #88]	; (8002204 <main+0x120>)
 80021ac:	2108      	movs	r1, #8
 80021ae:	2008      	movs	r0, #8
 80021b0:	f00d ff44 	bl	801003c <osMessageQueueNew>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a14      	ldr	r2, [pc, #80]	; (8002208 <main+0x124>)
 80021b8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(StartTask, NULL, &defTask_attributes);
 80021ba:	4a14      	ldr	r2, [pc, #80]	; (800220c <main+0x128>)
 80021bc:	2100      	movs	r1, #0
 80021be:	4814      	ldr	r0, [pc, #80]	; (8002210 <main+0x12c>)
 80021c0:	f00d fd8a 	bl	800fcd8 <osThreadNew>
 80021c4:	4603      	mov	r3, r0
 80021c6:	4a13      	ldr	r2, [pc, #76]	; (8002214 <main+0x130>)
 80021c8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_Delay(250);
 80021ca:	20fa      	movs	r0, #250	; 0xfa
 80021cc:	f005 fef6 	bl	8007fbc <HAL_Delay>
  irdTaskHandle = osThreadNew(irdTask, NULL, &irdTask_attributes);
 80021d0:	4a11      	ldr	r2, [pc, #68]	; (8002218 <main+0x134>)
 80021d2:	2100      	movs	r1, #0
 80021d4:	4811      	ldr	r0, [pc, #68]	; (800221c <main+0x138>)
 80021d6:	f00d fd7f 	bl	800fcd8 <osThreadNew>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a10      	ldr	r2, [pc, #64]	; (8002220 <main+0x13c>)
 80021de:	6013      	str	r3, [r2, #0]
  /* add events, ... */
  //osStat = osKernelStart();
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80021e0:	f00d fd54 	bl	800fc8c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021e4:	e7fe      	b.n	80021e4 <main+0x100>
 80021e6:	bf00      	nop
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	20001b88 	.word	0x20001b88
 80021f0:	20000014 	.word	0x20000014
 80021f4:	20001b98 	.word	0x20001b98
 80021f8:	2000001c 	.word	0x2000001c
 80021fc:	0801954c 	.word	0x0801954c
 8002200:	20000f00 	.word	0x20000f00
 8002204:	08019534 	.word	0x08019534
 8002208:	20000ef4 	.word	0x20000ef4
 800220c:	08019510 	.word	0x08019510
 8002210:	08003f75 	.word	0x08003f75
 8002214:	20000ef0 	.word	0x20000ef0
 8002218:	0801955c 	.word	0x0801955c
 800221c:	08003af5 	.word	0x08003af5
 8002220:	20000f04 	.word	0x20000f04

08002224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b096      	sub	sp, #88	; 0x58
 8002228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800222a:	f107 0314 	add.w	r3, r7, #20
 800222e:	2244      	movs	r2, #68	; 0x44
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f011 fb9b 	bl	801396e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002238:	463b      	mov	r3, r7
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002246:	f44f 7000 	mov.w	r0, #512	; 0x200
 800224a:	f008 f929 	bl	800a4a0 <HAL_PWREx_ControlVoltageScaling>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002254:	f003 fe98 	bl	8005f88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002258:	2309      	movs	r3, #9
 800225a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800225c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002260:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002262:	2301      	movs	r3, #1
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002266:	2302      	movs	r3, #2
 8002268:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800226a:	2303      	movs	r3, #3
 800226c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800226e:	2301      	movs	r3, #1
 8002270:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002272:	2314      	movs	r3, #20
 8002274:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002276:	2307      	movs	r3, #7
 8002278:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800227a:	2302      	movs	r3, #2
 800227c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800227e:	2302      	movs	r3, #2
 8002280:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	4618      	mov	r0, r3
 8002288:	f008 f9a8 	bl	800a5dc <HAL_RCC_OscConfig>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002292:	f003 fe79 	bl	8005f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002296:	230f      	movs	r3, #15
 8002298:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800229a:	2303      	movs	r3, #3
 800229c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800229e:	2300      	movs	r3, #0
 80022a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022aa:	463b      	mov	r3, r7
 80022ac:	2104      	movs	r1, #4
 80022ae:	4618      	mov	r0, r3
 80022b0:	f008 fd70 	bl	800ad94 <HAL_RCC_ClockConfig>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80022ba:	f003 fe65 	bl	8005f88 <Error_Handler>
  }
}
 80022be:	bf00      	nop
 80022c0:	3758      	adds	r7, #88	; 0x58
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	; (800233c <MX_I2C1_Init+0x74>)
 80022ce:	4a1c      	ldr	r2, [pc, #112]	; (8002340 <MX_I2C1_Init+0x78>)
 80022d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 80022d2:	4b1a      	ldr	r3, [pc, #104]	; (800233c <MX_I2C1_Init+0x74>)
 80022d4:	4a1b      	ldr	r2, [pc, #108]	; (8002344 <MX_I2C1_Init+0x7c>)
 80022d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022d8:	4b18      	ldr	r3, [pc, #96]	; (800233c <MX_I2C1_Init+0x74>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022de:	4b17      	ldr	r3, [pc, #92]	; (800233c <MX_I2C1_Init+0x74>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022e4:	4b15      	ldr	r3, [pc, #84]	; (800233c <MX_I2C1_Init+0x74>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022ea:	4b14      	ldr	r3, [pc, #80]	; (800233c <MX_I2C1_Init+0x74>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022f0:	4b12      	ldr	r3, [pc, #72]	; (800233c <MX_I2C1_Init+0x74>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <MX_I2C1_Init+0x74>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022fc:	4b0f      	ldr	r3, [pc, #60]	; (800233c <MX_I2C1_Init+0x74>)
 80022fe:	2200      	movs	r2, #0
 8002300:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002302:	480e      	ldr	r0, [pc, #56]	; (800233c <MX_I2C1_Init+0x74>)
 8002304:	f006 fbf0 	bl	8008ae8 <HAL_I2C_Init>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800230e:	f003 fe3b 	bl	8005f88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8002312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002316:	4809      	ldr	r0, [pc, #36]	; (800233c <MX_I2C1_Init+0x74>)
 8002318:	f007 ffa8 	bl	800a26c <HAL_I2CEx_ConfigAnalogFilter>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002322:	f003 fe31 	bl	8005f88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002326:	2100      	movs	r1, #0
 8002328:	4804      	ldr	r0, [pc, #16]	; (800233c <MX_I2C1_Init+0x74>)
 800232a:	f007 ffea 	bl	800a302 <HAL_I2CEx_ConfigDigitalFilter>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002334:	f003 fe28 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000a18 	.word	0x20000a18
 8002340:	40005400 	.word	0x40005400
 8002344:	00702d95 	.word	0x00702d95

08002348 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800235c:	2300      	movs	r3, #0
 800235e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002360:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002362:	4a26      	ldr	r2, [pc, #152]	; (80023fc <MX_RTC_Init+0xb4>)
 8002364:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002366:	4b24      	ldr	r3, [pc, #144]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002368:	2200      	movs	r2, #0
 800236a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800236c:	4b22      	ldr	r3, [pc, #136]	; (80023f8 <MX_RTC_Init+0xb0>)
 800236e:	227f      	movs	r2, #127	; 0x7f
 8002370:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002372:	4b21      	ldr	r3, [pc, #132]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002374:	22ff      	movs	r2, #255	; 0xff
 8002376:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002378:	4b1f      	ldr	r3, [pc, #124]	; (80023f8 <MX_RTC_Init+0xb0>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800237e:	4b1e      	ldr	r3, [pc, #120]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002380:	2200      	movs	r2, #0
 8002382:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002384:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800238a:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <MX_RTC_Init+0xb0>)
 800238c:	2200      	movs	r2, #0
 800238e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002390:	4819      	ldr	r0, [pc, #100]	; (80023f8 <MX_RTC_Init+0xb0>)
 8002392:	f009 fc11 	bl	800bbb8 <HAL_RTC_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800239c:	f003 fdf4 	bl	8005f88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80023ac:	2300      	movs	r3, #0
 80023ae:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80023b4:	1d3b      	adds	r3, r7, #4
 80023b6:	2201      	movs	r2, #1
 80023b8:	4619      	mov	r1, r3
 80023ba:	480f      	ldr	r0, [pc, #60]	; (80023f8 <MX_RTC_Init+0xb0>)
 80023bc:	f009 fc77 	bl	800bcae <HAL_RTC_SetTime>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80023c6:	f003 fddf 	bl	8005f88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80023ca:	2303      	movs	r3, #3
 80023cc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 80023ce:	2307      	movs	r3, #7
 80023d0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 80023d2:	2306      	movs	r3, #6
 80023d4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80023d6:	2322      	movs	r3, #34	; 0x22
 80023d8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80023da:	463b      	mov	r3, r7
 80023dc:	2201      	movs	r2, #1
 80023de:	4619      	mov	r1, r3
 80023e0:	4805      	ldr	r0, [pc, #20]	; (80023f8 <MX_RTC_Init+0xb0>)
 80023e2:	f009 fd5d 	bl	800bea0 <HAL_RTC_SetDate>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80023ec:	f003 fdcc 	bl	8005f88 <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 80023f0:	bf00      	nop
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20000afc 	.word	0x20000afc
 80023fc:	40002800 	.word	0x40002800

08002400 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002404:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <MX_SPI1_Init+0x74>)
 8002406:	4a1c      	ldr	r2, [pc, #112]	; (8002478 <MX_SPI1_Init+0x78>)
 8002408:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800240a:	4b1a      	ldr	r3, [pc, #104]	; (8002474 <MX_SPI1_Init+0x74>)
 800240c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002410:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002412:	4b18      	ldr	r3, [pc, #96]	; (8002474 <MX_SPI1_Init+0x74>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002418:	4b16      	ldr	r3, [pc, #88]	; (8002474 <MX_SPI1_Init+0x74>)
 800241a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800241e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002420:	4b14      	ldr	r3, [pc, #80]	; (8002474 <MX_SPI1_Init+0x74>)
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002426:	4b13      	ldr	r3, [pc, #76]	; (8002474 <MX_SPI1_Init+0x74>)
 8002428:	2200      	movs	r2, #0
 800242a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <MX_SPI1_Init+0x74>)
 800242e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002432:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002434:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <MX_SPI1_Init+0x74>)
 8002436:	2208      	movs	r2, #8
 8002438:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800243a:	4b0e      	ldr	r3, [pc, #56]	; (8002474 <MX_SPI1_Init+0x74>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002440:	4b0c      	ldr	r3, [pc, #48]	; (8002474 <MX_SPI1_Init+0x74>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002446:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <MX_SPI1_Init+0x74>)
 8002448:	2200      	movs	r2, #0
 800244a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800244c:	4b09      	ldr	r3, [pc, #36]	; (8002474 <MX_SPI1_Init+0x74>)
 800244e:	2207      	movs	r2, #7
 8002450:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002452:	4b08      	ldr	r3, [pc, #32]	; (8002474 <MX_SPI1_Init+0x74>)
 8002454:	2200      	movs	r2, #0
 8002456:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <MX_SPI1_Init+0x74>)
 800245a:	2200      	movs	r2, #0
 800245c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800245e:	4805      	ldr	r0, [pc, #20]	; (8002474 <MX_SPI1_Init+0x74>)
 8002460:	f009 fec4 	bl	800c1ec <HAL_SPI_Init>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800246a:	f003 fd8d 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20000b20 	.word	0x20000b20
 8002478:	40013000 	.word	0x40013000

0800247c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002480:	4b1b      	ldr	r3, [pc, #108]	; (80024f0 <MX_SPI2_Init+0x74>)
 8002482:	4a1c      	ldr	r2, [pc, #112]	; (80024f4 <MX_SPI2_Init+0x78>)
 8002484:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002486:	4b1a      	ldr	r3, [pc, #104]	; (80024f0 <MX_SPI2_Init+0x74>)
 8002488:	f44f 7282 	mov.w	r2, #260	; 0x104
 800248c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800248e:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <MX_SPI2_Init+0x74>)
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002494:	4b16      	ldr	r3, [pc, #88]	; (80024f0 <MX_SPI2_Init+0x74>)
 8002496:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800249a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800249c:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <MX_SPI2_Init+0x74>)
 800249e:	2200      	movs	r2, #0
 80024a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024b6:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80024bc:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024be:	2200      	movs	r2, #0
 80024c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024c2:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024ca:	2207      	movs	r2, #7
 80024cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80024d4:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024da:	4805      	ldr	r0, [pc, #20]	; (80024f0 <MX_SPI2_Init+0x74>)
 80024dc:	f009 fe86 	bl	800c1ec <HAL_SPI_Init>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80024e6:	f003 fd4f 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000b84 	.word	0x20000b84
 80024f4:	40003800 	.word	0x40003800

080024f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024fe:	f107 0310 	add.w	r3, r7, #16
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]
 8002506:	605a      	str	r2, [r3, #4]
 8002508:	609a      	str	r2, [r3, #8]
 800250a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800250c:	1d3b      	adds	r3, r7, #4
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002516:	4b1d      	ldr	r3, [pc, #116]	; (800258c <MX_TIM4_Init+0x94>)
 8002518:	4a1d      	ldr	r2, [pc, #116]	; (8002590 <MX_TIM4_Init+0x98>)
 800251a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 800251c:	4b1b      	ldr	r3, [pc, #108]	; (800258c <MX_TIM4_Init+0x94>)
 800251e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002522:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002524:	4b19      	ldr	r3, [pc, #100]	; (800258c <MX_TIM4_Init+0x94>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800252a:	4b18      	ldr	r3, [pc, #96]	; (800258c <MX_TIM4_Init+0x94>)
 800252c:	2263      	movs	r2, #99	; 0x63
 800252e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002530:	4b16      	ldr	r3, [pc, #88]	; (800258c <MX_TIM4_Init+0x94>)
 8002532:	2200      	movs	r2, #0
 8002534:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <MX_TIM4_Init+0x94>)
 8002538:	2280      	movs	r2, #128	; 0x80
 800253a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800253c:	4813      	ldr	r0, [pc, #76]	; (800258c <MX_TIM4_Init+0x94>)
 800253e:	f00b fa5f 	bl	800da00 <HAL_TIM_Base_Init>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002548:	f003 fd1e 	bl	8005f88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800254c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002550:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002552:	f107 0310 	add.w	r3, r7, #16
 8002556:	4619      	mov	r1, r3
 8002558:	480c      	ldr	r0, [pc, #48]	; (800258c <MX_TIM4_Init+0x94>)
 800255a:	f00b fc38 	bl	800ddce <HAL_TIM_ConfigClockSource>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002564:	f003 fd10 	bl	8005f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002568:	2300      	movs	r3, #0
 800256a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002570:	1d3b      	adds	r3, r7, #4
 8002572:	4619      	mov	r1, r3
 8002574:	4805      	ldr	r0, [pc, #20]	; (800258c <MX_TIM4_Init+0x94>)
 8002576:	f00b fe4f 	bl	800e218 <HAL_TIMEx_MasterConfigSynchronization>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002580:	f003 fd02 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002584:	bf00      	nop
 8002586:	3720      	adds	r7, #32
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20000cc0 	.word	0x20000cc0
 8002590:	40000800 	.word	0x40000800

08002594 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80025a4:	4b14      	ldr	r3, [pc, #80]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025a6:	4a15      	ldr	r2, [pc, #84]	; (80025fc <MX_TIM6_Init+0x68>)
 80025a8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 399;
 80025aa:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025ac:	f240 128f 	movw	r2, #399	; 0x18f
 80025b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b2:	4b11      	ldr	r3, [pc, #68]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4;
 80025b8:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025ba:	2204      	movs	r2, #4
 80025bc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025be:	4b0e      	ldr	r3, [pc, #56]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025c0:	2280      	movs	r2, #128	; 0x80
 80025c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025c4:	480c      	ldr	r0, [pc, #48]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025c6:	f00b fa1b 	bl	800da00 <HAL_TIM_Base_Init>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80025d0:	f003 fcda 	bl	8005f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d4:	2300      	movs	r3, #0
 80025d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d8:	2300      	movs	r3, #0
 80025da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025dc:	1d3b      	adds	r3, r7, #4
 80025de:	4619      	mov	r1, r3
 80025e0:	4805      	ldr	r0, [pc, #20]	; (80025f8 <MX_TIM6_Init+0x64>)
 80025e2:	f00b fe19 	bl	800e218 <HAL_TIMEx_MasterConfigSynchronization>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80025ec:	f003 fccc 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025f0:	bf00      	nop
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000d0c 	.word	0x20000d0c
 80025fc:	40001000 	.word	0x40001000

08002600 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002606:	4a15      	ldr	r2, [pc, #84]	; (800265c <MX_USART2_UART_Init+0x5c>)
 8002608:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800260a:	4b13      	ldr	r3, [pc, #76]	; (8002658 <MX_USART2_UART_Init+0x58>)
 800260c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8002610:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002618:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <MX_USART2_UART_Init+0x58>)
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800261e:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002620:	2200      	movs	r2, #0
 8002622:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002624:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002626:	220c      	movs	r2, #12
 8002628:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <MX_USART2_UART_Init+0x58>)
 800262c:	2200      	movs	r2, #0
 800262e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002630:	4b09      	ldr	r3, [pc, #36]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002632:	2200      	movs	r2, #0
 8002634:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002638:	2200      	movs	r2, #0
 800263a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800263c:	4b06      	ldr	r3, [pc, #24]	; (8002658 <MX_USART2_UART_Init+0x58>)
 800263e:	2200      	movs	r2, #0
 8002640:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002642:	4805      	ldr	r0, [pc, #20]	; (8002658 <MX_USART2_UART_Init+0x58>)
 8002644:	f00b fe8e 	bl	800e364 <HAL_UART_Init>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800264e:	f003 fc9b 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000d58 	.word	0x20000d58
 800265c:	40004400 	.word	0x40004400

08002660 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002666:	4a15      	ldr	r2, [pc, #84]	; (80026bc <MX_USART3_UART_Init+0x5c>)
 8002668:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 800266c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002670:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002678:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002680:	2200      	movs	r2, #0
 8002682:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002686:	220c      	movs	r2, #12
 8002688:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800268a:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 800268c:	2200      	movs	r2, #0
 800268e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002692:	2200      	movs	r2, #0
 8002694:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002696:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 8002698:	2200      	movs	r2, #0
 800269a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 800269e:	2200      	movs	r2, #0
 80026a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026a2:	4805      	ldr	r0, [pc, #20]	; (80026b8 <MX_USART3_UART_Init+0x58>)
 80026a4:	f00b fe5e 	bl	800e364 <HAL_UART_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80026ae:	f003 fc6b 	bl	8005f88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000ddc 	.word	0x20000ddc
 80026bc:	40004800 	.word	0x40004800

080026c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026c6:	4b2a      	ldr	r3, [pc, #168]	; (8002770 <MX_DMA_Init+0xb0>)
 80026c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ca:	4a29      	ldr	r2, [pc, #164]	; (8002770 <MX_DMA_Init+0xb0>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6493      	str	r3, [r2, #72]	; 0x48
 80026d2:	4b27      	ldr	r3, [pc, #156]	; (8002770 <MX_DMA_Init+0xb0>)
 80026d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	607b      	str	r3, [r7, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80026de:	4b24      	ldr	r3, [pc, #144]	; (8002770 <MX_DMA_Init+0xb0>)
 80026e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e2:	4a23      	ldr	r2, [pc, #140]	; (8002770 <MX_DMA_Init+0xb0>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6493      	str	r3, [r2, #72]	; 0x48
 80026ea:	4b21      	ldr	r3, [pc, #132]	; (8002770 <MX_DMA_Init+0xb0>)
 80026ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2105      	movs	r1, #5
 80026fa:	200c      	movs	r0, #12
 80026fc:	f005 fd3a 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002700:	200c      	movs	r0, #12
 8002702:	f005 fd53 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2105      	movs	r1, #5
 800270a:	200e      	movs	r0, #14
 800270c:	f005 fd32 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002710:	200e      	movs	r0, #14
 8002712:	f005 fd4b 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2105      	movs	r1, #5
 800271a:	200f      	movs	r0, #15
 800271c:	f005 fd2a 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002720:	200f      	movs	r0, #15
 8002722:	f005 fd43 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002726:	2200      	movs	r2, #0
 8002728:	2105      	movs	r1, #5
 800272a:	2010      	movs	r0, #16
 800272c:	f005 fd22 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002730:	2010      	movs	r0, #16
 8002732:	f005 fd3b 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8002736:	2200      	movs	r2, #0
 8002738:	2105      	movs	r1, #5
 800273a:	2011      	movs	r0, #17
 800273c:	f005 fd1a 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002740:	2011      	movs	r0, #17
 8002742:	f005 fd33 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 5, 0);
 8002746:	2200      	movs	r2, #0
 8002748:	2105      	movs	r1, #5
 800274a:	203b      	movs	r0, #59	; 0x3b
 800274c:	f005 fd12 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002750:	203b      	movs	r0, #59	; 0x3b
 8002752:	f005 fd2b 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	2105      	movs	r1, #5
 800275a:	2044      	movs	r0, #68	; 0x44
 800275c:	f005 fd0a 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8002760:	2044      	movs	r0, #68	; 0x44
 8002762:	f005 fd23 	bl	80081ac <HAL_NVIC_EnableIRQ>

}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000

08002774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	; 0x28
 8002778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277a:	f107 0314 	add.w	r3, r7, #20
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	609a      	str	r2, [r3, #8]
 8002786:	60da      	str	r2, [r3, #12]
 8002788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800278a:	4b80      	ldr	r3, [pc, #512]	; (800298c <MX_GPIO_Init+0x218>)
 800278c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278e:	4a7f      	ldr	r2, [pc, #508]	; (800298c <MX_GPIO_Init+0x218>)
 8002790:	f043 0304 	orr.w	r3, r3, #4
 8002794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002796:	4b7d      	ldr	r3, [pc, #500]	; (800298c <MX_GPIO_Init+0x218>)
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a2:	4b7a      	ldr	r3, [pc, #488]	; (800298c <MX_GPIO_Init+0x218>)
 80027a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a6:	4a79      	ldr	r2, [pc, #484]	; (800298c <MX_GPIO_Init+0x218>)
 80027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ae:	4b77      	ldr	r3, [pc, #476]	; (800298c <MX_GPIO_Init+0x218>)
 80027b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	4b74      	ldr	r3, [pc, #464]	; (800298c <MX_GPIO_Init+0x218>)
 80027bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027be:	4a73      	ldr	r2, [pc, #460]	; (800298c <MX_GPIO_Init+0x218>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027c6:	4b71      	ldr	r3, [pc, #452]	; (800298c <MX_GPIO_Init+0x218>)
 80027c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	60bb      	str	r3, [r7, #8]
 80027d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d2:	4b6e      	ldr	r3, [pc, #440]	; (800298c <MX_GPIO_Init+0x218>)
 80027d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d6:	4a6d      	ldr	r2, [pc, #436]	; (800298c <MX_GPIO_Init+0x218>)
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027de:	4b6b      	ldr	r3, [pc, #428]	; (800298c <MX_GPIO_Init+0x218>)
 80027e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	607b      	str	r3, [r7, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ea:	4b68      	ldr	r3, [pc, #416]	; (800298c <MX_GPIO_Init+0x218>)
 80027ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ee:	4a67      	ldr	r2, [pc, #412]	; (800298c <MX_GPIO_Init+0x218>)
 80027f0:	f043 0308 	orr.w	r3, r3, #8
 80027f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027f6:	4b65      	ldr	r3, [pc, #404]	; (800298c <MX_GPIO_Init+0x218>)
 80027f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027fa:	f003 0308 	and.w	r3, r3, #8
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPLAY_ON_Pin|ERR_LED_Pin, GPIO_PIN_RESET);
 8002802:	2200      	movs	r2, #0
 8002804:	2109      	movs	r1, #9
 8002806:	4862      	ldr	r0, [pc, #392]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002808:	f006 f924 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIK_LED_GPIO_Port, TIK_LED_Pin, GPIO_PIN_RESET);
 800280c:	2200      	movs	r2, #0
 800280e:	2102      	movs	r1, #2
 8002810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002814:	f006 f91e 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002818:	2201      	movs	r2, #1
 800281a:	2110      	movs	r1, #16
 800281c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002820:	f006 f918 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin, GPIO_PIN_SET);
 8002824:	2201      	movs	r2, #1
 8002826:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 800282a:	485a      	ldr	r0, [pc, #360]	; (8002994 <MX_GPIO_Init+0x220>)
 800282c:	f006 f912 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002830:	2201      	movs	r2, #1
 8002832:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002836:	4856      	ldr	r0, [pc, #344]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002838:	f006 f90c 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 800283c:	2201      	movs	r2, #1
 800283e:	2104      	movs	r1, #4
 8002840:	4855      	ldr	r0, [pc, #340]	; (8002998 <MX_GPIO_Init+0x224>)
 8002842:	f006 f907 	bl	8008a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DISPLAY_ON_Pin */
  GPIO_InitStruct.Pin = DISPLAY_ON_Pin;
 8002846:	2301      	movs	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800284a:	2301      	movs	r3, #1
 800284c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800284e:	2302      	movs	r3, #2
 8002850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPLAY_ON_GPIO_Port, &GPIO_InitStruct);
 8002856:	f107 0314 	add.w	r3, r7, #20
 800285a:	4619      	mov	r1, r3
 800285c:	484c      	ldr	r0, [pc, #304]	; (8002990 <MX_GPIO_Init+0x21c>)
 800285e:	f005 ff37 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8002862:	2306      	movs	r3, #6
 8002864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002866:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800286a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800286c:	2301      	movs	r3, #1
 800286e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	4619      	mov	r1, r3
 8002876:	4846      	ldr	r0, [pc, #280]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002878:	f005 ff2a 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 800287c:	2308      	movs	r3, #8
 800287e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002880:	2301      	movs	r3, #1
 8002882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002888:	2301      	movs	r3, #1
 800288a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	483f      	ldr	r0, [pc, #252]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002894:	f005 ff1c 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8002898:	2302      	movs	r3, #2
 800289a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289c:	2301      	movs	r3, #1
 800289e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a4:	2300      	movs	r3, #0
 80028a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	4619      	mov	r1, r3
 80028ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b2:	f005 ff0d 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80028b6:	2310      	movs	r3, #16
 80028b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ba:	2301      	movs	r3, #1
 80028bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028c2:	2302      	movs	r3, #2
 80028c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	4619      	mov	r1, r3
 80028cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028d0:	f005 fefe 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80028d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028da:	2301      	movs	r3, #1
 80028dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028de:	2301      	movs	r3, #1
 80028e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028e2:	2302      	movs	r3, #2
 80028e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80028e6:	f107 0314 	add.w	r3, r7, #20
 80028ea:	4619      	mov	r1, r3
 80028ec:	4829      	ldr	r0, [pc, #164]	; (8002994 <MX_GPIO_Init+0x220>)
 80028ee:	f005 feef 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRED_Pin */
  GPIO_InitStruct.Pin = IRED_Pin;
 80028f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028fc:	2301      	movs	r3, #1
 80028fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRED_GPIO_Port, &GPIO_InitStruct);
 8002900:	f107 0314 	add.w	r3, r7, #20
 8002904:	4619      	mov	r1, r3
 8002906:	4822      	ldr	r0, [pc, #136]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002908:	f005 fee2 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 800290c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002912:	2301      	movs	r3, #1
 8002914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002916:	2301      	movs	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800291a:	2301      	movs	r3, #1
 800291c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 800291e:	f107 0314 	add.w	r3, r7, #20
 8002922:	4619      	mov	r1, r3
 8002924:	481a      	ldr	r0, [pc, #104]	; (8002990 <MX_GPIO_Init+0x21c>)
 8002926:	f005 fed3 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 800292a:	2304      	movs	r3, #4
 800292c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292e:	2301      	movs	r3, #1
 8002930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002932:	2301      	movs	r3, #1
 8002934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002936:	2302      	movs	r3, #2
 8002938:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 800293a:	f107 0314 	add.w	r3, r7, #20
 800293e:	4619      	mov	r1, r3
 8002940:	4815      	ldr	r0, [pc, #84]	; (8002998 <MX_GPIO_Init+0x224>)
 8002942:	f005 fec5 	bl	80086d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8002946:	2320      	movs	r3, #32
 8002948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800294a:	2301      	movs	r3, #1
 800294c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002952:	2302      	movs	r3, #2
 8002954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 0314 	add.w	r3, r7, #20
 800295a:	4619      	mov	r1, r3
 800295c:	480d      	ldr	r0, [pc, #52]	; (8002994 <MX_GPIO_Init+0x220>)
 800295e:	f005 feb7 	bl	80086d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2105      	movs	r1, #5
 8002966:	2007      	movs	r0, #7
 8002968:	f005 fc04 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800296c:	2007      	movs	r0, #7
 800296e:	f005 fc1d 	bl	80081ac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002972:	2200      	movs	r2, #0
 8002974:	2105      	movs	r1, #5
 8002976:	2008      	movs	r0, #8
 8002978:	f005 fbfc 	bl	8008174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800297c:	2008      	movs	r0, #8
 800297e:	f005 fc15 	bl	80081ac <HAL_NVIC_EnableIRQ>

}
 8002982:	bf00      	nop
 8002984:	3728      	adds	r7, #40	; 0x28
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	48000800 	.word	0x48000800
 8002994:	48000400 	.word	0x48000400
 8002998:	48000c00 	.word	0x48000c00

0800299c <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 80029a4:	2300      	movs	r3, #0
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	2300      	movs	r3, #0
 80029aa:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b2f      	cmp	r3, #47	; 0x2f
 80029b2:	d908      	bls.n	80029c6 <hexToBin+0x2a>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b39      	cmp	r3, #57	; 0x39
 80029ba:	d804      	bhi.n	80029c6 <hexToBin+0x2a>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	3b30      	subs	r3, #48	; 0x30
 80029c2:	73fb      	strb	r3, [r7, #15]
 80029c4:	e018      	b.n	80029f8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b40      	cmp	r3, #64	; 0x40
 80029cc:	d908      	bls.n	80029e0 <hexToBin+0x44>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b46      	cmp	r3, #70	; 0x46
 80029d4:	d804      	bhi.n	80029e0 <hexToBin+0x44>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	3b37      	subs	r3, #55	; 0x37
 80029dc:	73fb      	strb	r3, [r7, #15]
 80029de:	e00b      	b.n	80029f8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b60      	cmp	r3, #96	; 0x60
 80029e6:	d907      	bls.n	80029f8 <hexToBin+0x5c>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	2b66      	cmp	r3, #102	; 0x66
 80029ee:	d803      	bhi.n	80029f8 <hexToBin+0x5c>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	3b57      	subs	r3, #87	; 0x57
 80029f6:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3301      	adds	r3, #1
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b2f      	cmp	r3, #47	; 0x2f
 8002a00:	d90a      	bls.n	8002a18 <hexToBin+0x7c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3301      	adds	r3, #1
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b39      	cmp	r3, #57	; 0x39
 8002a0a:	d805      	bhi.n	8002a18 <hexToBin+0x7c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	3b30      	subs	r3, #48	; 0x30
 8002a14:	73bb      	strb	r3, [r7, #14]
 8002a16:	e01e      	b.n	8002a56 <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b40      	cmp	r3, #64	; 0x40
 8002a20:	d90a      	bls.n	8002a38 <hexToBin+0x9c>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3301      	adds	r3, #1
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b46      	cmp	r3, #70	; 0x46
 8002a2a:	d805      	bhi.n	8002a38 <hexToBin+0x9c>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	3b37      	subs	r3, #55	; 0x37
 8002a34:	73bb      	strb	r3, [r7, #14]
 8002a36:	e00e      	b.n	8002a56 <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b60      	cmp	r3, #96	; 0x60
 8002a40:	d909      	bls.n	8002a56 <hexToBin+0xba>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3301      	adds	r3, #1
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b66      	cmp	r3, #102	; 0x66
 8002a4a:	d804      	bhi.n	8002a56 <hexToBin+0xba>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	3b57      	subs	r3, #87	; 0x57
 8002a54:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	b25a      	sxtb	r2, r3
 8002a5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	b25b      	sxtb	r3, r3
 8002a66:	4313      	orrs	r3, r2
 8002a68:	b25b      	sxtb	r3, r3
 8002a6a:	b2db      	uxtb	r3, r3

}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <getQueCount>:
//-------------------------------------------------------------------------------------------


//-------------------------------------------------------------------------------------------
uint32_t getQueCount(osMessageQueueId_t que)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	return osMessageQueueGetCount(que);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f00d fc0d 	bl	80102a0 <osMessageQueueGetCount>
 8002a86:	4603      	mov	r3, r0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 8002a9a:	23ff      	movs	r3, #255	; 0xff
 8002a9c:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	73bb      	strb	r3, [r7, #14]
 8002aa2:	e01b      	b.n	8002adc <nameStation+0x4c>
		if (list[i].freq == fr) {
 8002aa4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002aa8:	491a      	ldr	r1, [pc, #104]	; (8002b14 <nameStation+0x84>)
 8002aaa:	4613      	mov	r3, r2
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4413      	add	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002ab8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002abc:	ee07 3a10 	vmov	s14, r3
 8002ac0:	eef4 7a47 	vcmp.f32	s15, s14
 8002ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac8:	d102      	bne.n	8002ad0 <nameStation+0x40>
			ik = i;
 8002aca:	7bbb      	ldrb	r3, [r7, #14]
 8002acc:	73fb      	strb	r3, [r7, #15]
			break;
 8002ace:	e009      	b.n	8002ae4 <nameStation+0x54>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002ad0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	73bb      	strb	r3, [r7, #14]
 8002adc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ae0:	2b19      	cmp	r3, #25
 8002ae2:	dddf      	ble.n	8002aa4 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 8002ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002aec:	d009      	beq.n	8002b02 <nameStation+0x72>
 8002aee:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002af2:	4613      	mov	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	4413      	add	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4a06      	ldr	r2, [pc, #24]	; (8002b14 <nameStation+0x84>)
 8002afc:	4413      	add	r3, r2
 8002afe:	3305      	adds	r3, #5
 8002b00:	e001      	b.n	8002b06 <nameStation+0x76>
			 else return noneStation;
 8002b02:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <nameStation+0x88>)
 8002b04:	681b      	ldr	r3, [r3, #0]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	20002fec 	.word	0x20002fec
 8002b18:	2000011c 	.word	0x2000011c

08002b1c <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr, uint8_t up, uint8_t *band)
{
 8002b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b20:	b08e      	sub	sp, #56	; 0x38
 8002b22:	af08      	add	r7, sp, #32
 8002b24:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b28:	4603      	mov	r3, r0
 8002b2a:	6079      	str	r1, [r7, #4]
 8002b2c:	72fb      	strb	r3, [r7, #11]
float ret = fr;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	613b      	str	r3, [r7, #16]
int8_t ik = -1;
 8002b32:	23ff      	movs	r3, #255	; 0xff
 8002b34:	75fb      	strb	r3, [r7, #23]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002b36:	2300      	movs	r3, #0
 8002b38:	75bb      	strb	r3, [r7, #22]
 8002b3a:	e01b      	b.n	8002b74 <getNextList+0x58>
		if (list[i].freq == fr) {
 8002b3c:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002b40:	4965      	ldr	r1, [pc, #404]	; (8002cd8 <getNextList+0x1bc>)
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002b50:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b54:	ee07 3a10 	vmov	s14, r3
 8002b58:	eef4 7a47 	vcmp.f32	s15, s14
 8002b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b60:	d102      	bne.n	8002b68 <getNextList+0x4c>
			ik = i;
 8002b62:	7dbb      	ldrb	r3, [r7, #22]
 8002b64:	75fb      	strb	r3, [r7, #23]
			break;
 8002b66:	e009      	b.n	8002b7c <getNextList+0x60>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002b68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	75bb      	strb	r3, [r7, #22]
 8002b74:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b78:	2b19      	cmp	r3, #25
 8002b7a:	dddf      	ble.n	8002b3c <getNextList+0x20>
		}
	}
	if (ik != -1) {
 8002b7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b84:	d01b      	beq.n	8002bbe <getNextList+0xa2>
		if (up) {
 8002b86:	7afb      	ldrb	r3, [r7, #11]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00a      	beq.n	8002ba2 <getNextList+0x86>
			if (++ik == MAX_LIST) ik = 0;
 8002b8c:	7dfb      	ldrb	r3, [r7, #23]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	75fb      	strb	r3, [r7, #23]
 8002b94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b98:	2b1a      	cmp	r3, #26
 8002b9a:	d161      	bne.n	8002c60 <getNextList+0x144>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	75fb      	strb	r3, [r7, #23]
 8002ba0:	e05e      	b.n	8002c60 <getNextList+0x144>
		} else {
			if (ik != 0) ik--; else ik = MAX_LIST - 1;
 8002ba2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d006      	beq.n	8002bb8 <getNextList+0x9c>
 8002baa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	75fb      	strb	r3, [r7, #23]
 8002bb6:	e053      	b.n	8002c60 <getNextList+0x144>
 8002bb8:	2319      	movs	r3, #25
 8002bba:	75fb      	strb	r3, [r7, #23]
 8002bbc:	e050      	b.n	8002c60 <getNextList+0x144>
		}
	} else {
		if (up) {// seek_up
 8002bbe:	7afb      	ldrb	r3, [r7, #11]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d023      	beq.n	8002c0c <getNextList+0xf0>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8002bc4:	7dfb      	ldrb	r3, [r7, #23]
 8002bc6:	757b      	strb	r3, [r7, #21]
 8002bc8:	e01b      	b.n	8002c02 <getNextList+0xe6>
				if (list[i].freq > fr) {
 8002bca:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8002bce:	4942      	ldr	r1, [pc, #264]	; (8002cd8 <getNextList+0x1bc>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002bde:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be2:	ee07 3a10 	vmov	s14, r3
 8002be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bee:	d502      	bpl.n	8002bf6 <getNextList+0xda>
					ik = i;
 8002bf0:	7d7b      	ldrb	r3, [r7, #21]
 8002bf2:	75fb      	strb	r3, [r7, #23]
					break;
 8002bf4:	e02d      	b.n	8002c52 <getNextList+0x136>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8002bf6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	757b      	strb	r3, [r7, #21]
 8002c02:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002c06:	2b19      	cmp	r3, #25
 8002c08:	dddf      	ble.n	8002bca <getNextList+0xae>
 8002c0a:	e022      	b.n	8002c52 <getNextList+0x136>
				}
			}
		} else {// seek_down
			for (int8_t i = ik; i <= 0; i--) {
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
 8002c0e:	753b      	strb	r3, [r7, #20]
 8002c10:	e01b      	b.n	8002c4a <getNextList+0x12e>
				if (list[i].freq < fr) {
 8002c12:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002c16:	4930      	ldr	r1, [pc, #192]	; (8002cd8 <getNextList+0x1bc>)
 8002c18:	4613      	mov	r3, r2
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	4413      	add	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002c26:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c2a:	ee07 3a10 	vmov	s14, r3
 8002c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c36:	dd02      	ble.n	8002c3e <getNextList+0x122>
					ik = i;
 8002c38:	7d3b      	ldrb	r3, [r7, #20]
 8002c3a:	75fb      	strb	r3, [r7, #23]
					break;
 8002c3c:	e009      	b.n	8002c52 <getNextList+0x136>
			for (int8_t i = ik; i <= 0; i--) {
 8002c3e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	753b      	strb	r3, [r7, #20]
 8002c4a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	dddf      	ble.n	8002c12 <getNextList+0xf6>
				}
			}
		}
		if (ik == -1) ik = 0;
 8002c52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c5a:	d101      	bne.n	8002c60 <getNextList+0x144>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	75fb      	strb	r3, [r7, #23]
	}
	ret = list[ik].freq;
 8002c60:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002c64:	491c      	ldr	r1, [pc, #112]	; (8002cd8 <getNextList+0x1bc>)
 8002c66:	4613      	mov	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002c74:	613b      	str	r3, [r7, #16]
	*band = list[ik].band;
 8002c76:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002c7a:	4917      	ldr	r1, [pc, #92]	; (8002cd8 <getNextList+0x1bc>)
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	781a      	ldrb	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	701a      	strb	r2, [r3, #0]
	Report(1, "[%s] up=%u ik=%d, fr=%.1f ret=%.1f band=%u\r\n", __func__, up, ik, fr, ret, *band);
 8002c8c:	f897 800b 	ldrb.w	r8, [r7, #11]
 8002c90:	f997 6017 	ldrsb.w	r6, [r7, #23]
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f7fd fc67 	bl	8000568 <__aeabi_f2d>
 8002c9a:	4604      	mov	r4, r0
 8002c9c:	460d      	mov	r5, r1
 8002c9e:	6938      	ldr	r0, [r7, #16]
 8002ca0:	f7fd fc62 	bl	8000568 <__aeabi_f2d>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	6879      	ldr	r1, [r7, #4]
 8002caa:	7809      	ldrb	r1, [r1, #0]
 8002cac:	9106      	str	r1, [sp, #24]
 8002cae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002cb2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002cb6:	9600      	str	r6, [sp, #0]
 8002cb8:	4643      	mov	r3, r8
 8002cba:	4a08      	ldr	r2, [pc, #32]	; (8002cdc <getNextList+0x1c0>)
 8002cbc:	4908      	ldr	r1, [pc, #32]	; (8002ce0 <getNextList+0x1c4>)
 8002cbe:	2001      	movs	r0, #1
 8002cc0:	f000 f9f2 	bl	80030a8 <Report>

	return ret;
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	ee07 3a90 	vmov	s15, r3
}
 8002cca:	eeb0 0a67 	vmov.f32	s0, s15
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20002fec 	.word	0x20002fec
 8002cdc:	08019a38 	.word	0x08019a38
 8002ce0:	08018258 	.word	0x08018258

08002ce4 <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *last_len, bool update)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	; 0x28
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	607a      	str	r2, [r7, #4]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	817b      	strh	r3, [r7, #10]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f7fd fa73 	bl	80001e4 <strlen>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	617b      	str	r3, [r7, #20]
int xf = ( (SCREEN_WIDTH - (lfnt->FontWidth * il) ) >> 1);// & 0x7f;
 8002d02:	4b2e      	ldr	r3, [pc, #184]	; (8002dbc <showLine+0xd8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	fb02 f303 	mul.w	r3, r2, r3
 8002d10:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002d14:	105b      	asrs	r3, r3, #1
 8002d16:	61fb      	str	r3, [r7, #28]
bool yes = false;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	76fb      	strb	r3, [r7, #27]

	if (*last_len > il) {
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	da0d      	bge.n	8002d42 <showLine+0x5e>
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8002d26:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d2a:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <showLine+0xd8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	785b      	ldrb	r3, [r3, #1]
 8002d30:	b21b      	sxth	r3, r3
 8002d32:	2200      	movs	r2, #0
 8002d34:	9200      	str	r2, [sp, #0]
 8002d36:	227c      	movs	r2, #124	; 0x7c
 8002d38:	2002      	movs	r0, #2
 8002d3a:	f7ff f884 	bl	8001e46 <ST7565_DrawFilledRectangle>
		yes = true;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	76fb      	strb	r3, [r7, #27]
	}
	*last_len = il;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	601a      	str	r2, [r3, #0]
	if (*msg > 0x7f) {
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	b25b      	sxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	da03      	bge.n	8002d5a <showLine+0x76>
		xf += il;
 8002d52:	69fa      	ldr	r2, [r7, #28]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4413      	add	r3, r2
 8002d58:	61fb      	str	r3, [r7, #28]
	}
	if (!yes) ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8002d5a:	7efb      	ldrb	r3, [r7, #27]
 8002d5c:	f083 0301 	eor.w	r3, r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00b      	beq.n	8002d7e <showLine+0x9a>
 8002d66:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d6a:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <showLine+0xd8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	785b      	ldrb	r3, [r3, #1]
 8002d70:	b21b      	sxth	r3, r3
 8002d72:	2200      	movs	r2, #0
 8002d74:	9200      	str	r2, [sp, #0]
 8002d76:	227c      	movs	r2, #124	; 0x7c
 8002d78:	2002      	movs	r0, #2
 8002d7a:	f7ff f864 	bl	8001e46 <ST7565_DrawFilledRectangle>

	if ((!xf) || (xf > (SCREEN_WIDTH - 4))) xf = 1;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d002      	beq.n	8002d8a <showLine+0xa6>
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	2b7c      	cmp	r3, #124	; 0x7c
 8002d88:	dd01      	ble.n	8002d8e <showLine+0xaa>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	61fb      	str	r3, [r7, #28]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	b218      	sxth	r0, r3
 8002d92:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <showLine+0xd8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	9201      	str	r2, [sp, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	9200      	str	r2, [sp, #0]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	f7fe fdf6 	bl	8001994 <ST7565_Print>
	if (update) ST7565_Update();
 8002da8:	7a7b      	ldrb	r3, [r7, #9]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <showLine+0xce>
 8002dae:	f7fe fc41 	bl	8001634 <ST7565_Update>
}
 8002db2:	bf00      	nop
 8002db4:	3720      	adds	r7, #32
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20002fc8 	.word	0x20002fc8

08002dc0 <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71fb      	strb	r3, [r7, #7]
	if (on)
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d005      	beq.n	8002ddc <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	2108      	movs	r1, #8
 8002dd4:	4806      	ldr	r0, [pc, #24]	; (8002df0 <errLedOn+0x30>)
 8002dd6:	f005 fe3d 	bl	8008a54 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 8002dda:	e004      	b.n	8002de6 <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2108      	movs	r1, #8
 8002de0:	4803      	ldr	r0, [pc, #12]	; (8002df0 <errLedOn+0x30>)
 8002de2:	f005 fe37 	bl	8008a54 <HAL_GPIO_WritePin>
}
 8002de6:	bf00      	nop
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	48000800 	.word	0x48000800

08002df4 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
	return secCounter;
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <get_secCounter+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20001b8c 	.word	0x20001b8c

08002e0c <get_msCounter>:
{
	secCounter++;
}
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
	return msCounter;
 8002e10:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <get_msCounter+0x18>)
 8002e12:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8002e16:	4610      	mov	r0, r2
 8002e18:	4619      	mov	r1, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20001b90 	.word	0x20001b90

08002e28 <get_tmr>:
{
	msCounter++;
}
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8002e30:	f7ff ffe0 	bl	8002df4 <get_secCounter>
 8002e34:	4602      	mov	r2, r0
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4413      	add	r3, r2
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b082      	sub	sp, #8
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 8002e4a:	f7ff ffd3 	bl	8002df4 <get_secCounter>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4293      	cmp	r3, r2
 8002e54:	bf94      	ite	ls
 8002e56:	2301      	movls	r3, #1
 8002e58:	2300      	movhi	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <get_mstmr>:
//------------------------------------------------------------------------------------------
uint64_t get_mstmr(uint64_t hs)
{
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() + hs);
 8002e6e:	f7ff ffcd 	bl	8002e0c <get_msCounter>
 8002e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e76:	1884      	adds	r4, r0, r2
 8002e78:	eb41 0503 	adc.w	r5, r1, r3
 8002e7c:	4622      	mov	r2, r4
 8002e7e:	462b      	mov	r3, r5
}
 8002e80:	4610      	mov	r0, r2
 8002e82:	4619      	mov	r1, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bdb0      	pop	{r4, r5, r7, pc}

08002e8a <check_mstmr>:
//------------------------------------------------------------------------------------------
bool check_mstmr(uint64_t hs)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() >= hs ? true : false);
 8002e94:	f7ff ffba 	bl	8002e0c <get_msCounter>
 8002e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e9c:	4290      	cmp	r0, r2
 8002e9e:	eb71 0303 	sbcs.w	r3, r1, r3
 8002ea2:	bf2c      	ite	cs
 8002ea4:	2301      	movcs	r3, #1
 8002ea6:	2300      	movcc	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <set_Date>:

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
}
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b094      	sub	sp, #80	; 0x50
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	460a      	mov	r2, r1
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8002ec8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002ecc:	f107 0320 	add.w	r3, r7, #32
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f010 fc6a 	bl	80137ac <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8002ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8002ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8002ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 8002eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <set_Date+0xb0>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	4413      	add	r3, r2
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8002f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8002f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002f0e:	f107 030c 	add.w	r3, r7, #12
 8002f12:	2200      	movs	r2, #0
 8002f14:	4619      	mov	r1, r3
 8002f16:	4814      	ldr	r0, [pc, #80]	; (8002f68 <set_Date+0xb4>)
 8002f18:	f008 fec9 	bl	800bcae <HAL_RTC_SetTime>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <set_Date+0x7e>
 8002f22:	4b12      	ldr	r3, [pc, #72]	; (8002f6c <set_Date+0xb8>)
 8002f24:	881b      	ldrh	r3, [r3, #0]
 8002f26:	f043 0308 	orr.w	r3, r3, #8
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <set_Date+0xb8>)
 8002f2e:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8002f30:	e014      	b.n	8002f5c <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002f32:	f107 0308 	add.w	r3, r7, #8
 8002f36:	2200      	movs	r2, #0
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480b      	ldr	r0, [pc, #44]	; (8002f68 <set_Date+0xb4>)
 8002f3c:	f008 ffb0 	bl	800bea0 <HAL_RTC_SetDate>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d007      	beq.n	8002f56 <set_Date+0xa2>
 8002f46:	4b09      	ldr	r3, [pc, #36]	; (8002f6c <set_Date+0xb8>)
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	f043 0308 	orr.w	r3, r3, #8
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <set_Date+0xb8>)
 8002f52:	801a      	strh	r2, [r3, #0]
}
 8002f54:	e002      	b.n	8002f5c <set_Date+0xa8>
			setDate = true;
 8002f56:	4b06      	ldr	r3, [pc, #24]	; (8002f70 <set_Date+0xbc>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	3750      	adds	r7, #80	; 0x50
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	20001f9e 	.word	0x20001f9e
 8002f68:	20000afc 	.word	0x20000afc
 8002f6c:	20001b88 	.word	0x20001b88
 8002f70:	20001f9d 	.word	0x20001f9d

08002f74 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8002f74:	b590      	push	{r4, r7, lr}
 8002f76:	b093      	sub	sp, #76	; 0x4c
 8002f78:	af04      	add	r7, sp, #16
 8002f7a:	6078      	str	r0, [r7, #4]
int ret = 0;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8002f80:	4b40      	ldr	r3, [pc, #256]	; (8003084 <sec2str+0x110>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	f083 0301 	eor.w	r3, r3, #1
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d040      	beq.n	8003010 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 8002f8e:	f7ff ff31 	bl	8002df4 <get_secCounter>
 8002f92:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8002f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f96:	4a3c      	ldr	r2, [pc, #240]	; (8003088 <sec2str+0x114>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0c1b      	lsrs	r3, r3, #16
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	4a39      	ldr	r2, [pc, #228]	; (8003088 <sec2str+0x114>)
 8002fa4:	fba2 1203 	umull	r1, r2, r2, r3
 8002fa8:	0c12      	lsrs	r2, r2, #16
 8002faa:	4938      	ldr	r1, [pc, #224]	; (800308c <sec2str+0x118>)
 8002fac:	fb01 f202 	mul.w	r2, r1, r2
 8002fb0:	1a9b      	subs	r3, r3, r2
 8002fb2:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8002fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb6:	4a36      	ldr	r2, [pc, #216]	; (8003090 <sec2str+0x11c>)
 8002fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbc:	0adb      	lsrs	r3, r3, #11
 8002fbe:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8002fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc2:	4a33      	ldr	r2, [pc, #204]	; (8003090 <sec2str+0x11c>)
 8002fc4:	fba2 1203 	umull	r1, r2, r2, r3
 8002fc8:	0ad2      	lsrs	r2, r2, #11
 8002fca:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002fce:	fb01 f202 	mul.w	r2, r1, r2
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd8:	4a2e      	ldr	r2, [pc, #184]	; (8003094 <sec2str+0x120>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	095b      	lsrs	r3, r3, #5
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8002fe2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fe4:	4b2b      	ldr	r3, [pc, #172]	; (8003094 <sec2str+0x120>)
 8002fe6:	fba3 1302 	umull	r1, r3, r3, r2
 8002fea:	0959      	lsrs	r1, r3, #5
 8002fec:	460b      	mov	r3, r1
 8002fee:	011b      	lsls	r3, r3, #4
 8002ff0:	1a5b      	subs	r3, r3, r1
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8002ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ffa:	9301      	str	r3, [sp, #4]
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003004:	4924      	ldr	r1, [pc, #144]	; (8003098 <sec2str+0x124>)
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f011 fa32 	bl	8014470 <siprintf>
 800300c:	6378      	str	r0, [r7, #52]	; 0x34
 800300e:	e034      	b.n	800307a <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8003010:	f107 030c 	add.w	r3, r7, #12
 8003014:	2200      	movs	r2, #0
 8003016:	4619      	mov	r1, r3
 8003018:	4820      	ldr	r0, [pc, #128]	; (800309c <sec2str+0x128>)
 800301a:	f008 ffc8 	bl	800bfae <HAL_RTC_GetDate>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d007      	beq.n	8003034 <sec2str+0xc0>
 8003024:	4b1e      	ldr	r3, [pc, #120]	; (80030a0 <sec2str+0x12c>)
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	f043 0308 	orr.w	r3, r3, #8
 800302c:	b29a      	uxth	r2, r3
 800302e:	4b1c      	ldr	r3, [pc, #112]	; (80030a0 <sec2str+0x12c>)
 8003030:	801a      	strh	r2, [r3, #0]
 8003032:	e022      	b.n	800307a <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8003034:	f107 0310 	add.w	r3, r7, #16
 8003038:	2200      	movs	r2, #0
 800303a:	4619      	mov	r1, r3
 800303c:	4817      	ldr	r0, [pc, #92]	; (800309c <sec2str+0x128>)
 800303e:	f008 fed3 	bl	800bde8 <HAL_RTC_GetTime>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d007      	beq.n	8003058 <sec2str+0xe4>
 8003048:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <sec2str+0x12c>)
 800304a:	881b      	ldrh	r3, [r3, #0]
 800304c:	f043 0308 	orr.w	r3, r3, #8
 8003050:	b29a      	uxth	r2, r3
 8003052:	4b13      	ldr	r3, [pc, #76]	; (80030a0 <sec2str+0x12c>)
 8003054:	801a      	strh	r2, [r3, #0]
 8003056:	e010      	b.n	800307a <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 8003058:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800305a:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 800305c:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800305e:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8003060:	7c3b      	ldrb	r3, [r7, #16]
 8003062:	7c7a      	ldrb	r2, [r7, #17]
 8003064:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8003066:	9102      	str	r1, [sp, #8]
 8003068:	9201      	str	r2, [sp, #4]
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	4623      	mov	r3, r4
 800306e:	4602      	mov	r2, r0
 8003070:	490c      	ldr	r1, [pc, #48]	; (80030a4 <sec2str+0x130>)
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f011 f9fc 	bl	8014470 <siprintf>
 8003078:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800307a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800307c:	4618      	mov	r0, r3
 800307e:	373c      	adds	r7, #60	; 0x3c
 8003080:	46bd      	mov	sp, r7
 8003082:	bd90      	pop	{r4, r7, pc}
 8003084:	20001f9d 	.word	0x20001f9d
 8003088:	c22e4507 	.word	0xc22e4507
 800308c:	00015180 	.word	0x00015180
 8003090:	91a2b3c5 	.word	0x91a2b3c5
 8003094:	88888889 	.word	0x88888889
 8003098:	08018288 	.word	0x08018288
 800309c:	20000afc 	.word	0x20000afc
 80030a0:	20001b88 	.word	0x20001b88
 80030a4:	080182a0 	.word	0x080182a0

080030a8 <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 80030a8:	b40e      	push	{r1, r2, r3}
 80030aa:	b590      	push	{r4, r7, lr}
 80030ac:	b086      	sub	sp, #24
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	4603      	mov	r3, r0
 80030b2:	71fb      	strb	r3, [r7, #7]
#if defined(SET_BLE) || defined(SET_AUDIO)
	if(sleep_mode) return;
#endif


	size_t len = MAX_UART_BUF;
 80030b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030b8:	613b      	str	r3, [r7, #16]
	char *buf = &cmdBuf[0];
 80030ba:	4b2e      	ldr	r3, [pc, #184]	; (8003174 <Report+0xcc>)
 80030bc:	60fb      	str	r3, [r7, #12]
			cnt--;
		}
	}
*/
	//if (buf) {
		*buf = '\0';
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
		if (addTime) {
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d010      	beq.n	80030f0 <Report+0x48>
			dl = sec2str(buf);
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f7ff ff50 	bl	8002f74 <sec2str>
 80030d4:	6178      	str	r0, [r7, #20]
			strcat(buf, " | ");
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f7fd f884 	bl	80001e4 <strlen>
 80030dc:	4603      	mov	r3, r0
 80030de:	461a      	mov	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4413      	add	r3, r2
 80030e4:	4a24      	ldr	r2, [pc, #144]	; (8003178 <Report+0xd0>)
 80030e6:	6810      	ldr	r0, [r2, #0]
 80030e8:	6018      	str	r0, [r3, #0]
			dl += 3;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3303      	adds	r3, #3
 80030ee:	617b      	str	r3, [r7, #20]
		}

		va_list args;
		va_start(args, fmt);
 80030f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030f4:	60bb      	str	r3, [r7, #8]
		vsnprintf(buf + dl, len - dl, fmt, args);
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	18d0      	adds	r0, r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	1ad1      	subs	r1, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003106:	f012 f93d 	bl	8015384 <vsniprintf>

		uartRdy = false;
 800310a:	4b1c      	ldr	r3, [pc, #112]	; (800317c <Report+0xd4>)
 800310c:	2200      	movs	r2, #0
 800310e:	701a      	strb	r2, [r3, #0]
		if (osSemaphoreAcquire(itSemHandle, 2000) == osOK) {
 8003110:	4b1b      	ldr	r3, [pc, #108]	; (8003180 <Report+0xd8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003118:	4618      	mov	r0, r3
 800311a:	f00c fef9 	bl	800ff10 <osSemaphoreAcquire>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d120      	bne.n	8003166 <Report+0xbe>
			if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8003124:	4b17      	ldr	r3, [pc, #92]	; (8003184 <Report+0xdc>)
 8003126:	681c      	ldr	r4, [r3, #0]
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f7fd f85b 	bl	80001e4 <strlen>
 800312e:	4603      	mov	r3, r0
 8003130:	b29b      	uxth	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	68f9      	ldr	r1, [r7, #12]
 8003136:	4620      	mov	r0, r4
 8003138:	f00b f9b8 	bl	800e4ac <HAL_UART_Transmit_DMA>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d006      	beq.n	8003150 <Report+0xa8>
 8003142:	4b11      	ldr	r3, [pc, #68]	; (8003188 <Report+0xe0>)
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	f043 0302 	orr.w	r3, r3, #2
 800314a:	b29a      	uxth	r2, r3
 800314c:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <Report+0xe0>)
 800314e:	801a      	strh	r2, [r3, #0]
			while (!uartRdy) {} //HAL_Delay(1)
 8003150:	bf00      	nop
 8003152:	4b0a      	ldr	r3, [pc, #40]	; (800317c <Report+0xd4>)
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0fa      	beq.n	8003152 <Report+0xaa>
			osSemaphoreRelease(itSemHandle);
 800315c:	4b08      	ldr	r3, [pc, #32]	; (8003180 <Report+0xd8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f00c ff27 	bl	800ffb4 <osSemaphoreRelease>
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003170:	b003      	add	sp, #12
 8003172:	4770      	bx	lr
 8003174:	20001388 	.word	0x20001388
 8003178:	080182bc 	.word	0x080182bc
 800317c:	20000018 	.word	0x20000018
 8003180:	20000f00 	.word	0x20000f00
 8003184:	20000014 	.word	0x20000014
 8003188:	20001b88 	.word	0x20001b88
 800318c:	00000000 	.word	0x00000000

08003190 <MJDDecode>:
//-------------------------------------------------------------------------------------------
#ifdef SET_RDS
//-------------------------------------------------------------------------------------------
void MJDDecode(unsigned long MJD, uint16_t *y, uint8_t *m, uint8_t *d)
{
 8003190:	b5b0      	push	{r4, r5, r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
unsigned long L = 2400000 + MJD + 68570;
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4b5b      	ldr	r3, [pc, #364]	; (8003310 <MJDDecode+0x180>)
 80031a2:	4413      	add	r3, r2
 80031a4:	61fb      	str	r3, [r7, #28]
unsigned long N = (L * 4) / 146097;
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4a5a      	ldr	r2, [pc, #360]	; (8003314 <MJDDecode+0x184>)
 80031ac:	fba2 2303 	umull	r2, r3, r2, r3
 80031b0:	0bdb      	lsrs	r3, r3, #15
 80031b2:	61bb      	str	r3, [r7, #24]

	L -= ((146097.0 * N + 3) / 4);
 80031b4:	69f8      	ldr	r0, [r7, #28]
 80031b6:	f7fd f9b5 	bl	8000524 <__aeabi_ui2d>
 80031ba:	4604      	mov	r4, r0
 80031bc:	460d      	mov	r5, r1
 80031be:	69b8      	ldr	r0, [r7, #24]
 80031c0:	f7fd f9b0 	bl	8000524 <__aeabi_ui2d>
 80031c4:	a34e      	add	r3, pc, #312	; (adr r3, 8003300 <MJDDecode+0x170>)
 80031c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ca:	f7fd fa25 	bl	8000618 <__aeabi_dmul>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4610      	mov	r0, r2
 80031d4:	4619      	mov	r1, r3
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	4b4f      	ldr	r3, [pc, #316]	; (8003318 <MJDDecode+0x188>)
 80031dc:	f7fd f866 	bl	80002ac <__adddf3>
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4610      	mov	r0, r2
 80031e6:	4619      	mov	r1, r3
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	4b4b      	ldr	r3, [pc, #300]	; (800331c <MJDDecode+0x18c>)
 80031ee:	f7fd fb3d 	bl	800086c <__aeabi_ddiv>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4620      	mov	r0, r4
 80031f8:	4629      	mov	r1, r5
 80031fa:	f7fd f855 	bl	80002a8 <__aeabi_dsub>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4610      	mov	r0, r2
 8003204:	4619      	mov	r1, r3
 8003206:	f7fd fcdf 	bl	8000bc8 <__aeabi_d2uiz>
 800320a:	4603      	mov	r3, r0
 800320c:	61fb      	str	r3, [r7, #28]
	uint16_t year = 4000 * (L + 1) / 1461001;
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3301      	adds	r3, #1
 8003212:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003216:	fb02 f303 	mul.w	r3, r2, r3
 800321a:	4a41      	ldr	r2, [pc, #260]	; (8003320 <MJDDecode+0x190>)
 800321c:	fba2 2303 	umull	r2, r3, r2, r3
 8003220:	0d1b      	lsrs	r3, r3, #20
 8003222:	82fb      	strh	r3, [r7, #22]
	L -= (1461 * year / 4 + 31);
 8003224:	8afb      	ldrh	r3, [r7, #22]
 8003226:	f240 52b5 	movw	r2, #1461	; 0x5b5
 800322a:	fb02 f303 	mul.w	r3, r2, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	da00      	bge.n	8003234 <MJDDecode+0xa4>
 8003232:	3303      	adds	r3, #3
 8003234:	109b      	asrs	r3, r3, #2
 8003236:	461a      	mov	r2, r3
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	3b1f      	subs	r3, #31
 800323e:	61fb      	str	r3, [r7, #28]
	uint8_t month = 80.0 * L / 2447.0;
 8003240:	69f8      	ldr	r0, [r7, #28]
 8003242:	f7fd f96f 	bl	8000524 <__aeabi_ui2d>
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	4b36      	ldr	r3, [pc, #216]	; (8003324 <MJDDecode+0x194>)
 800324c:	f7fd f9e4 	bl	8000618 <__aeabi_dmul>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	a32b      	add	r3, pc, #172	; (adr r3, 8003308 <MJDDecode+0x178>)
 800325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325e:	f7fd fb05 	bl	800086c <__aeabi_ddiv>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4610      	mov	r0, r2
 8003268:	4619      	mov	r1, r3
 800326a:	f7fd fcad 	bl	8000bc8 <__aeabi_d2uiz>
 800326e:	4603      	mov	r3, r0
 8003270:	757b      	strb	r3, [r7, #21]
	uint8_t day = L - 2447 * month / 80;
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	7d7b      	ldrb	r3, [r7, #21]
 8003278:	f640 118f 	movw	r1, #2447	; 0x98f
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	4929      	ldr	r1, [pc, #164]	; (8003328 <MJDDecode+0x198>)
 8003282:	fb81 0103 	smull	r0, r1, r1, r3
 8003286:	1149      	asrs	r1, r1, #5
 8003288:	17db      	asrs	r3, r3, #31
 800328a:	1acb      	subs	r3, r1, r3
 800328c:	b2db      	uxtb	r3, r3
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	753b      	strb	r3, [r7, #20]
	L = month / 11;
 8003292:	7d7b      	ldrb	r3, [r7, #21]
 8003294:	4a25      	ldr	r2, [pc, #148]	; (800332c <MJDDecode+0x19c>)
 8003296:	fba2 2303 	umull	r2, r3, r2, r3
 800329a:	08db      	lsrs	r3, r3, #3
 800329c:	b2db      	uxtb	r3, r3
 800329e:	61fb      	str	r3, [r7, #28]
	month = month + 2 - 12 * L;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	461a      	mov	r2, r3
 80032a6:	0052      	lsls	r2, r2, #1
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	7d7a      	ldrb	r2, [r7, #21]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	3302      	adds	r3, #2
 80032b6:	757b      	strb	r3, [r7, #21]
	year = 100 * (N - 49) + year + L;
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	461a      	mov	r2, r3
 80032be:	0092      	lsls	r2, r2, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	461a      	mov	r2, r3
 80032c4:	0091      	lsls	r1, r2, #2
 80032c6:	461a      	mov	r2, r3
 80032c8:	460b      	mov	r3, r1
 80032ca:	4413      	add	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	8afb      	ldrh	r3, [r7, #22]
 80032d2:	4413      	add	r3, r2
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	4413      	add	r3, r2
 80032dc:	b29b      	uxth	r3, r3
 80032de:	f5a3 5399 	sub.w	r3, r3, #4896	; 0x1320
 80032e2:	3b04      	subs	r3, #4
 80032e4:	82fb      	strh	r3, [r7, #22]
	*y = year;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	8afa      	ldrh	r2, [r7, #22]
 80032ea:	801a      	strh	r2, [r3, #0]
	*m = month;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	7d7a      	ldrb	r2, [r7, #21]
 80032f0:	701a      	strb	r2, [r3, #0]
	*d = day;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	7d3a      	ldrb	r2, [r7, #20]
 80032f6:	701a      	strb	r2, [r3, #0]
}
 80032f8:	bf00      	nop
 80032fa:	3720      	adds	r7, #32
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003300:	00000000 	.word	0x00000000
 8003304:	4101d588 	.word	0x4101d588
 8003308:	00000000 	.word	0x00000000
 800330c:	40a31e00 	.word	0x40a31e00
 8003310:	0025aada 	.word	0x0025aada
 8003314:	396b06bd 	.word	0x396b06bd
 8003318:	40080000 	.word	0x40080000
 800331c:	40100000 	.word	0x40100000
 8003320:	b7bbe2dd 	.word	0xb7bbe2dd
 8003324:	40540000 	.word	0x40540000
 8003328:	66666667 	.word	0x66666667
 800332c:	ba2e8ba3 	.word	0xba2e8ba3

08003330 <rds_init>:
//-------------------------------------------------------------------------------------------
void rds_init()
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
//
	sID = 0;
 8003334:	4b16      	ldr	r3, [pc, #88]	; (8003390 <rds_init+0x60>)
 8003336:	2200      	movs	r2, #0
 8003338:	801a      	strh	r2, [r3, #0]
	MaybeThisIDIsReal = 0;
 800333a:	4b16      	ldr	r3, [pc, #88]	; (8003394 <rds_init+0x64>)
 800333c:	2200      	movs	r2, #0
 800333e:	801a      	strh	r2, [r3, #0]
	IDRepeatCounter = 0;
 8003340:	4b15      	ldr	r3, [pc, #84]	; (8003398 <rds_init+0x68>)
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
	errLevelB = 0, errLevelC = 0, errLevelD = 0, groupType = 0, groupVer = 0;
 8003346:	4b15      	ldr	r3, [pc, #84]	; (800339c <rds_init+0x6c>)
 8003348:	2200      	movs	r2, #0
 800334a:	701a      	strb	r2, [r3, #0]
 800334c:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <rds_init+0x70>)
 800334e:	2200      	movs	r2, #0
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <rds_init+0x74>)
 8003354:	2200      	movs	r2, #0
 8003356:	701a      	strb	r2, [r3, #0]
 8003358:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <rds_init+0x78>)
 800335a:	2200      	movs	r2, #0
 800335c:	701a      	strb	r2, [r3, #0]
 800335e:	4b13      	ldr	r3, [pc, #76]	; (80033ac <rds_init+0x7c>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
	PTy = 255;
 8003364:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <rds_init+0x80>)
 8003366:	22ff      	movs	r2, #255	; 0xff
 8003368:	701a      	strb	r2, [r3, #0]
	PTy_printed = false;
 800336a:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <rds_init+0x84>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
	memset(PSName, 0, sizeof(PSName)); //  PSName
 8003370:	2209      	movs	r2, #9
 8003372:	2100      	movs	r1, #0
 8003374:	4810      	ldr	r0, [pc, #64]	; (80033b8 <rds_init+0x88>)
 8003376:	f010 fafa 	bl	801396e <memset>
	memset(PSName_prev, 0, sizeof(PSName));
 800337a:	2209      	movs	r2, #9
 800337c:	2100      	movs	r1, #0
 800337e:	480f      	ldr	r0, [pc, #60]	; (80033bc <rds_init+0x8c>)
 8003380:	f010 faf5 	bl	801396e <memset>
	PSNameUpdated = 0;
 8003384:	4b0e      	ldr	r3, [pc, #56]	; (80033c0 <rds_init+0x90>)
 8003386:	2200      	movs	r2, #0
 8003388:	701a      	strb	r2, [r3, #0]
//
}
 800338a:	bf00      	nop
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	200033c2 	.word	0x200033c2
 8003394:	200033c4 	.word	0x200033c4
 8003398:	200033c6 	.word	0x200033c6
 800339c:	200033c7 	.word	0x200033c7
 80033a0:	200033c8 	.word	0x200033c8
 80033a4:	200033c9 	.word	0x200033c9
 80033a8:	200033ca 	.word	0x200033ca
 80033ac:	200033cb 	.word	0x200033cb
 80033b0:	200001b8 	.word	0x200001b8
 80033b4:	200033cc 	.word	0x200033cc
 80033b8:	200033d0 	.word	0x200033d0
 80033bc:	200033dc 	.word	0x200033dc
 80033c0:	200033e5 	.word	0x200033e5

080033c4 <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a05      	ldr	r2, [pc, #20]	; (80033e8 <HAL_UART_TxCpltCallback+0x24>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d102      	bne.n	80033dc <HAL_UART_TxCpltCallback+0x18>
		uartRdy = 1;
 80033d6:	4b05      	ldr	r3, [pc, #20]	; (80033ec <HAL_UART_TxCpltCallback+0x28>)
 80033d8:	2201      	movs	r2, #1
 80033da:	701a      	strb	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		bleRdy = 1;
	}
#endif
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	40004400 	.word	0x40004400
 80033ec:	20000018 	.word	0x20000018

080033f0 <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a07      	ldr	r2, [pc, #28]	; (800341c <HAL_UART_ErrorCallback+0x2c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d106      	bne.n	8003410 <HAL_UART_ErrorCallback+0x20>
		devError |= devUART;
 8003402:	4b07      	ldr	r3, [pc, #28]	; (8003420 <HAL_UART_ErrorCallback+0x30>)
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	f043 0302 	orr.w	r3, r3, #2
 800340a:	b29a      	uxth	r2, r3
 800340c:	4b04      	ldr	r3, [pc, #16]	; (8003420 <HAL_UART_ErrorCallback+0x30>)
 800340e:	801a      	strh	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		devError |= devBLE;
	}
#endif
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr
 800341c:	40004400 	.word	0x40004400
 8003420:	20001b88 	.word	0x20001b88

08003424 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b08d      	sub	sp, #52	; 0x34
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
		//
		if (HAL_UART_Receive_IT(huart, &rxbByte, 1) != HAL_OK) devError |= devBLE;
	}
	else
#endif
	if (huart->Instance == USART2) {
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4aae      	ldr	r2, [pc, #696]	; (80036ec <HAL_UART_RxCpltCallback+0x2c8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	f040 8266 	bne.w	8003904 <HAL_UART_RxCpltCallback+0x4e0>
		rxBuf[rxInd++] = (char)rxByte;
 8003438:	4bad      	ldr	r3, [pc, #692]	; (80036f0 <HAL_UART_RxCpltCallback+0x2cc>)
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	b291      	uxth	r1, r2
 8003440:	4aab      	ldr	r2, [pc, #684]	; (80036f0 <HAL_UART_RxCpltCallback+0x2cc>)
 8003442:	8011      	strh	r1, [r2, #0]
 8003444:	461a      	mov	r2, r3
 8003446:	4bab      	ldr	r3, [pc, #684]	; (80036f4 <HAL_UART_RxCpltCallback+0x2d0>)
 8003448:	7819      	ldrb	r1, [r3, #0]
 800344a:	4bab      	ldr	r3, [pc, #684]	; (80036f8 <HAL_UART_RxCpltCallback+0x2d4>)
 800344c:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 800344e:	4ba9      	ldr	r3, [pc, #676]	; (80036f4 <HAL_UART_RxCpltCallback+0x2d0>)
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b0a      	cmp	r3, #10
 8003454:	f040 8247 	bne.w	80038e6 <HAL_UART_RxCpltCallback+0x4c2>
			rxBuf[--rxInd] = '\0';
 8003458:	4ba5      	ldr	r3, [pc, #660]	; (80036f0 <HAL_UART_RxCpltCallback+0x2cc>)
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	4ba3      	ldr	r3, [pc, #652]	; (80036f0 <HAL_UART_RxCpltCallback+0x2cc>)
 8003462:	801a      	strh	r2, [r3, #0]
 8003464:	4ba2      	ldr	r3, [pc, #648]	; (80036f0 <HAL_UART_RxCpltCallback+0x2cc>)
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	461a      	mov	r2, r3
 800346a:	4ba3      	ldr	r3, [pc, #652]	; (80036f8 <HAL_UART_RxCpltCallback+0x2d4>)
 800346c:	2100      	movs	r1, #0
 800346e:	5499      	strb	r1, [r3, r2]

			int i, ev = -1;
 8003470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003474:	60bb      	str	r3, [r7, #8]
			if (strlen(rxBuf) > 2) {
 8003476:	48a0      	ldr	r0, [pc, #640]	; (80036f8 <HAL_UART_RxCpltCallback+0x2d4>)
 8003478:	f7fc feb4 	bl	80001e4 <strlen>
 800347c:	4603      	mov	r3, r0
 800347e:	2b02      	cmp	r3, #2
 8003480:	f240 822b 	bls.w	80038da <HAL_UART_RxCpltCallback+0x4b6>
						devError |= devMEM;
					}
					ev = -2;
				} else {
#endif
					for (i = 0; i < MAX_CMDS; i++) {
 8003484:	2300      	movs	r3, #0
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003488:	e205      	b.n	8003896 <HAL_UART_RxCpltCallback+0x472>
						if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 800348a:	4a9c      	ldr	r2, [pc, #624]	; (80036fc <HAL_UART_RxCpltCallback+0x2d8>)
 800348c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003492:	4a9a      	ldr	r2, [pc, #616]	; (80036fc <HAL_UART_RxCpltCallback+0x2d8>)
 8003494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fc fea2 	bl	80001e4 <strlen>
 80034a0:	4603      	mov	r3, r0
 80034a2:	461a      	mov	r2, r3
 80034a4:	4621      	mov	r1, r4
 80034a6:	4894      	ldr	r0, [pc, #592]	; (80036f8 <HAL_UART_RxCpltCallback+0x2d4>)
 80034a8:	f011 f85a 	bl	8014560 <strncmp>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f040 81ee 	bne.w	8003890 <HAL_UART_RxCpltCallback+0x46c>
							char *uk = rxBuf + strlen(s_cmds[i]);
 80034b4:	4a91      	ldr	r2, [pc, #580]	; (80036fc <HAL_UART_RxCpltCallback+0x2d8>)
 80034b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fc fe91 	bl	80001e4 <strlen>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a8c      	ldr	r2, [pc, #560]	; (80036f8 <HAL_UART_RxCpltCallback+0x2d4>)
 80034c6:	4413      	add	r3, r2
 80034c8:	627b      	str	r3, [r7, #36]	; 0x24
							ev = -1;
 80034ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034ce:	60bb      	str	r3, [r7, #8]
							switch (i) {
 80034d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d2:	2b1a      	cmp	r3, #26
 80034d4:	f200 81e4 	bhi.w	80038a0 <HAL_UART_RxCpltCallback+0x47c>
 80034d8:	a201      	add	r2, pc, #4	; (adr r2, 80034e0 <HAL_UART_RxCpltCallback+0xbc>)
 80034da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034de:	bf00      	nop
 80034e0:	08003687 	.word	0x08003687
 80034e4:	08003687 	.word	0x08003687
 80034e8:	0800368d 	.word	0x0800368d
 80034ec:	080038a1 	.word	0x080038a1
 80034f0:	080036df 	.word	0x080036df
 80034f4:	080036df 	.word	0x080036df
 80034f8:	08003833 	.word	0x08003833
 80034fc:	08003797 	.word	0x08003797
 8003500:	080038a1 	.word	0x080038a1
 8003504:	08003687 	.word	0x08003687
 8003508:	08003687 	.word	0x08003687
 800350c:	08003645 	.word	0x08003645
 8003510:	08003601 	.word	0x08003601
 8003514:	08003579 	.word	0x08003579
 8003518:	08003687 	.word	0x08003687
 800351c:	080035e3 	.word	0x080035e3
 8003520:	08003645 	.word	0x08003645
 8003524:	0800354d 	.word	0x0800354d
 8003528:	08003687 	.word	0x08003687
 800352c:	080038a1 	.word	0x080038a1
 8003530:	08003687 	.word	0x08003687
 8003534:	080038a1 	.word	0x080038a1
 8003538:	08003687 	.word	0x08003687
 800353c:	08003687 	.word	0x08003687
 8003540:	08003687 	.word	0x08003687
 8003544:	08003687 	.word	0x08003687
 8003548:	08003687 	.word	0x08003687
								case cmdBand://"band:2"
									if (strlen(uk) >= 1) {
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	f000 818b 	beq.w	800386c <HAL_UART_RxCpltCallback+0x448>
										newBand = atol(uk);
 8003556:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003558:	f010 f827 	bl	80135aa <atol>
 800355c:	4603      	mov	r3, r0
 800355e:	b2da      	uxtb	r2, r3
 8003560:	4b67      	ldr	r3, [pc, #412]	; (8003700 <HAL_UART_RxCpltCallback+0x2dc>)
 8003562:	701a      	strb	r2, [r3, #0]
										if (newBand != Band) {
 8003564:	4b66      	ldr	r3, [pc, #408]	; (8003700 <HAL_UART_RxCpltCallback+0x2dc>)
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	4b66      	ldr	r3, [pc, #408]	; (8003704 <HAL_UART_RxCpltCallback+0x2e0>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	429a      	cmp	r2, r3
 800356e:	f000 817d 	beq.w	800386c <HAL_UART_RxCpltCallback+0x448>
											ev = i;
 8003572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003574:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 8003576:	e179      	b.n	800386c <HAL_UART_RxCpltCallback+0x448>
								case cmdVol:
									if (strlen(uk) >= 1) {
 8003578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8177 	beq.w	8003870 <HAL_UART_RxCpltCallback+0x44c>
										uint8_t nv = Volume;
 8003582:	4b61      	ldr	r3, [pc, #388]	; (8003708 <HAL_UART_RxCpltCallback+0x2e4>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
										if (strstr(uk, "up")) {
 800358a:	4960      	ldr	r1, [pc, #384]	; (800370c <HAL_UART_RxCpltCallback+0x2e8>)
 800358c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800358e:	f010 fffb 	bl	8014588 <strstr>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <HAL_UART_RxCpltCallback+0x180>
											nv++;
 8003598:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800359c:	3301      	adds	r3, #1
 800359e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035a2:	e012      	b.n	80035ca <HAL_UART_RxCpltCallback+0x1a6>
										} else if (strstr(uk, "down")) {
 80035a4:	495a      	ldr	r1, [pc, #360]	; (8003710 <HAL_UART_RxCpltCallback+0x2ec>)
 80035a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035a8:	f010 ffee 	bl	8014588 <strstr>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <HAL_UART_RxCpltCallback+0x19a>
											nv--;
 80035b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035b6:	3b01      	subs	r3, #1
 80035b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035bc:	e005      	b.n	80035ca <HAL_UART_RxCpltCallback+0x1a6>
										} else {
											nv = (uint8_t)atol(uk);
 80035be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035c0:	f00f fff3 	bl	80135aa <atol>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
										}
										if ((nv >= 0) && (nv <= 15)) {
 80035ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035ce:	2b0f      	cmp	r3, #15
 80035d0:	f200 814e 	bhi.w	8003870 <HAL_UART_RxCpltCallback+0x44c>
											newVolume = nv;
 80035d4:	4a4f      	ldr	r2, [pc, #316]	; (8003714 <HAL_UART_RxCpltCallback+0x2f0>)
 80035d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035da:	7013      	strb	r3, [r2, #0]
											ev = i;
 80035dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035de:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 80035e0:	e146      	b.n	8003870 <HAL_UART_RxCpltCallback+0x44c>
								case cmdBass:
									if (strlen(uk) >= 1) {
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 8144 	beq.w	8003874 <HAL_UART_RxCpltCallback+0x450>
										newBassBoost = (uint8_t)atol(uk);
 80035ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035ee:	f00f ffdc 	bl	80135aa <atol>
 80035f2:	4603      	mov	r3, r0
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	4b48      	ldr	r3, [pc, #288]	; (8003718 <HAL_UART_RxCpltCallback+0x2f4>)
 80035f8:	701a      	strb	r2, [r3, #0]
										ev = i;
 80035fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fc:	60bb      	str	r3, [r7, #8]
									}
								break;
 80035fe:	e139      	b.n	8003874 <HAL_UART_RxCpltCallback+0x450>
								case cmdFreq://"freq:95.1"
									if (strlen(uk) >= 2) {
 8003600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003602:	f7fc fdef 	bl	80001e4 <strlen>
 8003606:	4603      	mov	r3, r0
 8003608:	2b01      	cmp	r3, #1
 800360a:	f240 8135 	bls.w	8003878 <HAL_UART_RxCpltCallback+0x454>
										newFreq = (float)atof(uk);
 800360e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003610:	f00f ffc4 	bl	801359c <atof>
 8003614:	ec53 2b10 	vmov	r2, r3, d0
 8003618:	4610      	mov	r0, r2
 800361a:	4619      	mov	r1, r3
 800361c:	f7fd faf4 	bl	8000c08 <__aeabi_d2f>
 8003620:	4603      	mov	r3, r0
 8003622:	4a3e      	ldr	r2, [pc, #248]	; (800371c <HAL_UART_RxCpltCallback+0x2f8>)
 8003624:	6013      	str	r3, [r2, #0]
										if (newFreq != Freq) {
 8003626:	4b3d      	ldr	r3, [pc, #244]	; (800371c <HAL_UART_RxCpltCallback+0x2f8>)
 8003628:	ed93 7a00 	vldr	s14, [r3]
 800362c:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <HAL_UART_RxCpltCallback+0x2fc>)
 800362e:	edd3 7a00 	vldr	s15, [r3]
 8003632:	eeb4 7a67 	vcmp.f32	s14, s15
 8003636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363a:	f000 811d 	beq.w	8003878 <HAL_UART_RxCpltCallback+0x454>
											ev = i;
 800363e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003640:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 8003642:	e119      	b.n	8003878 <HAL_UART_RxCpltCallback+0x454>
								case cmdScan://"scan"
								case cmdList://"list"
									seek_up = 1;
 8003644:	4b37      	ldr	r3, [pc, #220]	; (8003724 <HAL_UART_RxCpltCallback+0x300>)
 8003646:	2201      	movs	r2, #1
 8003648:	701a      	strb	r2, [r3, #0]
									ev = i;
 800364a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800364c:	60bb      	str	r3, [r7, #8]
									char *uki = strchr(uk, ':');
 800364e:	213a      	movs	r1, #58	; 0x3a
 8003650:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003652:	f010 ff70 	bl	8014536 <strchr>
 8003656:	6238      	str	r0, [r7, #32]
									if (uki) {
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 810e 	beq.w	800387c <HAL_UART_RxCpltCallback+0x458>
										if ((*(char *)(uki + 1) == '0') || strstr(uki + 1, "down")) seek_up = 0;
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	3301      	adds	r3, #1
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b30      	cmp	r3, #48	; 0x30
 8003668:	d009      	beq.n	800367e <HAL_UART_RxCpltCallback+0x25a>
 800366a:	6a3b      	ldr	r3, [r7, #32]
 800366c:	3301      	adds	r3, #1
 800366e:	4928      	ldr	r1, [pc, #160]	; (8003710 <HAL_UART_RxCpltCallback+0x2ec>)
 8003670:	4618      	mov	r0, r3
 8003672:	f010 ff89 	bl	8014588 <strstr>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 80ff 	beq.w	800387c <HAL_UART_RxCpltCallback+0x458>
 800367e:	4b29      	ldr	r3, [pc, #164]	; (8003724 <HAL_UART_RxCpltCallback+0x300>)
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
									}
								break;
 8003684:	e0fa      	b.n	800387c <HAL_UART_RxCpltCallback+0x458>
								case cmdAck://"qack"
								case cmdCmd://"qcmd"
#ifdef SET_IRED
								case cmdiRed://"ired"
#endif
									ev = i;
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	60bb      	str	r3, [r7, #8]
								break;
 800368a:	e100      	b.n	800388e <HAL_UART_RxCpltCallback+0x46a>
								case cmdEpoch://"epoch:1657191323"
									if (strlen(uk) >= 10) {
 800368c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800368e:	f7fc fda9 	bl	80001e4 <strlen>
 8003692:	4603      	mov	r3, r0
 8003694:	2b09      	cmp	r3, #9
 8003696:	f240 80f3 	bls.w	8003880 <HAL_UART_RxCpltCallback+0x45c>
										char *uki = strchr(uk, ':');
 800369a:	213a      	movs	r1, #58	; 0x3a
 800369c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800369e:	f010 ff4a 	bl	8014536 <strchr>
 80036a2:	60f8      	str	r0, [r7, #12]
										if (uki) {
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00c      	beq.n	80036c4 <HAL_UART_RxCpltCallback+0x2a0>
											tZone = (uint8_t)atol(uki + 1);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	3301      	adds	r3, #1
 80036ae:	4618      	mov	r0, r3
 80036b0:	f00f ff7b 	bl	80135aa <atol>
 80036b4:	4603      	mov	r3, r0
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <HAL_UART_RxCpltCallback+0x304>)
 80036ba:	701a      	strb	r2, [r3, #0]
											*uki = '\0';
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	e002      	b.n	80036ca <HAL_UART_RxCpltCallback+0x2a6>
										} else {
											tZone = 0;
 80036c4:	4b18      	ldr	r3, [pc, #96]	; (8003728 <HAL_UART_RxCpltCallback+0x304>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	701a      	strb	r2, [r3, #0]
										}
										epoch = (uint32_t)atol(uk);
 80036ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036cc:	f00f ff6d 	bl	80135aa <atol>
 80036d0:	4603      	mov	r3, r0
 80036d2:	461a      	mov	r2, r3
 80036d4:	4b15      	ldr	r3, [pc, #84]	; (800372c <HAL_UART_RxCpltCallback+0x308>)
 80036d6:	601a      	str	r2, [r3, #0]
										ev = i;
 80036d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036da:	60bb      	str	r3, [r7, #8]
									}
								break;
 80036dc:	e0d0      	b.n	8003880 <HAL_UART_RxCpltCallback+0x45c>
								case cmdsRead:// read:0
								case cmdsErase:// erase:0
									if (i == cmdsRead) cmd_sector = cmdsRead;
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d127      	bne.n	8003734 <HAL_UART_RxCpltCallback+0x310>
 80036e4:	4b12      	ldr	r3, [pc, #72]	; (8003730 <HAL_UART_RxCpltCallback+0x30c>)
 80036e6:	2204      	movs	r2, #4
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	e026      	b.n	800373a <HAL_UART_RxCpltCallback+0x316>
 80036ec:	40004400 	.word	0x40004400
 80036f0:	20001b9a 	.word	0x20001b9a
 80036f4:	20001b98 	.word	0x20001b98
 80036f8:	20001b9c 	.word	0x20001b9c
 80036fc:	20000020 	.word	0x20000020
 8003700:	20000115 	.word	0x20000115
 8003704:	20000114 	.word	0x20000114
 8003708:	20000117 	.word	0x20000117
 800370c:	080182c0 	.word	0x080182c0
 8003710:	080182c4 	.word	0x080182c4
 8003714:	20000118 	.word	0x20000118
 8003718:	20002fdb 	.word	0x20002fdb
 800371c:	20000110 	.word	0x20000110
 8003720:	2000010c 	.word	0x2000010c
 8003724:	20000116 	.word	0x20000116
 8003728:	20001f9e 	.word	0x20001f9e
 800372c:	2000001c 	.word	0x2000001c
 8003730:	20000100 	.word	0x20000100
												  else cmd_sector = cmdsErase;
 8003734:	4b75      	ldr	r3, [pc, #468]	; (800390c <HAL_UART_RxCpltCallback+0x4e8>)
 8003736:	2205      	movs	r2, #5
 8003738:	601a      	str	r2, [r3, #0]
									if (*uk == ':') {
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b3a      	cmp	r3, #58	; 0x3a
 8003740:	f040 80a0 	bne.w	8003884 <HAL_UART_RxCpltCallback+0x460>
										int sek = atoi(++uk);
 8003744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003746:	3301      	adds	r3, #1
 8003748:	627b      	str	r3, [r7, #36]	; 0x24
 800374a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800374c:	f00f ff29 	bl	80135a2 <atoi>
 8003750:	6138      	str	r0, [r7, #16]
										if ( ((sek >= 0) && (sek < W25qxx_getSectorCount())) || (sek == -1) ) {
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	2b00      	cmp	r3, #0
 8003756:	db05      	blt.n	8003764 <HAL_UART_RxCpltCallback+0x340>
 8003758:	f004 f844 	bl	80077e4 <W25qxx_getSectorCount>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	429a      	cmp	r2, r3
 8003762:	d804      	bhi.n	800376e <HAL_UART_RxCpltCallback+0x34a>
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800376a:	f040 808b 	bne.w	8003884 <HAL_UART_RxCpltCallback+0x460>
											adr_sector = sek;
 800376e:	4a68      	ldr	r2, [pc, #416]	; (8003910 <HAL_UART_RxCpltCallback+0x4ec>)
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 8003774:	4b67      	ldr	r3, [pc, #412]	; (8003914 <HAL_UART_RxCpltCallback+0x4f0>)
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
											if (sek == -1) {
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003780:	d106      	bne.n	8003790 <HAL_UART_RxCpltCallback+0x36c>
												if (cmd_sector == cmdsErase) ev = i;
 8003782:	4b62      	ldr	r3, [pc, #392]	; (800390c <HAL_UART_RxCpltCallback+0x4e8>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b05      	cmp	r3, #5
 8003788:	d17c      	bne.n	8003884 <HAL_UART_RxCpltCallback+0x460>
 800378a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378c:	60bb      	str	r3, [r7, #8]
											} else {
												ev = i;
											}
										}
									}
								break;
 800378e:	e079      	b.n	8003884 <HAL_UART_RxCpltCallback+0x460>
												ev = i;
 8003790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003792:	60bb      	str	r3, [r7, #8]
								break;
 8003794:	e076      	b.n	8003884 <HAL_UART_RxCpltCallback+0x460>
								case cmdsWrite:// write:0:a5 | write:0:a5:256
									if (*uk == ':') {
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b3a      	cmp	r3, #58	; 0x3a
 800379c:	d174      	bne.n	8003888 <HAL_UART_RxCpltCallback+0x464>
										uk++;
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	3301      	adds	r3, #1
 80037a2:	627b      	str	r3, [r7, #36]	; 0x24
										int sek = atoi(uk);
 80037a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037a6:	f00f fefc 	bl	80135a2 <atoi>
 80037aa:	61f8      	str	r0, [r7, #28]
										if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	db6a      	blt.n	8003888 <HAL_UART_RxCpltCallback+0x464>
 80037b2:	f004 f817 	bl	80077e4 <W25qxx_getSectorCount>
 80037b6:	4602      	mov	r2, r0
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d964      	bls.n	8003888 <HAL_UART_RxCpltCallback+0x464>
											char *ukn = strchr(uk, ':');
 80037be:	213a      	movs	r1, #58	; 0x3a
 80037c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037c2:	f010 feb8 	bl	8014536 <strchr>
 80037c6:	61b8      	str	r0, [r7, #24]
											if (ukn) {
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d05c      	beq.n	8003888 <HAL_UART_RxCpltCallback+0x464>
												len_write = -1;
 80037ce:	4b52      	ldr	r3, [pc, #328]	; (8003918 <HAL_UART_RxCpltCallback+0x4f4>)
 80037d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037d4:	601a      	str	r2, [r3, #0]
												ukn++;
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	3301      	adds	r3, #1
 80037da:	61bb      	str	r3, [r7, #24]
												byte_write = hexToBin(ukn);
 80037dc:	69b8      	ldr	r0, [r7, #24]
 80037de:	f7ff f8dd 	bl	800299c <hexToBin>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	4b4d      	ldr	r3, [pc, #308]	; (800391c <HAL_UART_RxCpltCallback+0x4f8>)
 80037e8:	701a      	strb	r2, [r3, #0]
												uk = strchr(ukn, ':');
 80037ea:	213a      	movs	r1, #58	; 0x3a
 80037ec:	69b8      	ldr	r0, [r7, #24]
 80037ee:	f010 fea2 	bl	8014536 <strchr>
 80037f2:	6278      	str	r0, [r7, #36]	; 0x24
												if (uk) {
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d012      	beq.n	8003820 <HAL_UART_RxCpltCallback+0x3fc>
													int l = atoi(++uk);
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	3301      	adds	r3, #1
 80037fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003800:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003802:	f00f fece 	bl	80135a2 <atoi>
 8003806:	6178      	str	r0, [r7, #20]
													if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	2b00      	cmp	r3, #0
 800380c:	dd08      	ble.n	8003820 <HAL_UART_RxCpltCallback+0x3fc>
 800380e:	f003 fff5 	bl	80077fc <W25qxx_getSectorSize>
 8003812:	4602      	mov	r2, r0
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	429a      	cmp	r2, r3
 8003818:	d902      	bls.n	8003820 <HAL_UART_RxCpltCallback+0x3fc>
 800381a:	4a3f      	ldr	r2, [pc, #252]	; (8003918 <HAL_UART_RxCpltCallback+0x4f4>)
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	6013      	str	r3, [r2, #0]
												}
												adr_sector = sek;
 8003820:	4a3b      	ldr	r2, [pc, #236]	; (8003910 <HAL_UART_RxCpltCallback+0x4ec>)
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	6013      	str	r3, [r2, #0]
												offset_sector = 0;
 8003826:	4b3b      	ldr	r3, [pc, #236]	; (8003914 <HAL_UART_RxCpltCallback+0x4f0>)
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
												ev = i;//flag_sector = true;
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	60bb      	str	r3, [r7, #8]
											}
										}
									}
								break;
 8003830:	e02a      	b.n	8003888 <HAL_UART_RxCpltCallback+0x464>
								case cmdsNext:// next
									if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 8003832:	4b3b      	ldr	r3, [pc, #236]	; (8003920 <HAL_UART_RxCpltCallback+0x4fc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b04      	cmp	r3, #4
 8003838:	d003      	beq.n	8003842 <HAL_UART_RxCpltCallback+0x41e>
 800383a:	4b39      	ldr	r3, [pc, #228]	; (8003920 <HAL_UART_RxCpltCallback+0x4fc>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2b06      	cmp	r3, #6
 8003840:	d124      	bne.n	800388c <HAL_UART_RxCpltCallback+0x468>
										if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 8003842:	4b34      	ldr	r3, [pc, #208]	; (8003914 <HAL_UART_RxCpltCallback+0x4f0>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	4b37      	ldr	r3, [pc, #220]	; (8003924 <HAL_UART_RxCpltCallback+0x500>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4413      	add	r3, r2
 800384c:	461c      	mov	r4, r3
 800384e:	f003 ffd5 	bl	80077fc <W25qxx_getSectorSize>
 8003852:	4603      	mov	r3, r0
 8003854:	429c      	cmp	r4, r3
 8003856:	d219      	bcs.n	800388c <HAL_UART_RxCpltCallback+0x468>
											offset_sector += list_sector;
 8003858:	4b2e      	ldr	r3, [pc, #184]	; (8003914 <HAL_UART_RxCpltCallback+0x4f0>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	4b31      	ldr	r3, [pc, #196]	; (8003924 <HAL_UART_RxCpltCallback+0x500>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4413      	add	r3, r2
 8003862:	4a2c      	ldr	r2, [pc, #176]	; (8003914 <HAL_UART_RxCpltCallback+0x4f0>)
 8003864:	6013      	str	r3, [r2, #0]
											ev = i;//flag_sector = true;
 8003866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003868:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 800386a:	e00f      	b.n	800388c <HAL_UART_RxCpltCallback+0x468>
								break;
 800386c:	bf00      	nop
 800386e:	e017      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003870:	bf00      	nop
 8003872:	e015      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003874:	bf00      	nop
 8003876:	e013      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003878:	bf00      	nop
 800387a:	e011      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 800387c:	bf00      	nop
 800387e:	e00f      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003880:	bf00      	nop
 8003882:	e00d      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003884:	bf00      	nop
 8003886:	e00b      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 8003888:	bf00      	nop
 800388a:	e009      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
								break;
 800388c:	bf00      	nop
							}
							break;
 800388e:	e007      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x47c>
					for (i = 0; i < MAX_CMDS; i++) {
 8003890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003892:	3301      	adds	r3, #1
 8003894:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003898:	2b1a      	cmp	r3, #26
 800389a:	f77f adf6 	ble.w	800348a <HAL_UART_RxCpltCallback+0x66>
 800389e:	e000      	b.n	80038a2 <HAL_UART_RxCpltCallback+0x47e>
							break;
 80038a0:	bf00      	nop
					}
#if defined(SET_BLE) || defined(SET_AUDIO)
				}
#endif
				//
				if (ev != -2) {
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f113 0f02 	cmn.w	r3, #2
 80038a8:	d017      	beq.n	80038da <HAL_UART_RxCpltCallback+0x4b6>
					if (ev == -1) ev = cmdErr;
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038b0:	d101      	bne.n	80038b6 <HAL_UART_RxCpltCallback+0x492>
 80038b2:	2303      	movs	r3, #3
 80038b4:	60bb      	str	r3, [r7, #8]
					if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0) != osOK) devError |= devEVT;
 80038b6:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <HAL_UART_RxCpltCallback+0x504>)
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	f107 0108 	add.w	r1, r7, #8
 80038be:	2300      	movs	r3, #0
 80038c0:	2200      	movs	r2, #0
 80038c2:	f00c fc2f 	bl	8010124 <osMessageQueuePut>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d006      	beq.n	80038da <HAL_UART_RxCpltCallback+0x4b6>
 80038cc:	4b17      	ldr	r3, [pc, #92]	; (800392c <HAL_UART_RxCpltCallback+0x508>)
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	f043 0310 	orr.w	r3, r3, #16
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	4b15      	ldr	r3, [pc, #84]	; (800392c <HAL_UART_RxCpltCallback+0x508>)
 80038d8:	801a      	strh	r2, [r3, #0]
				}
				//
			}

			rxInd = 0;
 80038da:	4b15      	ldr	r3, [pc, #84]	; (8003930 <HAL_UART_RxCpltCallback+0x50c>)
 80038dc:	2200      	movs	r2, #0
 80038de:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 80038e0:	4b14      	ldr	r3, [pc, #80]	; (8003934 <HAL_UART_RxCpltCallback+0x510>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 80038e6:	2201      	movs	r2, #1
 80038e8:	4913      	ldr	r1, [pc, #76]	; (8003938 <HAL_UART_RxCpltCallback+0x514>)
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f00a fd88 	bl	800e400 <HAL_UART_Receive_IT>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d006      	beq.n	8003904 <HAL_UART_RxCpltCallback+0x4e0>
 80038f6:	4b0d      	ldr	r3, [pc, #52]	; (800392c <HAL_UART_RxCpltCallback+0x508>)
 80038f8:	881b      	ldrh	r3, [r3, #0]
 80038fa:	f043 0302 	orr.w	r3, r3, #2
 80038fe:	b29a      	uxth	r2, r3
 8003900:	4b0a      	ldr	r3, [pc, #40]	; (800392c <HAL_UART_RxCpltCallback+0x508>)
 8003902:	801a      	strh	r2, [r3, #0]
	}
}
 8003904:	bf00      	nop
 8003906:	3734      	adds	r7, #52	; 0x34
 8003908:	46bd      	mov	sp, r7
 800390a:	bd90      	pop	{r4, r7, pc}
 800390c:	20000100 	.word	0x20000100
 8003910:	20001fa0 	.word	0x20001fa0
 8003914:	20001fa4 	.word	0x20001fa4
 8003918:	20001fac 	.word	0x20001fac
 800391c:	20000108 	.word	0x20000108
 8003920:	20000104 	.word	0x20000104
 8003924:	20001fa8 	.word	0x20001fa8
 8003928:	20000ef4 	.word	0x20000ef4
 800392c:	20001b88 	.word	0x20001b88
 8003930:	20001b9a 	.word	0x20001b9a
 8003934:	20001b9c 	.word	0x20001b9c
 8003938:	20001b98 	.word	0x20001b98

0800393c <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a0a      	ldr	r2, [pc, #40]	; (8003974 <spiDone+0x38>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d105      	bne.n	800395a <spiDone+0x1e>
		W25_UNSELECT();
 800394e:	f003 fd6d 	bl	800742c <W25_UNSELECT>
		spiRdy = 1;
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <spiDone+0x3c>)
 8003954:	2201      	movs	r2, #1
 8003956:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 8003958:	e007      	b.n	800396a <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a07      	ldr	r2, [pc, #28]	; (800397c <spiDone+0x40>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d102      	bne.n	800396a <spiDone+0x2e>
		lcdRdy = 1;
 8003964:	4b06      	ldr	r3, [pc, #24]	; (8003980 <spiDone+0x44>)
 8003966:	2201      	movs	r2, #1
 8003968:	701a      	strb	r2, [r3, #0]
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	40003800 	.word	0x40003800
 8003978:	200000fc 	.word	0x200000fc
 800397c:	40013000 	.word	0x40013000
 8003980:	20000000 	.word	0x20000000

08003984 <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7ff ffd5 	bl	800393c <spiDone>
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7ff ffca 	bl	800393c <spiDone>
}
 80039a8:	bf00      	nop
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff ffbf 	bl	800393c <spiDone>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f7ff ffb3 	bl	800393c <spiDone>
	devError |= devSPI;
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <HAL_SPI_ErrorCallback+0x24>)
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039de:	b29a      	uxth	r2, r3
 80039e0:	4b02      	ldr	r3, [pc, #8]	; (80039ec <HAL_SPI_ErrorCallback+0x24>)
 80039e2:	801a      	strh	r2, [r3, #0]
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20001b88 	.word	0x20001b88

080039f0 <HAL_I2C_ErrorCallback>:
{
	if (hi2c->Instance == I2C1) i2cRdy = 1;
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) devError |= devRDA;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <HAL_I2C_ErrorCallback+0x2c>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d106      	bne.n	8003a10 <HAL_I2C_ErrorCallback+0x20>
 8003a02:	4b07      	ldr	r3, [pc, #28]	; (8003a20 <HAL_I2C_ErrorCallback+0x30>)
 8003a04:	881b      	ldrh	r3, [r3, #0]
 8003a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	4b04      	ldr	r3, [pc, #16]	; (8003a20 <HAL_I2C_ErrorCallback+0x30>)
 8003a0e:	801a      	strh	r2, [r3, #0]
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	40005400 	.word	0x40005400
 8003a20:	20001b88 	.word	0x20001b88

08003a24 <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	80fb      	strh	r3, [r7, #6]
#ifdef SET_SLEEP
	if (sleep_mode) {
 8003a2e:	4b2c      	ldr	r3, [pc, #176]	; (8003ae0 <HAL_GPIO_EXTI_Callback+0xbc>)
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d027      	beq.n	8003a86 <HAL_GPIO_EXTI_Callback+0x62>
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 8003a36:	2102      	movs	r1, #2
 8003a38:	482a      	ldr	r0, [pc, #168]	; (8003ae4 <HAL_GPIO_EXTI_Callback+0xc0>)
 8003a3a:	f004 fff3 	bl	8008a24 <HAL_GPIO_ReadPin>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d006      	beq.n	8003a52 <HAL_GPIO_EXTI_Callback+0x2e>
				(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_SET)) {
 8003a44:	2104      	movs	r1, #4
 8003a46:	4827      	ldr	r0, [pc, #156]	; (8003ae4 <HAL_GPIO_EXTI_Callback+0xc0>)
 8003a48:	f004 ffec 	bl	8008a24 <HAL_GPIO_ReadPin>
 8003a4c:	4603      	mov	r3, r0
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d141      	bne.n	8003ad6 <HAL_GPIO_EXTI_Callback+0xb2>
			sleep_mode = false;
 8003a52:	4b23      	ldr	r3, [pc, #140]	; (8003ae0 <HAL_GPIO_EXTI_Callback+0xbc>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	701a      	strb	r2, [r3, #0]
			HAL_PWR_DisableSleepOnExit();
 8003a58:	f006 fd04 	bl	800a464 <HAL_PWR_DisableSleepOnExit>
			int ev = cmdExitSleep;
 8003a5c:	2313      	movs	r3, #19
 8003a5e:	60fb      	str	r3, [r7, #12]
			if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0)) devError |= devEVT;
 8003a60:	4b21      	ldr	r3, [pc, #132]	; (8003ae8 <HAL_GPIO_EXTI_Callback+0xc4>)
 8003a62:	6818      	ldr	r0, [r3, #0]
 8003a64:	f107 010c 	add.w	r1, r7, #12
 8003a68:	2300      	movs	r3, #0
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f00c fb5a 	bl	8010124 <osMessageQueuePut>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d02f      	beq.n	8003ad6 <HAL_GPIO_EXTI_Callback+0xb2>
 8003a76:	4b1d      	ldr	r3, [pc, #116]	; (8003aec <HAL_GPIO_EXTI_Callback+0xc8>)
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	4b1a      	ldr	r3, [pc, #104]	; (8003aec <HAL_GPIO_EXTI_Callback+0xc8>)
 8003a82:	801a      	strh	r2, [r3, #0]
		}
		return;
 8003a84:	e027      	b.n	8003ad6 <HAL_GPIO_EXTI_Callback+0xb2>
	}
#endif
	if ((GPIO_Pin == KEY0_Pin) || (GPIO_Pin == KEY1_Pin)) {
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d002      	beq.n	8003a92 <HAL_GPIO_EXTI_Callback+0x6e>
 8003a8c:	88fb      	ldrh	r3, [r7, #6]
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d122      	bne.n	8003ad8 <HAL_GPIO_EXTI_Callback+0xb4>
		if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d103      	bne.n	8003aa0 <HAL_GPIO_EXTI_Callback+0x7c>
 8003a98:	4b15      	ldr	r3, [pc, #84]	; (8003af0 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	701a      	strb	r2, [r3, #0]
 8003a9e:	e005      	b.n	8003aac <HAL_GPIO_EXTI_Callback+0x88>
		else
		if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8003aa0:	88fb      	ldrh	r3, [r7, #6]
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d102      	bne.n	8003aac <HAL_GPIO_EXTI_Callback+0x88>
 8003aa6:	4b12      	ldr	r3, [pc, #72]	; (8003af0 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	701a      	strb	r2, [r3, #0]
		int ev = cmdScan;
 8003aac:	230b      	movs	r3, #11
 8003aae:	60bb      	str	r3, [r7, #8]
		if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0)) devError |= devEVT;
 8003ab0:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <HAL_GPIO_EXTI_Callback+0xc4>)
 8003ab2:	6818      	ldr	r0, [r3, #0]
 8003ab4:	f107 0108 	add.w	r1, r7, #8
 8003ab8:	2300      	movs	r3, #0
 8003aba:	2200      	movs	r2, #0
 8003abc:	f00c fb32 	bl	8010124 <osMessageQueuePut>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d008      	beq.n	8003ad8 <HAL_GPIO_EXTI_Callback+0xb4>
 8003ac6:	4b09      	ldr	r3, [pc, #36]	; (8003aec <HAL_GPIO_EXTI_Callback+0xc8>)
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	f043 0310 	orr.w	r3, r3, #16
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	4b06      	ldr	r3, [pc, #24]	; (8003aec <HAL_GPIO_EXTI_Callback+0xc8>)
 8003ad2:	801a      	strh	r2, [r3, #0]
 8003ad4:	e000      	b.n	8003ad8 <HAL_GPIO_EXTI_Callback+0xb4>
		return;
 8003ad6:	bf00      	nop
	}
}
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20003396 	.word	0x20003396
 8003ae4:	48000800 	.word	0x48000800
 8003ae8:	20000ef4 	.word	0x20000ef4
 8003aec:	20001b88 	.word	0x20001b88
 8003af0:	20000116 	.word	0x20000116

08003af4 <irdTask>:
//--------------------------------------------------------------------------------------------
//--------------------------------------------------------------------------------------------

//--------------------------------------------------------------------------------------------
void irdTask(void *argument)
{
 8003af4:	b5b0      	push	{r4, r5, r7, lr}
 8003af6:	b08e      	sub	sp, #56	; 0x38
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	6078      	str	r0, [r7, #4]
#ifdef SET_IRED

	ird_exit = false;
 8003afc:	4bb1      	ldr	r3, [pc, #708]	; (8003dc4 <irdTask+0x2d0>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]

	bool ep_start = false;
 8003b02:	2300      	movs	r3, #0
 8003b04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char ep_str[16] = {0};
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	605a      	str	r2, [r3, #4]
 8003b16:	609a      	str	r2, [r3, #8]
	uint32_t ep_tmr = 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmr_ired = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	627b      	str	r3, [r7, #36]	; 0x24


	if (waitBit);

	enIntIRED();
 8003b20:	f7fd fb00 	bl	8001124 <enIntIRED>


  while (!restart) {
 8003b24:	e204      	b.n	8003f30 <irdTask+0x43c>

	if (!tmr_ired) {
 8003b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f040 81db 	bne.w	8003ee4 <irdTask+0x3f0>
		if (decodeIRED(&results)) {
 8003b2e:	48a6      	ldr	r0, [pc, #664]	; (8003dc8 <irdTask+0x2d4>)
 8003b30:	f7fd fac2 	bl	80010b8 <decodeIRED>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 81d4 	beq.w	8003ee4 <irdTask+0x3f0>

			tmr_ired = get_mstmr(_300ms);
 8003b3c:	f04f 001e 	mov.w	r0, #30
 8003b40:	f04f 0100 	mov.w	r1, #0
 8003b44:	f7ff f98e 	bl	8002e64 <get_mstmr>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8003b50:	2200      	movs	r2, #0
 8003b52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b56:	489d      	ldr	r0, [pc, #628]	; (8003dcc <irdTask+0x2d8>)
 8003b58:	f004 ff7c 	bl	8008a54 <HAL_GPIO_WritePin>
			int8_t kid = -1;
 8003b5c:	23ff      	movs	r3, #255	; 0xff
 8003b5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 8003b62:	2300      	movs	r3, #0
 8003b64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003b68:	e019      	b.n	8003b9e <irdTask+0xaa>
				if (results.value == keyAll[i].code) {
 8003b6a:	4b97      	ldr	r3, [pc, #604]	; (8003dc8 <irdTask+0x2d4>)
 8003b6c:	6819      	ldr	r1, [r3, #0]
 8003b6e:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8003b72:	4897      	ldr	r0, [pc, #604]	; (8003dd0 <irdTask+0x2dc>)
 8003b74:	4613      	mov	r3, r2
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	4413      	add	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4403      	add	r3, r0
 8003b7e:	3308      	adds	r3, #8
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4299      	cmp	r1, r3
 8003b84:	d104      	bne.n	8003b90 <irdTask+0x9c>
					kid = i;
 8003b86:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8003b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
					break;
 8003b8e:	e00a      	b.n	8003ba6 <irdTask+0xb2>
			for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 8003b90:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	3301      	adds	r3, #1
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003b9e:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003ba2:	2b14      	cmp	r3, #20
 8003ba4:	dde1      	ble.n	8003b6a <irdTask+0x76>
				}
			}
			//
			stline[0] = '\0';
 8003ba6:	4b8b      	ldr	r3, [pc, #556]	; (8003dd4 <irdTask+0x2e0>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	701a      	strb	r2, [r3, #0]
			if (kid == -1) {
 8003bac:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bb4:	d10b      	bne.n	8003bce <irdTask+0xda>
				if (ired_show) sprintf(stline, "CODE:%08lX", results.value);
 8003bb6:	4b88      	ldr	r3, [pc, #544]	; (8003dd8 <irdTask+0x2e4>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d014      	beq.n	8003be8 <irdTask+0xf4>
 8003bbe:	4b82      	ldr	r3, [pc, #520]	; (8003dc8 <irdTask+0x2d4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	4985      	ldr	r1, [pc, #532]	; (8003ddc <irdTask+0x2e8>)
 8003bc6:	4883      	ldr	r0, [pc, #524]	; (8003dd4 <irdTask+0x2e0>)
 8003bc8:	f010 fc52 	bl	8014470 <siprintf>
 8003bcc:	e00c      	b.n	8003be8 <irdTask+0xf4>
			} else {
				sprintf(stline, "irKEY: %s", keyAll[kid].name);
 8003bce:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4a7d      	ldr	r2, [pc, #500]	; (8003dd0 <irdTask+0x2dc>)
 8003bdc:	4413      	add	r3, r2
 8003bde:	461a      	mov	r2, r3
 8003be0:	497f      	ldr	r1, [pc, #508]	; (8003de0 <irdTask+0x2ec>)
 8003be2:	487c      	ldr	r0, [pc, #496]	; (8003dd4 <irdTask+0x2e0>)
 8003be4:	f010 fc44 	bl	8014470 <siprintf>
			}
			if (strlen(stline)) Report(1, "[que:%u] %s\r\n", cntEvt, stline);
 8003be8:	4b7a      	ldr	r3, [pc, #488]	; (8003dd4 <irdTask+0x2e0>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d008      	beq.n	8003c02 <irdTask+0x10e>
 8003bf0:	4b7c      	ldr	r3, [pc, #496]	; (8003de4 <irdTask+0x2f0>)
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4b76      	ldr	r3, [pc, #472]	; (8003dd4 <irdTask+0x2e0>)
 8003bfa:	497b      	ldr	r1, [pc, #492]	; (8003de8 <irdTask+0x2f4>)
 8003bfc:	2001      	movs	r0, #1
 8003bfe:	f7ff fa53 	bl	80030a8 <Report>
			//
			if (kid != -1) {
 8003c02:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c0a:	f000 816b 	beq.w	8003ee4 <irdTask+0x3f0>
				int ird = evt_None;
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c12:	60fb      	str	r3, [r7, #12]
				switch (kid) {
 8003c14:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c18:	2b14      	cmp	r3, #20
 8003c1a:	f200 814d 	bhi.w	8003eb8 <irdTask+0x3c4>
 8003c1e:	a201      	add	r2, pc, #4	; (adr r2, 8003c24 <irdTask+0x130>)
 8003c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c24:	08003c8b 	.word	0x08003c8b
 8003c28:	08003c79 	.word	0x08003c79
 8003c2c:	08003c7f 	.word	0x08003c7f
 8003c30:	08003ccf 	.word	0x08003ccf
 8003c34:	08003cdb 	.word	0x08003cdb
 8003c38:	08003ced 	.word	0x08003ced
 8003c3c:	08003c97 	.word	0x08003c97
 8003c40:	08003cb3 	.word	0x08003cb3
 8003c44:	08003ce7 	.word	0x08003ce7
 8003c48:	08003d8f 	.word	0x08003d8f
 8003c4c:	08003dab 	.word	0x08003dab
 8003c50:	08003e11 	.word	0x08003e11
 8003c54:	08003e11 	.word	0x08003e11
 8003c58:	08003e11 	.word	0x08003e11
 8003c5c:	08003e11 	.word	0x08003e11
 8003c60:	08003e11 	.word	0x08003e11
 8003c64:	08003e11 	.word	0x08003e11
 8003c68:	08003e11 	.word	0x08003e11
 8003c6c:	08003e11 	.word	0x08003e11
 8003c70:	08003e11 	.word	0x08003e11
 8003c74:	08003e11 	.word	0x08003e11
					case key_ch:
						ird = evt_Restart;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	60fb      	str	r3, [r7, #12]
					break;
 8003c7c:	e11c      	b.n	8003eb8 <irdTask+0x3c4>
					case key_ch_plus:
						seek_up = 1;
 8003c7e:	4b5b      	ldr	r3, [pc, #364]	; (8003dec <irdTask+0x2f8>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	701a      	strb	r2, [r3, #0]
						ird = evt_Scan;
 8003c84:	230b      	movs	r3, #11
 8003c86:	60fb      	str	r3, [r7, #12]
					break;
 8003c88:	e116      	b.n	8003eb8 <irdTask+0x3c4>
					case key_ch_minus:
						seek_up = 0;
 8003c8a:	4b58      	ldr	r3, [pc, #352]	; (8003dec <irdTask+0x2f8>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
						ird = evt_Scan;
 8003c90:	230b      	movs	r3, #11
 8003c92:	60fb      	str	r3, [r7, #12]
					break;
 8003c94:	e110      	b.n	8003eb8 <irdTask+0x3c4>
					case key_minus:
						if (Volume) {
 8003c96:	4b56      	ldr	r3, [pc, #344]	; (8003df0 <irdTask+0x2fc>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 8103 	beq.w	8003ea6 <irdTask+0x3b2>
							newVolume = Volume - 1;
 8003ca0:	4b53      	ldr	r3, [pc, #332]	; (8003df0 <irdTask+0x2fc>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	4b52      	ldr	r3, [pc, #328]	; (8003df4 <irdTask+0x300>)
 8003caa:	701a      	strb	r2, [r3, #0]
							ird = evt_Vol;
 8003cac:	230d      	movs	r3, #13
 8003cae:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003cb0:	e0f9      	b.n	8003ea6 <irdTask+0x3b2>
					case key_plus:
						if (Volume < 15) {
 8003cb2:	4b4f      	ldr	r3, [pc, #316]	; (8003df0 <irdTask+0x2fc>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	2b0e      	cmp	r3, #14
 8003cb8:	f200 80f7 	bhi.w	8003eaa <irdTask+0x3b6>
							newVolume = Volume + 1;
 8003cbc:	4b4c      	ldr	r3, [pc, #304]	; (8003df0 <irdTask+0x2fc>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	4b4b      	ldr	r3, [pc, #300]	; (8003df4 <irdTask+0x300>)
 8003cc6:	701a      	strb	r2, [r3, #0]
							ird = evt_Vol;
 8003cc8:	230d      	movs	r3, #13
 8003cca:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003ccc:	e0ed      	b.n	8003eaa <irdTask+0x3b6>
					case key_left:
						seek_up = 0;
 8003cce:	4b47      	ldr	r3, [pc, #284]	; (8003dec <irdTask+0x2f8>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	701a      	strb	r2, [r3, #0]
						ird = evt_List;
 8003cd4:	2310      	movs	r3, #16
 8003cd6:	60fb      	str	r3, [r7, #12]
					break;
 8003cd8:	e0ee      	b.n	8003eb8 <irdTask+0x3c4>
					case key_right:
						seek_up = 1;
 8003cda:	4b44      	ldr	r3, [pc, #272]	; (8003dec <irdTask+0x2f8>)
 8003cdc:	2201      	movs	r2, #1
 8003cde:	701a      	strb	r2, [r3, #0]
						ird = evt_List;
 8003ce0:	2310      	movs	r3, #16
 8003ce2:	60fb      	str	r3, [r7, #12]
					break;
 8003ce4:	e0e8      	b.n	8003eb8 <irdTask+0x3c4>
					case key_eq:// enable/disable print via uart
						ird = evt_Mute;//evt_Sleep);
 8003ce6:	230e      	movs	r3, #14
 8003ce8:	60fb      	str	r3, [r7, #12]
					break;
 8003cea:	e0e5      	b.n	8003eb8 <irdTask+0x3c4>
					case key_sp:
						if (!ep_start) {
 8003cec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003cf0:	f083 0301 	eor.w	r3, r3, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d038      	beq.n	8003d6c <irdTask+0x278>
							ep_start = true;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							memset(ep_str, 0, sizeof(ep_str));
 8003d00:	f107 0310 	add.w	r3, r7, #16
 8003d04:	2210      	movs	r2, #16
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f00f fe30 	bl	801396e <memset>
							ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 8003d0e:	4b3a      	ldr	r3, [pc, #232]	; (8003df8 <irdTask+0x304>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	785b      	ldrb	r3, [r3, #1]
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	b219      	sxth	r1, r3
 8003d1e:	4b36      	ldr	r3, [pc, #216]	; (8003df8 <irdTask+0x304>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	785b      	ldrb	r3, [r3, #1]
 8003d24:	b21b      	sxth	r3, r3
 8003d26:	2200      	movs	r2, #0
 8003d28:	9200      	str	r2, [sp, #0]
 8003d2a:	227f      	movs	r2, #127	; 0x7f
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	f7fe f88a 	bl	8001e46 <ST7565_DrawFilledRectangle>
							sprintf(tmp, "Time:");
 8003d32:	4932      	ldr	r1, [pc, #200]	; (8003dfc <irdTask+0x308>)
 8003d34:	4832      	ldr	r0, [pc, #200]	; (8003e00 <irdTask+0x30c>)
 8003d36:	f010 fb9b 	bl	8014470 <siprintf>
							ST7565_Print(0, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8003d3a:	4b2f      	ldr	r3, [pc, #188]	; (8003df8 <irdTask+0x304>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	785b      	ldrb	r3, [r3, #1]
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	b219      	sxth	r1, r3
 8003d4a:	4b2b      	ldr	r3, [pc, #172]	; (8003df8 <irdTask+0x304>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	9201      	str	r2, [sp, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	9200      	str	r2, [sp, #0]
 8003d56:	4a2a      	ldr	r2, [pc, #168]	; (8003e00 <irdTask+0x30c>)
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f7fd fe1b 	bl	8001994 <ST7565_Print>
							ST7565_Update();
 8003d5e:	f7fd fc69 	bl	8001634 <ST7565_Update>
							ep_tmr = get_tmr(20);
 8003d62:	2014      	movs	r0, #20
 8003d64:	f7ff f860 	bl	8002e28 <get_tmr>
 8003d68:	62b8      	str	r0, [r7, #40]	; 0x28
							ep_start = false;
							ep_tmr = 0;
							epoch = atoi(ep_str);
							ird = evt_Epoch;
						}
					break;
 8003d6a:	e0a5      	b.n	8003eb8 <irdTask+0x3c4>
							ep_start = false;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							ep_tmr = 0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	62bb      	str	r3, [r7, #40]	; 0x28
							epoch = atoi(ep_str);
 8003d76:	f107 0310 	add.w	r3, r7, #16
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f00f fc11 	bl	80135a2 <atoi>
 8003d80:	4603      	mov	r3, r0
 8003d82:	461a      	mov	r2, r3
 8003d84:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <irdTask+0x310>)
 8003d86:	601a      	str	r2, [r3, #0]
							ird = evt_Epoch;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	60fb      	str	r3, [r7, #12]
					break;
 8003d8c:	e094      	b.n	8003eb8 <irdTask+0x3c4>
					case key_100://bandUp();
						if (Band < MAX_BAND) {
 8003d8e:	4b1e      	ldr	r3, [pc, #120]	; (8003e08 <irdTask+0x314>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	f200 808b 	bhi.w	8003eae <irdTask+0x3ba>
							newBand = Band + 1;
 8003d98:	4b1b      	ldr	r3, [pc, #108]	; (8003e08 <irdTask+0x314>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	4b1a      	ldr	r3, [pc, #104]	; (8003e0c <irdTask+0x318>)
 8003da2:	701a      	strb	r2, [r3, #0]
							ird = evt_Band;
 8003da4:	2311      	movs	r3, #17
 8003da6:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003da8:	e081      	b.n	8003eae <irdTask+0x3ba>
					case key_200://bandDown();
						if (Band) {
 8003daa:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <irdTask+0x314>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d07f      	beq.n	8003eb2 <irdTask+0x3be>
							newBand = Band - 1;
 8003db2:	4b15      	ldr	r3, [pc, #84]	; (8003e08 <irdTask+0x314>)
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	4b14      	ldr	r3, [pc, #80]	; (8003e0c <irdTask+0x318>)
 8003dbc:	701a      	strb	r2, [r3, #0]
							ird = evt_Band;
 8003dbe:	2311      	movs	r3, #17
 8003dc0:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003dc2:	e076      	b.n	8003eb2 <irdTask+0x3be>
 8003dc4:	20000135 	.word	0x20000135
 8003dc8:	20000604 	.word	0x20000604
 8003dcc:	48000800 	.word	0x48000800
 8003dd0:	0801993c 	.word	0x0801993c
 8003dd4:	20003398 	.word	0x20003398
 8003dd8:	20000134 	.word	0x20000134
 8003ddc:	080182cc 	.word	0x080182cc
 8003de0:	080182d8 	.word	0x080182d8
 8003de4:	20001f9f 	.word	0x20001f9f
 8003de8:	080182e4 	.word	0x080182e4
 8003dec:	20000116 	.word	0x20000116
 8003df0:	20000117 	.word	0x20000117
 8003df4:	20000118 	.word	0x20000118
 8003df8:	20002fc8 	.word	0x20002fc8
 8003dfc:	080182f4 	.word	0x080182f4
 8003e00:	20001308 	.word	0x20001308
 8003e04:	2000001c 	.word	0x2000001c
 8003e08:	20000114 	.word	0x20000114
 8003e0c:	20000115 	.word	0x20000115
					case key_5:
					case key_6:
					case key_7:
					case key_8:
					case key_9:
						if (ep_start) {
 8003e10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d035      	beq.n	8003e84 <irdTask+0x390>
							if (strlen(ep_str) < 10) {
 8003e18:	f107 0310 	add.w	r3, r7, #16
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fc f9e1 	bl	80001e4 <strlen>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b09      	cmp	r3, #9
 8003e26:	d846      	bhi.n	8003eb6 <irdTask+0x3c2>
								char ch = (kid - key_0) + 0x30;
 8003e28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e2c:	3325      	adds	r3, #37	; 0x25
 8003e2e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
								sprintf(ep_str+strlen(ep_str), "%c", ch);
 8003e32:	f107 0310 	add.w	r3, r7, #16
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fc f9d4 	bl	80001e4 <strlen>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f107 0310 	add.w	r3, r7, #16
 8003e42:	4413      	add	r3, r2
 8003e44:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8003e48:	4941      	ldr	r1, [pc, #260]	; (8003f50 <irdTask+0x45c>)
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f010 fb10 	bl	8014470 <siprintf>
								ST7565_Print(32, SCREEN_HEIGHT - lfnt->FontHeight, ep_str, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8003e50:	4b40      	ldr	r3, [pc, #256]	; (8003f54 <irdTask+0x460>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	785b      	ldrb	r3, [r3, #1]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	b219      	sxth	r1, r3
 8003e60:	4b3c      	ldr	r3, [pc, #240]	; (8003f54 <irdTask+0x460>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f107 0210 	add.w	r2, r7, #16
 8003e68:	2001      	movs	r0, #1
 8003e6a:	9001      	str	r0, [sp, #4]
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	9000      	str	r0, [sp, #0]
 8003e70:	2020      	movs	r0, #32
 8003e72:	f7fd fd8f 	bl	8001994 <ST7565_Print>
								ST7565_Update();
 8003e76:	f7fd fbdd 	bl	8001634 <ST7565_Update>
								ep_tmr = get_tmr(20);
 8003e7a:	2014      	movs	r0, #20
 8003e7c:	f7fe ffd4 	bl	8002e28 <get_tmr>
 8003e80:	62b8      	str	r0, [r7, #40]	; 0x28
							}
						} else {
							newFreq = list[kid - key_0 + 2].freq;//for band=2 only !!!
							ird = evt_Freq;
						}
					break;
 8003e82:	e018      	b.n	8003eb6 <irdTask+0x3c2>
							newFreq = list[kid - key_0 + 2].freq;//for band=2 only !!!
 8003e84:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003e88:	f1a3 0209 	sub.w	r2, r3, #9
 8003e8c:	4932      	ldr	r1, [pc, #200]	; (8003f58 <irdTask+0x464>)
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003e9c:	4a2f      	ldr	r2, [pc, #188]	; (8003f5c <irdTask+0x468>)
 8003e9e:	6013      	str	r3, [r2, #0]
							ird = evt_Freq;
 8003ea0:	230c      	movs	r3, #12
 8003ea2:	60fb      	str	r3, [r7, #12]
					break;
 8003ea4:	e007      	b.n	8003eb6 <irdTask+0x3c2>
					break;
 8003ea6:	bf00      	nop
 8003ea8:	e006      	b.n	8003eb8 <irdTask+0x3c4>
					break;
 8003eaa:	bf00      	nop
 8003eac:	e004      	b.n	8003eb8 <irdTask+0x3c4>
					break;
 8003eae:	bf00      	nop
 8003eb0:	e002      	b.n	8003eb8 <irdTask+0x3c4>
					break;
 8003eb2:	bf00      	nop
 8003eb4:	e000      	b.n	8003eb8 <irdTask+0x3c4>
					break;
 8003eb6:	bf00      	nop
				}//switch (kid)
				if (ird != evt_None) {
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ebe:	d011      	beq.n	8003ee4 <irdTask+0x3f0>
					if (osMessageQueuePut(evtQueHandle, (const void *)&ird, 0, 0) != osOK) devError |= devEVT;
 8003ec0:	4b27      	ldr	r3, [pc, #156]	; (8003f60 <irdTask+0x46c>)
 8003ec2:	6818      	ldr	r0, [r3, #0]
 8003ec4:	f107 010c 	add.w	r1, r7, #12
 8003ec8:	2300      	movs	r3, #0
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f00c f92a 	bl	8010124 <osMessageQueuePut>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d006      	beq.n	8003ee4 <irdTask+0x3f0>
 8003ed6:	4b23      	ldr	r3, [pc, #140]	; (8003f64 <irdTask+0x470>)
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	f043 0310 	orr.w	r3, r3, #16
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	4b20      	ldr	r3, [pc, #128]	; (8003f64 <irdTask+0x470>)
 8003ee2:	801a      	strh	r2, [r3, #0]
				}
			}//if (kid != -1)
		}//if (decodeIRED(&results))
	}

	if (ep_tmr) {
 8003ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <irdTask+0x40c>
		if (check_tmr(ep_tmr)) {
 8003eea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003eec:	f7fe ffa9 	bl	8002e42 <check_tmr>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d004      	beq.n	8003f00 <irdTask+0x40c>
			ep_tmr = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	62bb      	str	r3, [r7, #40]	; 0x28
			ep_start = false;
 8003efa:	2300      	movs	r3, #0
 8003efc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
	}
	if (tmr_ired) {
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d014      	beq.n	8003f30 <irdTask+0x43c>
		if (check_mstmr(tmr_ired)) {
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	2200      	movs	r2, #0
 8003f0a:	461c      	mov	r4, r3
 8003f0c:	4615      	mov	r5, r2
 8003f0e:	4620      	mov	r0, r4
 8003f10:	4629      	mov	r1, r5
 8003f12:	f7fe ffba 	bl	8002e8a <check_mstmr>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d009      	beq.n	8003f30 <irdTask+0x43c>
			tmr_ired = 0;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24
			resumeIRED();
 8003f20:	f7fd f918 	bl	8001154 <resumeIRED>
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8003f24:	2201      	movs	r2, #1
 8003f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f2a:	480f      	ldr	r0, [pc, #60]	; (8003f68 <irdTask+0x474>)
 8003f2c:	f004 fd92 	bl	8008a54 <HAL_GPIO_WritePin>
  while (!restart) {
 8003f30:	4b0e      	ldr	r3, [pc, #56]	; (8003f6c <irdTask+0x478>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f43f adf5 	beq.w	8003b26 <irdTask+0x32>
		}
	}

  }//while

  ird_exit = true;
 8003f3c:	4b0c      	ldr	r3, [pc, #48]	; (8003f70 <irdTask+0x47c>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]

  vTaskDelete(NULL);//osThreadExit();
 8003f42:	2000      	movs	r0, #0
 8003f44:	f00d fcb6 	bl	80118b4 <vTaskDelete>

#endif
}
 8003f48:	bf00      	nop
 8003f4a:	3730      	adds	r7, #48	; 0x30
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003f50:	080182fc 	.word	0x080182fc
 8003f54:	20002fc8 	.word	0x20002fc8
 8003f58:	20002fec 	.word	0x20002fec
 8003f5c:	20000110 	.word	0x20000110
 8003f60:	20000ef4 	.word	0x20000ef4
 8003f64:	20001b88 	.word	0x20001b88
 8003f68:	48000800 	.word	0x48000800
 8003f6c:	20001f9c 	.word	0x20001f9c
 8003f70:	20000135 	.word	0x20000135

08003f74 <StartTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask */
void StartTask(void *argument)
{
 8003f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f78:	b0d8      	sub	sp, #352	; 0x160
 8003f7a:	af08      	add	r7, sp, #32
 8003f7c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003f80:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003f84:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */


    Report(1, "[que:%u] Start application ver.%s\r\n", getQueCount(evtQueHandle), ver);
 8003f86:	4b47      	ldr	r3, [pc, #284]	; (80040a4 <StartTask+0x130>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fe fd74 	bl	8002a78 <getQueCount>
 8003f90:	4602      	mov	r2, r0
 8003f92:	4b45      	ldr	r3, [pc, #276]	; (80040a8 <StartTask+0x134>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4945      	ldr	r1, [pc, #276]	; (80040ac <StartTask+0x138>)
 8003f98:	2001      	movs	r0, #1
 8003f9a:	f7ff f885 	bl	80030a8 <Report>

    uint16_t lastErr = devOK;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    int evt;
    rec_evt_t evts = {cmdNone, 0};
 8003fa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003fac:	2300      	movs	r3, #0
 8003fae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 8003fb2:	f003 fb51 	bl	8007658 <W25qxx_Init>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	461a      	mov	r2, r3
 8003fba:	4b3d      	ldr	r3, [pc, #244]	; (80040b0 <StartTask+0x13c>)
 8003fbc:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 8003fbe:	f003 fc05 	bl	80077cc <W25qxx_getChipID>
 8003fc2:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 8003fc6:	4b3a      	ldr	r3, [pc, #232]	; (80040b0 <StartTask+0x13c>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <StartTask+0x70>
 8003fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d006      	beq.n	8003fe4 <StartTask+0x70>
 8003fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d802      	bhi.n	8003fe4 <StartTask+0x70>
 8003fde:	4b35      	ldr	r3, [pc, #212]	; (80040b4 <StartTask+0x140>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;
 8003fe4:	f003 fc16 	bl	8007814 <W25qxx_getPageSize>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b32      	ldr	r3, [pc, #200]	; (80040b8 <StartTask+0x144>)
 8003ff0:	601a      	str	r2, [r3, #0]
    //
    listSize = sizeof(rec_t) * MAX_LIST;
 8003ff2:	4b32      	ldr	r3, [pc, #200]	; (80040bc <StartTask+0x148>)
 8003ff4:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8003ff8:	801a      	strh	r2, [r3, #0]
    memset((uint8_t *)&list[0].band, 0, listSize);
 8003ffa:	4b30      	ldr	r3, [pc, #192]	; (80040bc <StartTask+0x148>)
 8003ffc:	881b      	ldrh	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	2100      	movs	r1, #0
 8004002:	482f      	ldr	r0, [pc, #188]	; (80040c0 <StartTask+0x14c>)
 8004004:	f00f fcb3 	bl	801396e <memset>
    //
    cfgSector = W25qxx_getSectorCount() - 1;
 8004008:	f003 fbec 	bl	80077e4 <W25qxx_getSectorCount>
 800400c:	4603      	mov	r3, r0
 800400e:	3b01      	subs	r3, #1
 8004010:	4a2c      	ldr	r2, [pc, #176]	; (80040c4 <StartTask+0x150>)
 8004012:	6013      	str	r3, [r2, #0]
    if (W25qxx_IsEmptySector(cfgSector, 0, listSize)) {//sector is empty -> need write data to sector
 8004014:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <StartTask+0x150>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a28      	ldr	r2, [pc, #160]	; (80040bc <StartTask+0x148>)
 800401a:	8812      	ldrh	r2, [r2, #0]
 800401c:	2100      	movs	r1, #0
 800401e:	4618      	mov	r0, r3
 8004020:	f003 fc62 	bl	80078e8 <W25qxx_IsEmptySector>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d016      	beq.n	8004058 <StartTask+0xe4>
    	if (!(devError & devSPI)) {
 800402a:	4b27      	ldr	r3, [pc, #156]	; (80040c8 <StartTask+0x154>)
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004032:	2b00      	cmp	r3, #0
 8004034:	d110      	bne.n	8004058 <StartTask+0xe4>
    		W25qxx_WriteSector((uint8_t *)&def_list[0].band, cfgSector, 0, listSize);
 8004036:	4b23      	ldr	r3, [pc, #140]	; (80040c4 <StartTask+0x150>)
 8004038:	6819      	ldr	r1, [r3, #0]
 800403a:	4b20      	ldr	r3, [pc, #128]	; (80040bc <StartTask+0x148>)
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	2200      	movs	r2, #0
 8004040:	4822      	ldr	r0, [pc, #136]	; (80040cc <StartTask+0x158>)
 8004042:	f003 fdc5 	bl	8007bd0 <W25qxx_WriteSector>
    		Report(1, "Writen cfg_stations_data (%lu bytes) to cfgSector #%lu\r\n", listSize, cfgSector);
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <StartTask+0x148>)
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <StartTask+0x150>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	491f      	ldr	r1, [pc, #124]	; (80040d0 <StartTask+0x15c>)
 8004052:	2001      	movs	r0, #1
 8004054:	f7ff f828 	bl	80030a8 <Report>
      	}
    }
    if (!W25qxx_IsEmptySector(cfgSector, 0, listSize)) {//in sector	present any data
 8004058:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <StartTask+0x150>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a17      	ldr	r2, [pc, #92]	; (80040bc <StartTask+0x148>)
 800405e:	8812      	ldrh	r2, [r2, #0]
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f003 fc40 	bl	80078e8 <W25qxx_IsEmptySector>
 8004068:	4603      	mov	r3, r0
 800406a:	f083 0301 	eor.w	r3, r3, #1
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	d03f      	beq.n	80040f4 <StartTask+0x180>
    	if (!(devError & devSPI)) {
 8004074:	4b14      	ldr	r3, [pc, #80]	; (80040c8 <StartTask+0x154>)
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800407c:	2b00      	cmp	r3, #0
 800407e:	d12b      	bne.n	80040d8 <StartTask+0x164>
    		W25qxx_ReadSector((uint8_t *)&list[0].band, cfgSector, 0, listSize);
 8004080:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <StartTask+0x150>)
 8004082:	6819      	ldr	r1, [r3, #0]
 8004084:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <StartTask+0x148>)
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	2200      	movs	r2, #0
 800408a:	480d      	ldr	r0, [pc, #52]	; (80040c0 <StartTask+0x14c>)
 800408c:	f003 fec8 	bl	8007e20 <W25qxx_ReadSector>
    		Report(1, "Readed cfg_stations_data (%lu bytes) from cfgSector #%lu\r\n", listSize, cfgSector);
 8004090:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <StartTask+0x148>)
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <StartTask+0x150>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	490e      	ldr	r1, [pc, #56]	; (80040d4 <StartTask+0x160>)
 800409c:	2001      	movs	r0, #1
 800409e:	f7ff f803 	bl	80030a8 <Report>
 80040a2:	e027      	b.n	80040f4 <StartTask+0x180>
 80040a4:	20000ef4 	.word	0x20000ef4
 80040a8:	20000004 	.word	0x20000004
 80040ac:	08018300 	.word	0x08018300
 80040b0:	20002fb4 	.word	0x20002fb4
 80040b4:	20002fb5 	.word	0x20002fb5
 80040b8:	20001fa8 	.word	0x20001fa8
 80040bc:	20003394 	.word	0x20003394
 80040c0:	20002fec 	.word	0x20002fec
 80040c4:	20002fc0 	.word	0x20002fc0
 80040c8:	20001b88 	.word	0x20001b88
 80040cc:	08019594 	.word	0x08019594
 80040d0:	08018324 	.word	0x08018324
 80040d4:	08018360 	.word	0x08018360
    	} else {
    		memcpy((uint8_t *)&list[0].band, (uint8_t *)&def_list[0].band, listSize);
 80040d8:	4bb1      	ldr	r3, [pc, #708]	; (80043a0 <StartTask+0x42c>)
 80040da:	881b      	ldrh	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	49b1      	ldr	r1, [pc, #708]	; (80043a4 <StartTask+0x430>)
 80040e0:	48b1      	ldr	r0, [pc, #708]	; (80043a8 <StartTask+0x434>)
 80040e2:	f00f fc36 	bl	8013952 <memcpy>
    		Report(1, "Copy cfg_stations_data (%lu bytes) from def_list\r\n", listSize);
 80040e6:	4bae      	ldr	r3, [pc, #696]	; (80043a0 <StartTask+0x42c>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	49af      	ldr	r1, [pc, #700]	; (80043ac <StartTask+0x438>)
 80040ee:	2001      	movs	r0, #1
 80040f0:	f7fe ffda 	bl	80030a8 <Report>
    	}
    }
#endif


rdaID = rda5807_init(&Freq);
 80040f4:	48ae      	ldr	r0, [pc, #696]	; (80043b0 <StartTask+0x43c>)
 80040f6:	f001 ff59 	bl	8005fac <rda5807_init>
 80040fa:	4603      	mov	r3, r0
 80040fc:	461a      	mov	r2, r3
 80040fe:	4bad      	ldr	r3, [pc, #692]	; (80043b4 <StartTask+0x440>)
 8004100:	701a      	strb	r2, [r3, #0]
RSSI = rda5807_rssi();
 8004102:	f001 ffc1 	bl	8006088 <rda5807_rssi>
 8004106:	4603      	mov	r3, r0
 8004108:	461a      	mov	r2, r3
 800410a:	4bab      	ldr	r3, [pc, #684]	; (80043b8 <StartTask+0x444>)
 800410c:	801a      	strh	r2, [r3, #0]
rda5807_SetVolume(Volume);
 800410e:	4bab      	ldr	r3, [pc, #684]	; (80043bc <StartTask+0x448>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f002 f998 	bl	8006448 <rda5807_SetVolume>
rda5807_SetBassBoost(BassBoost);
 8004118:	4ba9      	ldr	r3, [pc, #676]	; (80043c0 <StartTask+0x44c>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f002 f9db 	bl	80064d8 <rda5807_SetBassBoost>
stereo = rda5807_Get_StereoMonoFlag();
 8004122:	f002 faef 	bl	8006704 <rda5807_Get_StereoMonoFlag>
 8004126:	4603      	mov	r3, r0
 8004128:	461a      	mov	r2, r3
 800412a:	4ba6      	ldr	r3, [pc, #664]	; (80043c4 <StartTask+0x450>)
 800412c:	701a      	strb	r2, [r3, #0]
Chan = rda5807_Get_Channel();
 800412e:	f002 fb01 	bl	8006734 <rda5807_Get_Channel>
 8004132:	4603      	mov	r3, r0
 8004134:	461a      	mov	r2, r3
 8004136:	4ba4      	ldr	r3, [pc, #656]	; (80043c8 <StartTask+0x454>)
 8004138:	801a      	strh	r2, [r3, #0]


#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 800413a:	4aa4      	ldr	r2, [pc, #656]	; (80043cc <StartTask+0x458>)
 800413c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004140:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004144:	6018      	str	r0, [r3, #0]
 8004146:	3304      	adds	r3, #4
 8004148:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 800414a:	4aa1      	ldr	r2, [pc, #644]	; (80043d0 <StartTask+0x45c>)
 800414c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004150:	6013      	str	r3, [r2, #0]
	#endif

  	uint16_t lin1 = 1;
 8004152:	2301      	movs	r3, #1
 8004154:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight;//chipID...
 8004158:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800415c:	b29a      	uxth	r2, r3
 800415e:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 8004162:	4413      	add	r3, r2
 8004164:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight + 1;//Band...
 8004168:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800416c:	b29a      	uxth	r2, r3
 800416e:	f8b7 3100 	ldrh.w	r3, [r7, #256]	; 0x100
 8004172:	4413      	add	r3, r2
 8004174:	b29b      	uxth	r3, r3
 8004176:	3301      	adds	r3, #1
 8004178:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight + 1;//Volume...//Freq...
 800417c:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 8004180:	b29a      	uxth	r2, r3
 8004182:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	; 0xfe
 8004186:	4413      	add	r3, r2
 8004188:	b29b      	uxth	r3, r3
 800418a:	3301      	adds	r3, #1
 800418c:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight + 1;//Freq...//Volume...
 8004190:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 8004194:	b29a      	uxth	r2, r3
 8004196:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	; 0xfc
 800419a:	4413      	add	r3, r2
 800419c:	b29b      	uxth	r3, r3
 800419e:	3301      	adds	r3, #1
 80041a0:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight + 1;//Station
 80041a4:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80041ae:	4413      	add	r3, r2
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3301      	adds	r3, #1
 80041b4:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
  	char st[64];
  	char sta[32];
  	char stb[32];

  	ST7565_Reset();
 80041b8:	f7fd f88a 	bl	80012d0 <ST7565_Reset>
  	ST7565_Init();
 80041bc:	f7fd f9a2 	bl	8001504 <ST7565_Init>

    int dl = sprintf(tmp, "Ver.%s", ver);
 80041c0:	4b84      	ldr	r3, [pc, #528]	; (80043d4 <StartTask+0x460>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	461a      	mov	r2, r3
 80041c6:	4984      	ldr	r1, [pc, #528]	; (80043d8 <StartTask+0x464>)
 80041c8:	4884      	ldr	r0, [pc, #528]	; (80043dc <StartTask+0x468>)
 80041ca:	f010 f951 	bl	8014470 <siprintf>
 80041ce:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    uint16_t x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 80041d2:	4b7f      	ldr	r3, [pc, #508]	; (80043d0 <StartTask+0x45c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80041de:	fb02 f303 	mul.w	r3, r2, r3
 80041e2:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80041e6:	105b      	asrs	r3, r3, #1
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041ee:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
    ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 80041f2:	f9b7 00f6 	ldrsh.w	r0, [r7, #246]	; 0xf6
 80041f6:	4b76      	ldr	r3, [pc, #472]	; (80043d0 <StartTask+0x45c>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	785b      	ldrb	r3, [r3, #1]
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004202:	b29b      	uxth	r3, r3
 8004204:	b219      	sxth	r1, r3
 8004206:	4b72      	ldr	r3, [pc, #456]	; (80043d0 <StartTask+0x45c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2201      	movs	r2, #1
 800420c:	9201      	str	r2, [sp, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	9200      	str	r2, [sp, #0]
 8004212:	4a72      	ldr	r2, [pc, #456]	; (80043dc <StartTask+0x468>)
 8004214:	f7fd fbbe 	bl	8001994 <ST7565_Print>

    int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 8004218:	4b66      	ldr	r3, [pc, #408]	; (80043b4 <StartTask+0x440>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	461a      	mov	r2, r3
 800421e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004222:	496f      	ldr	r1, [pc, #444]	; (80043e0 <StartTask+0x46c>)
 8004224:	4618      	mov	r0, r3
 8004226:	f010 f923 	bl	8014470 <siprintf>
 800422a:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    uint16_t xf = ((SCREEN_WIDTH - (lfnt->FontWidth * il)) >> 1) & 0x7f;
 800422e:	4b68      	ldr	r3, [pc, #416]	; (80043d0 <StartTask+0x45c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	461a      	mov	r2, r3
 8004236:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004242:	105b      	asrs	r3, r3, #1
 8004244:	b29b      	uxth	r3, r3
 8004246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424a:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    if (!xf) xf = 1;
 800424e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8004252:	2b00      	cmp	r3, #0
 8004254:	d102      	bne.n	800425c <StartTask+0x2e8>
 8004256:	2301      	movs	r3, #1
 8004258:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    ST7565_Print(xf, lin2, st, lfnt, 1, PIX_ON);
 800425c:	f9b7 0132 	ldrsh.w	r0, [r7, #306]	; 0x132
 8004260:	f9b7 1100 	ldrsh.w	r1, [r7, #256]	; 0x100
 8004264:	4b5a      	ldr	r3, [pc, #360]	; (80043d0 <StartTask+0x45c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800426c:	2401      	movs	r4, #1
 800426e:	9401      	str	r4, [sp, #4]
 8004270:	2401      	movs	r4, #1
 8004272:	9400      	str	r4, [sp, #0]
 8004274:	f7fd fb8e 	bl	8001994 <ST7565_Print>

    int it = sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 8004278:	4b5a      	ldr	r3, [pc, #360]	; (80043e4 <StartTask+0x470>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	4b5a      	ldr	r3, [pc, #360]	; (80043e8 <StartTask+0x474>)
 8004280:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004284:	f107 031c 	add.w	r3, r7, #28
 8004288:	4958      	ldr	r1, [pc, #352]	; (80043ec <StartTask+0x478>)
 800428a:	4618      	mov	r0, r3
 800428c:	f010 f8f0 	bl	8014470 <siprintf>
 8004290:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
    int lit = it;
 8004294:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8004298:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800429c:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 80042a0:	601a      	str	r2, [r3, #0]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * it)) >> 1) & 0x7f;
 80042a2:	4b4b      	ldr	r3, [pc, #300]	; (80043d0 <StartTask+0x45c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	461a      	mov	r2, r3
 80042aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80042b6:	105b      	asrs	r3, r3, #1
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042be:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80042c2:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <StartTask+0x35e>
 80042ca:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 80042ce:	2b7d      	cmp	r3, #125	; 0x7d
 80042d0:	d902      	bls.n	80042d8 <StartTask+0x364>
 80042d2:	2301      	movs	r3, #1
 80042d4:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    ST7565_Print(xf, lin3, stb, lfnt, 1, PIX_ON);
 80042d8:	f9b7 0132 	ldrsh.w	r0, [r7, #306]	; 0x132
 80042dc:	f9b7 10fe 	ldrsh.w	r1, [r7, #254]	; 0xfe
 80042e0:	4b3b      	ldr	r3, [pc, #236]	; (80043d0 <StartTask+0x45c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f107 021c 	add.w	r2, r7, #28
 80042e8:	2401      	movs	r4, #1
 80042ea:	9401      	str	r4, [sp, #4]
 80042ec:	2401      	movs	r4, #1
 80042ee:	9400      	str	r4, [sp, #0]
 80042f0:	f7fd fb50 	bl	8001994 <ST7565_Print>

    int im = sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 80042f4:	4b32      	ldr	r3, [pc, #200]	; (80043c0 <StartTask+0x44c>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b30      	ldr	r3, [pc, #192]	; (80043bc <StartTask+0x448>)
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004302:	493b      	ldr	r1, [pc, #236]	; (80043f0 <StartTask+0x47c>)
 8004304:	f010 f8b4 	bl	8014470 <siprintf>
 8004308:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
    int lim = im;
 800430c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8004310:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004314:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004318:	601a      	str	r2, [r3, #0]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * im)) >> 1) & 0x7f;
 800431a:	4b2d      	ldr	r3, [pc, #180]	; (80043d0 <StartTask+0x45c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	461a      	mov	r2, r3
 8004322:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004326:	fb02 f303 	mul.w	r3, r2, r3
 800432a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800432e:	105b      	asrs	r3, r3, #1
 8004330:	b29b      	uxth	r3, r3
 8004332:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004336:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800433a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <StartTask+0x3d6>
 8004342:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8004346:	2b7d      	cmp	r3, #125	; 0x7d
 8004348:	d902      	bls.n	8004350 <StartTask+0x3dc>
 800434a:	2301      	movs	r3, #1
 800434c:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    ST7565_Print(xf, lin4, st, lfnt, 1, PIX_ON);
 8004350:	f9b7 0132 	ldrsh.w	r0, [r7, #306]	; 0x132
 8004354:	f9b7 10fc 	ldrsh.w	r1, [r7, #252]	; 0xfc
 8004358:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <StartTask+0x45c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004360:	2401      	movs	r4, #1
 8004362:	9401      	str	r4, [sp, #4]
 8004364:	2401      	movs	r4, #1
 8004366:	9400      	str	r4, [sp, #0]
 8004368:	f7fd fb14 	bl	8001994 <ST7565_Print>

    if (stereo)
 800436c:	4b15      	ldr	r3, [pc, #84]	; (80043c4 <StartTask+0x450>)
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d041      	beq.n	80043f8 <StartTask+0x484>
    	il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8004374:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <StartTask+0x444>)
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	461c      	mov	r4, r3
 800437a:	4b0d      	ldr	r3, [pc, #52]	; (80043b0 <StartTask+0x43c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4618      	mov	r0, r3
 8004380:	f7fc f8f2 	bl	8000568 <__aeabi_f2d>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800438c:	e9cd 2300 	strd	r2, r3, [sp]
 8004390:	4622      	mov	r2, r4
 8004392:	4918      	ldr	r1, [pc, #96]	; (80043f4 <StartTask+0x480>)
 8004394:	f010 f86c 	bl	8014470 <siprintf>
 8004398:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
 800439c:	e040      	b.n	8004420 <StartTask+0x4ac>
 800439e:	bf00      	nop
 80043a0:	20003394 	.word	0x20003394
 80043a4:	08019594 	.word	0x08019594
 80043a8:	20002fec 	.word	0x20002fec
 80043ac:	0801839c 	.word	0x0801839c
 80043b0:	2000010c 	.word	0x2000010c
 80043b4:	20002fd8 	.word	0x20002fd8
 80043b8:	20002fd6 	.word	0x20002fd6
 80043bc:	20000117 	.word	0x20000117
 80043c0:	20002fda 	.word	0x20002fda
 80043c4:	20002fdc 	.word	0x20002fdc
 80043c8:	20002fd4 	.word	0x20002fd4
 80043cc:	08018924 	.word	0x08018924
 80043d0:	20002fc8 	.word	0x20002fc8
 80043d4:	20000004 	.word	0x20000004
 80043d8:	080183d0 	.word	0x080183d0
 80043dc:	20001308 	.word	0x20001308
 80043e0:	080183d8 	.word	0x080183d8
 80043e4:	20000114 	.word	0x20000114
 80043e8:	20000120 	.word	0x20000120
 80043ec:	080183ec 	.word	0x080183ec
 80043f0:	080183f8 	.word	0x080183f8
 80043f4:	08018408 	.word	0x08018408
    else
    	il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80043f8:	4b8a      	ldr	r3, [pc, #552]	; (8004624 <StartTask+0x6b0>)
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	461c      	mov	r4, r3
 80043fe:	4b8a      	ldr	r3, [pc, #552]	; (8004628 <StartTask+0x6b4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f7fc f8b0 	bl	8000568 <__aeabi_f2d>
 8004408:	4602      	mov	r2, r0
 800440a:	460b      	mov	r3, r1
 800440c:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004410:	e9cd 2300 	strd	r2, r3, [sp]
 8004414:	4622      	mov	r2, r4
 8004416:	4985      	ldr	r1, [pc, #532]	; (800462c <StartTask+0x6b8>)
 8004418:	f010 f82a 	bl	8014470 <siprintf>
 800441c:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    int lil = il;
 8004420:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8004424:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004428:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800442c:	601a      	str	r2, [r3, #0]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * il)) >> 1) & 0x7f;
 800442e:	4b80      	ldr	r3, [pc, #512]	; (8004630 <StartTask+0x6bc>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	461a      	mov	r2, r3
 8004436:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800443a:	fb02 f303 	mul.w	r3, r2, r3
 800443e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004442:	105b      	asrs	r3, r3, #1
 8004444:	b29b      	uxth	r3, r3
 8004446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800444a:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800444e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <StartTask+0x4ea>
 8004456:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800445a:	2b7d      	cmp	r3, #125	; 0x7d
 800445c:	d902      	bls.n	8004464 <StartTask+0x4f0>
 800445e:	2301      	movs	r3, #1
 8004460:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    ST7565_Print(xf, lin5, st, lfnt, 1, PIX_ON);
 8004464:	f9b7 0132 	ldrsh.w	r0, [r7, #306]	; 0x132
 8004468:	f9b7 10fa 	ldrsh.w	r1, [r7, #250]	; 0xfa
 800446c:	4b70      	ldr	r3, [pc, #448]	; (8004630 <StartTask+0x6bc>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004474:	2401      	movs	r4, #1
 8004476:	9401      	str	r4, [sp, #4]
 8004478:	2401      	movs	r4, #1
 800447a:	9400      	str	r4, [sp, #0]
 800447c:	f7fd fa8a 	bl	8001994 <ST7565_Print>

    int ia = sprintf(sta, "%s", nameStation(Freq));
 8004480:	4b69      	ldr	r3, [pc, #420]	; (8004628 <StartTask+0x6b4>)
 8004482:	edd3 7a00 	vldr	s15, [r3]
 8004486:	eeb0 0a67 	vmov.f32	s0, s15
 800448a:	f7fe fb01 	bl	8002a90 <nameStation>
 800448e:	4602      	mov	r2, r0
 8004490:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004494:	4967      	ldr	r1, [pc, #412]	; (8004634 <StartTask+0x6c0>)
 8004496:	4618      	mov	r0, r3
 8004498:	f00f ffea 	bl	8014470 <siprintf>
 800449c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
    int lia = ia;
 80044a0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80044a4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80044a8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80044ac:	601a      	str	r2, [r3, #0]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * ia)) >> 1) & 0x7f;
 80044ae:	4b60      	ldr	r3, [pc, #384]	; (8004630 <StartTask+0x6bc>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	461a      	mov	r2, r3
 80044b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80044ba:	fb02 f303 	mul.w	r3, r2, r3
 80044be:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80044c2:	105b      	asrs	r3, r3, #1
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044ca:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80044ce:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <StartTask+0x56a>
 80044d6:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 80044da:	2b7d      	cmp	r3, #125	; 0x7d
 80044dc:	d902      	bls.n	80044e4 <StartTask+0x570>
 80044de:	2301      	movs	r3, #1
 80044e0:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
    ST7565_Print(xf, lin6, sta, lfnt, 1, PIX_ON);
 80044e4:	f9b7 0132 	ldrsh.w	r0, [r7, #306]	; 0x132
 80044e8:	f9b7 10f8 	ldrsh.w	r1, [r7, #248]	; 0xf8
 80044ec:	4b50      	ldr	r3, [pc, #320]	; (8004630 <StartTask+0x6bc>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80044f4:	2401      	movs	r4, #1
 80044f6:	9401      	str	r4, [sp, #4]
 80044f8:	2401      	movs	r4, #1
 80044fa:	9400      	str	r4, [sp, #0]
 80044fc:	f7fd fa4a 	bl	8001994 <ST7565_Print>

    Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%s Vol:%u BassEn:%u\r\n",
 8004500:	4b4d      	ldr	r3, [pc, #308]	; (8004638 <StartTask+0x6c4>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	461e      	mov	r6, r3
 8004506:	4b4d      	ldr	r3, [pc, #308]	; (800463c <StartTask+0x6c8>)
 8004508:	881b      	ldrh	r3, [r3, #0]
 800450a:	4698      	mov	r8, r3
 800450c:	4b46      	ldr	r3, [pc, #280]	; (8004628 <StartTask+0x6b4>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fc f829 	bl	8000568 <__aeabi_f2d>
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4942      	ldr	r1, [pc, #264]	; (8004624 <StartTask+0x6b0>)
 800451c:	8809      	ldrh	r1, [r1, #0]
 800451e:	460c      	mov	r4, r1
 8004520:	4947      	ldr	r1, [pc, #284]	; (8004640 <StartTask+0x6cc>)
 8004522:	7809      	ldrb	r1, [r1, #0]
 8004524:	4608      	mov	r0, r1
 8004526:	4947      	ldr	r1, [pc, #284]	; (8004644 <StartTask+0x6d0>)
 8004528:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800452c:	4846      	ldr	r0, [pc, #280]	; (8004648 <StartTask+0x6d4>)
 800452e:	7800      	ldrb	r0, [r0, #0]
 8004530:	4605      	mov	r5, r0
 8004532:	4846      	ldr	r0, [pc, #280]	; (800464c <StartTask+0x6d8>)
 8004534:	7800      	ldrb	r0, [r0, #0]
 8004536:	9006      	str	r0, [sp, #24]
 8004538:	9505      	str	r5, [sp, #20]
 800453a:	9104      	str	r1, [sp, #16]
 800453c:	9403      	str	r4, [sp, #12]
 800453e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8004542:	9102      	str	r1, [sp, #8]
 8004544:	e9cd 2300 	strd	r2, r3, [sp]
 8004548:	4643      	mov	r3, r8
 800454a:	4632      	mov	r2, r6
 800454c:	4940      	ldr	r1, [pc, #256]	; (8004650 <StartTask+0x6dc>)
 800454e:	2001      	movs	r0, #1
 8004550:	f7fe fdaa 	bl	80030a8 <Report>
    			rdaID, Chan, Freq, sta, RSSI, allBands[Band], Volume, BassBoost);

    ST7565_DrawRectangle(0, lfnt->FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (lfnt->FontHeight << 1) - 2, PIX_ON);
 8004554:	4b36      	ldr	r3, [pc, #216]	; (8004630 <StartTask+0x6bc>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	785b      	ldrb	r3, [r3, #1]
 800455a:	b219      	sxth	r1, r3
 800455c:	4b34      	ldr	r3, [pc, #208]	; (8004630 <StartTask+0x6bc>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	785b      	ldrb	r3, [r3, #1]
 8004562:	b29b      	uxth	r3, r3
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	b29b      	uxth	r3, r3
 8004568:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 800456c:	b29b      	uxth	r3, r3
 800456e:	b21b      	sxth	r3, r3
 8004570:	2201      	movs	r2, #1
 8004572:	9200      	str	r2, [sp, #0]
 8004574:	227f      	movs	r2, #127	; 0x7f
 8004576:	2000      	movs	r0, #0
 8004578:	f7fd fbe3 	bl	8001d42 <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_ON);
 800457c:	4b2c      	ldr	r3, [pc, #176]	; (8004630 <StartTask+0x6bc>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	785b      	ldrb	r3, [r3, #1]
 8004582:	b21b      	sxth	r3, r3
 8004584:	2201      	movs	r2, #1
 8004586:	9200      	str	r2, [sp, #0]
 8004588:	227f      	movs	r2, #127	; 0x7f
 800458a:	2100      	movs	r1, #0
 800458c:	2000      	movs	r0, #0
 800458e:	f7fd fc5a 	bl	8001e46 <ST7565_DrawFilledRectangle>
    ST7565_Update();
 8004592:	f7fd f84f 	bl	8001634 <ST7565_Update>

    startSec = true;
 8004596:	4b2f      	ldr	r3, [pc, #188]	; (8004654 <StartTask+0x6e0>)
 8004598:	2201      	movs	r2, #1
 800459a:	701a      	strb	r2, [r3, #0]

#endif


#ifdef SET_IRED
    waitBit = false;
 800459c:	4b2e      	ldr	r3, [pc, #184]	; (8004658 <StartTask+0x6e4>)
 800459e:	2200      	movs	r2, #0
 80045a0:	701a      	strb	r2, [r3, #0]
#endif

#ifdef SET_RDS
    blocks_t *blk = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    const uint64_t rdsWait = _30ms;
 80045a8:	f04f 0203 	mov.w	r2, #3
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
    bool rdsFlag = false;
 80045b4:	2300      	movs	r3, #0
 80045b6:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131
    uint64_t rdsTime = 0;
 80045ba:	f04f 0200 	mov.w	r2, #0
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
    //rds_init();
    //
    evts.evt = evt_Rds;
 80045c6:	2316      	movs	r3, #22
 80045c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 20) != osOK) devError |= devEVT;
 80045cc:	4b23      	ldr	r3, [pc, #140]	; (800465c <StartTask+0x6e8>)
 80045ce:	6818      	ldr	r0, [r3, #0]
 80045d0:	4b23      	ldr	r3, [pc, #140]	; (8004660 <StartTask+0x6ec>)
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 80045d8:	2314      	movs	r3, #20
 80045da:	f00b fda3 	bl	8010124 <osMessageQueuePut>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d006      	beq.n	80045f2 <StartTask+0x67e>
 80045e4:	4b1f      	ldr	r3, [pc, #124]	; (8004664 <StartTask+0x6f0>)
 80045e6:	881b      	ldrh	r3, [r3, #0]
 80045e8:	f043 0310 	orr.w	r3, r3, #16
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	4b1d      	ldr	r3, [pc, #116]	; (8004664 <StartTask+0x6f0>)
 80045f0:	801a      	strh	r2, [r3, #0]
#endif

	evts.evt = evt_Freq;
 80045f2:	230c      	movs	r3, #12
 80045f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 20) != osOK) devError |= devEVT;
 80045f8:	4b18      	ldr	r3, [pc, #96]	; (800465c <StartTask+0x6e8>)
 80045fa:	6818      	ldr	r0, [r3, #0]
 80045fc:	4b18      	ldr	r3, [pc, #96]	; (8004660 <StartTask+0x6ec>)
 80045fe:	781a      	ldrb	r2, [r3, #0]
 8004600:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004604:	2314      	movs	r3, #20
 8004606:	f00b fd8d 	bl	8010124 <osMessageQueuePut>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	f001 8363 	beq.w	8005cd8 <StartTask+0x1d64>
 8004612:	4b14      	ldr	r3, [pc, #80]	; (8004664 <StartTask+0x6f0>)
 8004614:	881b      	ldrh	r3, [r3, #0]
 8004616:	f043 0310 	orr.w	r3, r3, #16
 800461a:	b29a      	uxth	r2, r3
 800461c:	4b11      	ldr	r3, [pc, #68]	; (8004664 <StartTask+0x6f0>)
 800461e:	801a      	strh	r2, [r3, #0]


    while (!restart) {
 8004620:	f001 bb5a 	b.w	8005cd8 <StartTask+0x1d64>
 8004624:	20002fd6 	.word	0x20002fd6
 8004628:	2000010c 	.word	0x2000010c
 800462c:	0801841c 	.word	0x0801841c
 8004630:	20002fc8 	.word	0x20002fc8
 8004634:	08018204 	.word	0x08018204
 8004638:	20002fd8 	.word	0x20002fd8
 800463c:	20002fd4 	.word	0x20002fd4
 8004640:	20000114 	.word	0x20000114
 8004644:	20000120 	.word	0x20000120
 8004648:	20000117 	.word	0x20000117
 800464c:	20002fda 	.word	0x20002fda
 8004650:	08018430 	.word	0x08018430
 8004654:	20002fc4 	.word	0x20002fc4
 8004658:	20000008 	.word	0x20000008
 800465c:	20000ef4 	.word	0x20000ef4
 8004660:	200033c0 	.word	0x200033c0
 8004664:	20001b88 	.word	0x20001b88

		evts.evt = evt_None;
 8004668:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800466c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		if (osMessageQueueGet(evtQueHandle, &evts, NULL, 1) == osOK) {
 8004670:	4bc4      	ldr	r3, [pc, #784]	; (8004984 <StartTask+0xa10>)
 8004672:	6818      	ldr	r0, [r3, #0]
 8004674:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004678:	2301      	movs	r3, #1
 800467a:	2200      	movs	r2, #0
 800467c:	f00b fdb2 	bl	80101e4 <osMessageQueueGet>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	f040 875d 	bne.w	8005542 <StartTask+0x15ce>
			evt = evts.evt;
 8004688:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800468c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    		cntEvt = getQueCount(evtQueHandle);
 8004690:	4bbc      	ldr	r3, [pc, #752]	; (8004984 <StartTask+0xa10>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fe f9ef 	bl	8002a78 <getQueCount>
 800469a:	4603      	mov	r3, r0
 800469c:	b2da      	uxtb	r2, r3
 800469e:	4bba      	ldr	r3, [pc, #744]	; (8004988 <StartTask+0xa14>)
 80046a0:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 80046a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d046      	beq.n	8004738 <StartTask+0x7c4>
    			//Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
	#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 80046aa:	4bb8      	ldr	r3, [pc, #736]	; (800498c <StartTask+0xa18>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	785b      	ldrb	r3, [r3, #1]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	b219      	sxth	r1, r3
 80046ba:	4bb4      	ldr	r3, [pc, #720]	; (800498c <StartTask+0xa18>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	785b      	ldrb	r3, [r3, #1]
 80046c0:	b21b      	sxth	r3, r3
 80046c2:	2200      	movs	r2, #0
 80046c4:	9200      	str	r2, [sp, #0]
 80046c6:	227f      	movs	r2, #127	; 0x7f
 80046c8:	2000      	movs	r0, #0
 80046ca:	f7fd fbbc 	bl	8001e46 <ST7565_DrawFilledRectangle>
    			int dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 80046ce:	4bae      	ldr	r3, [pc, #696]	; (8004988 <StartTask+0xa14>)
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	4619      	mov	r1, r3
 80046d6:	4aae      	ldr	r2, [pc, #696]	; (8004990 <StartTask+0xa1c>)
 80046d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e0:	460a      	mov	r2, r1
 80046e2:	49ac      	ldr	r1, [pc, #688]	; (8004994 <StartTask+0xa20>)
 80046e4:	48ac      	ldr	r0, [pc, #688]	; (8004998 <StartTask+0xa24>)
 80046e6:	f00f fec3 	bl	8014470 <siprintf>
 80046ea:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    			int x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 80046ee:	4ba7      	ldr	r3, [pc, #668]	; (800498c <StartTask+0xa18>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046fa:	fb02 f303 	mul.w	r3, r2, r3
 80046fe:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004702:	105b      	asrs	r3, r3, #1
 8004704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004708:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    			ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 800470c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004710:	b218      	sxth	r0, r3
 8004712:	4b9e      	ldr	r3, [pc, #632]	; (800498c <StartTask+0xa18>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	785b      	ldrb	r3, [r3, #1]
 8004718:	b29b      	uxth	r3, r3
 800471a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800471e:	b29b      	uxth	r3, r3
 8004720:	b219      	sxth	r1, r3
 8004722:	4b9a      	ldr	r3, [pc, #616]	; (800498c <StartTask+0xa18>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2201      	movs	r2, #1
 8004728:	9201      	str	r2, [sp, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	9200      	str	r2, [sp, #0]
 800472e:	4a9a      	ldr	r2, [pc, #616]	; (8004998 <StartTask+0xa24>)
 8004730:	f7fd f930 	bl	8001994 <ST7565_Print>
    			ST7565_Update();
 8004734:	f7fc ff7e 	bl	8001634 <ST7565_Update>
	#endif
    		}
    		switch (evt) {
 8004738:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800473c:	2b1a      	cmp	r3, #26
 800473e:	f200 86f0 	bhi.w	8005522 <StartTask+0x15ae>
 8004742:	a201      	add	r2, pc, #4	; (adr r2, 8004748 <StartTask+0x7d4>)
 8004744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004748:	080051c5 	.word	0x080051c5
 800474c:	08005275 	.word	0x08005275
 8004750:	0800528d 	.word	0x0800528d
 8004754:	080052ad 	.word	0x080052ad
 8004758:	080052bf 	.word	0x080052bf
 800475c:	08005463 	.word	0x08005463
 8004760:	080052bf 	.word	0x080052bf
 8004764:	080053e1 	.word	0x080053e1
 8004768:	08004f01 	.word	0x08004f01
 800476c:	08004e9b 	.word	0x08004e9b
 8004770:	080051ad 	.word	0x080051ad
 8004774:	08004e7b 	.word	0x08004e7b
 8004778:	08004d11 	.word	0x08004d11
 800477c:	08004baf 	.word	0x08004baf
 8004780:	08004c2b 	.word	0x08004c2b
 8004784:	08004b33 	.word	0x08004b33
 8004788:	08004a69 	.word	0x08004a69
 800478c:	080048dd 	.word	0x080048dd
 8004790:	08004a61 	.word	0x08004a61
 8004794:	080048bf 	.word	0x080048bf
 8004798:	0800486d 	.word	0x0800486d
 800479c:	0800484f 	.word	0x0800484f
 80047a0:	080047f1 	.word	0x080047f1
 80047a4:	08005165 	.word	0x08005165
 80047a8:	0800517d 	.word	0x0800517d
 80047ac:	08005195 	.word	0x08005195
 80047b0:	080047b5 	.word	0x080047b5
#ifdef SET_IRED
    			case evt_iRed:
    				if (ired_show) {
 80047b4:	4b79      	ldr	r3, [pc, #484]	; (800499c <StartTask+0xa28>)
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00c      	beq.n	80047d6 <StartTask+0x862>
    					ired_show = false;
 80047bc:	4b77      	ldr	r3, [pc, #476]	; (800499c <StartTask+0xa28>)
 80047be:	2200      	movs	r2, #0
 80047c0:	701a      	strb	r2, [r3, #0]
    					Report(1, "[que:%u] iRed Show code is hide\r\n", cntEvt);
 80047c2:	4b71      	ldr	r3, [pc, #452]	; (8004988 <StartTask+0xa14>)
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	461a      	mov	r2, r3
 80047ca:	4975      	ldr	r1, [pc, #468]	; (80049a0 <StartTask+0xa2c>)
 80047cc:	2001      	movs	r0, #1
 80047ce:	f7fe fc6b 	bl	80030a8 <Report>
    				} else {
    					ired_show = true;
    					Report(1, "[que:%u] iRed Show code is show\r\n", cntEvt);
    				}
    			break;
 80047d2:	f000 bea6 	b.w	8005522 <StartTask+0x15ae>
    					ired_show = true;
 80047d6:	4b71      	ldr	r3, [pc, #452]	; (800499c <StartTask+0xa28>)
 80047d8:	2201      	movs	r2, #1
 80047da:	701a      	strb	r2, [r3, #0]
    					Report(1, "[que:%u] iRed Show code is show\r\n", cntEvt);
 80047dc:	4b6a      	ldr	r3, [pc, #424]	; (8004988 <StartTask+0xa14>)
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	461a      	mov	r2, r3
 80047e4:	496f      	ldr	r1, [pc, #444]	; (80049a4 <StartTask+0xa30>)
 80047e6:	2001      	movs	r0, #1
 80047e8:	f7fe fc5e 	bl	80030a8 <Report>
    			break;
 80047ec:	f000 be99 	b.w	8005522 <StartTask+0x15ae>
#endif
#ifdef SET_RDS
    			case evt_Rds:
    				rds_init();
 80047f0:	f7fe fd9e 	bl	8003330 <rds_init>
    				if (!rdsFlag) {
 80047f4:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 80047f8:	f083 0301 	eor.w	r3, r3, #1
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d012      	beq.n	8004828 <StartTask+0x8b4>
    					Report(1, "[que:%u] RDS monitoring start\r\n", cntEvt);
 8004802:	4b61      	ldr	r3, [pc, #388]	; (8004988 <StartTask+0xa14>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	461a      	mov	r2, r3
 800480a:	4967      	ldr	r1, [pc, #412]	; (80049a8 <StartTask+0xa34>)
 800480c:	2001      	movs	r0, #1
 800480e:	f7fe fc4b 	bl	80030a8 <Report>
    					rdsFlag = true;
 8004812:	2301      	movs	r3, #1
 8004814:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131
    					rdsTime = get_mstmr(rdsWait);
 8004818:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800481c:	f7fe fb22 	bl	8002e64 <get_mstmr>
 8004820:	e9c7 014a 	strd	r0, r1, [r7, #296]	; 0x128
    				} else {
    					Report(1, "[que:%u] RDS monitoring stop\r\n", cntEvt);
    					rdsFlag = false;
    					rdsTime = 0;
    				}
    			break;
 8004824:	f000 be7d 	b.w	8005522 <StartTask+0x15ae>
    					Report(1, "[que:%u] RDS monitoring stop\r\n", cntEvt);
 8004828:	4b57      	ldr	r3, [pc, #348]	; (8004988 <StartTask+0xa14>)
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	b2db      	uxtb	r3, r3
 800482e:	461a      	mov	r2, r3
 8004830:	495e      	ldr	r1, [pc, #376]	; (80049ac <StartTask+0xa38>)
 8004832:	2001      	movs	r0, #1
 8004834:	f7fe fc38 	bl	80030a8 <Report>
    					rdsFlag = false;
 8004838:	2300      	movs	r3, #0
 800483a:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131
    					rdsTime = 0;
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
    			break;
 800484a:	f000 be6a 	b.w	8005522 <StartTask+0x15ae>
#endif
    			case evt_SleepCont:
    				sleep_mode = true;
 800484e:	4b58      	ldr	r3, [pc, #352]	; (80049b0 <StartTask+0xa3c>)
 8004850:	2201      	movs	r2, #1
 8004852:	701a      	strb	r2, [r3, #0]
    				//
    				HAL_SuspendTick();
 8004854:	f002 fc1e 	bl	8007094 <HAL_SuspendTick>
    				HAL_PWR_EnableSleepOnExit();
 8004858:	f005 fdf4 	bl	800a444 <HAL_PWR_EnableSleepOnExit>
    				HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800485c:	2101      	movs	r1, #1
 800485e:	2000      	movs	r0, #0
 8004860:	f005 fdbc 	bl	800a3dc <HAL_PWR_EnterSLEEPMode>
    				HAL_ResumeTick();
 8004864:	f002 fc28 	bl	80070b8 <HAL_ResumeTick>
    			break;
 8004868:	f000 be5b 	b.w	8005522 <StartTask+0x15ae>
    			case evt_Sleep:
    				Report(1, "Going into SLEEP MODE...\r\n");// in 1 second\r\n");
 800486c:	4951      	ldr	r1, [pc, #324]	; (80049b4 <StartTask+0xa40>)
 800486e:	2001      	movs	r0, #1
 8004870:	f7fe fc1a 	bl	80030a8 <Report>
	#ifdef SET_BLE
    				bleWrite("AT+SLEEP1\r\n", 1);
	#endif
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 8004874:	20ae      	movs	r0, #174	; 0xae
 8004876:	f7fc fe5f 	bl	8001538 <ST7565_CMD_DISPLAY>
	#endif
    				HAL_Delay(250);
 800487a:	20fa      	movs	r0, #250	; 0xfa
 800487c:	f003 fb9e 	bl	8007fbc <HAL_Delay>
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8004880:	2200      	movs	r2, #0
 8004882:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004886:	484c      	ldr	r0, [pc, #304]	; (80049b8 <StartTask+0xa44>)
 8004888:	f004 f8e4 	bl	8008a54 <HAL_GPIO_WritePin>
    				evts.evt = evt_SleepCont;
 800488c:	2315      	movs	r3, #21
 800488e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    				if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 8004892:	4b3c      	ldr	r3, [pc, #240]	; (8004984 <StartTask+0xa10>)
 8004894:	6818      	ldr	r0, [r3, #0]
 8004896:	4b49      	ldr	r3, [pc, #292]	; (80049bc <StartTask+0xa48>)
 8004898:	781a      	ldrb	r2, [r3, #0]
 800489a:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 800489e:	230a      	movs	r3, #10
 80048a0:	f00b fc40 	bl	8010124 <osMessageQueuePut>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 85fa 	beq.w	80054a0 <StartTask+0x152c>
 80048ac:	4b44      	ldr	r3, [pc, #272]	; (80049c0 <StartTask+0xa4c>)
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	f043 0310 	orr.w	r3, r3, #16
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	4b42      	ldr	r3, [pc, #264]	; (80049c0 <StartTask+0xa4c>)
 80048b8:	801a      	strh	r2, [r3, #0]
    			break;
 80048ba:	f000 bdf1 	b.w	80054a0 <StartTask+0x152c>
    			case evt_ExitSleep:
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80048be:	2201      	movs	r2, #1
 80048c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048c4:	483c      	ldr	r0, [pc, #240]	; (80049b8 <StartTask+0xa44>)
 80048c6:	f004 f8c5 	bl	8008a54 <HAL_GPIO_WritePin>
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 80048ca:	20af      	movs	r0, #175	; 0xaf
 80048cc:	f7fc fe34 	bl	8001538 <ST7565_CMD_DISPLAY>
	#endif
	#ifdef SET_BLE
    				bleWakeUp();
	#endif
    				Report(1, "Exit from SLEEP MODE\r\n");
 80048d0:	493c      	ldr	r1, [pc, #240]	; (80049c4 <StartTask+0xa50>)
 80048d2:	2001      	movs	r0, #1
 80048d4:	f7fe fbe8 	bl	80030a8 <Report>
    			break;
 80048d8:	f000 be23 	b.w	8005522 <StartTask+0x15ae>
    			case evt_WakeUp:
    				bleWakeUp();
    			break;
	#endif
    			case evt_Band:
    				Band = newBand;
 80048dc:	4b3a      	ldr	r3, [pc, #232]	; (80049c8 <StartTask+0xa54>)
 80048de:	781a      	ldrb	r2, [r3, #0]
 80048e0:	4b3a      	ldr	r3, [pc, #232]	; (80049cc <StartTask+0xa58>)
 80048e2:	701a      	strb	r2, [r3, #0]
    				if (!rda5807_Set_Band(Band)) {
 80048e4:	4b39      	ldr	r3, [pc, #228]	; (80049cc <StartTask+0xa58>)
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f001 ff35 	bl	8006758 <rda5807_Set_Band>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f040 85d7 	bne.w	80054a4 <StartTask+0x1530>
    					sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 80048f6:	4b35      	ldr	r3, [pc, #212]	; (80049cc <StartTask+0xa58>)
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
 80048fc:	4b34      	ldr	r3, [pc, #208]	; (80049d0 <StartTask+0xa5c>)
 80048fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004902:	f107 031c 	add.w	r3, r7, #28
 8004906:	4933      	ldr	r1, [pc, #204]	; (80049d4 <StartTask+0xa60>)
 8004908:	4618      	mov	r0, r3
 800490a:	f00f fdb1 	bl	8014470 <siprintf>
    					showLine(stb, lin3, &lit, true);
 800490e:	f107 0218 	add.w	r2, r7, #24
 8004912:	f8b7 10fe 	ldrh.w	r1, [r7, #254]	; 0xfe
 8004916:	f107 001c 	add.w	r0, r7, #28
 800491a:	2301      	movs	r3, #1
 800491c:	f7fe f9e2 	bl	8002ce4 <showLine>
    					Report(1, "[que:%u] set new band=%u '%s'\r\n", cntEvt, Band, allBands[Band]);
 8004920:	4b19      	ldr	r3, [pc, #100]	; (8004988 <StartTask+0xa14>)
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	4619      	mov	r1, r3
 8004928:	4b28      	ldr	r3, [pc, #160]	; (80049cc <StartTask+0xa58>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	4b27      	ldr	r3, [pc, #156]	; (80049cc <StartTask+0xa58>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	4b26      	ldr	r3, [pc, #152]	; (80049d0 <StartTask+0xa5c>)
 8004936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	4603      	mov	r3, r0
 800493e:	460a      	mov	r2, r1
 8004940:	4925      	ldr	r1, [pc, #148]	; (80049d8 <StartTask+0xa64>)
 8004942:	2001      	movs	r0, #1
 8004944:	f7fe fbb0 	bl	80030a8 <Report>
    					if (next_evt == evt) {
 8004948:	4b24      	ldr	r3, [pc, #144]	; (80049dc <StartTask+0xa68>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8004950:	429a      	cmp	r2, r3
 8004952:	d168      	bne.n	8004a26 <StartTask+0xab2>
    						if ((Freq < lBand) || (Freq > rBand)) {
 8004954:	4b22      	ldr	r3, [pc, #136]	; (80049e0 <StartTask+0xa6c>)
 8004956:	ed93 7a00 	vldr	s14, [r3]
 800495a:	4b22      	ldr	r3, [pc, #136]	; (80049e4 <StartTask+0xa70>)
 800495c:	edd3 7a00 	vldr	s15, [r3]
 8004960:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004968:	d440      	bmi.n	80049ec <StartTask+0xa78>
 800496a:	4b1d      	ldr	r3, [pc, #116]	; (80049e0 <StartTask+0xa6c>)
 800496c:	ed93 7a00 	vldr	s14, [r3]
 8004970:	4b1d      	ldr	r3, [pc, #116]	; (80049e8 <StartTask+0xa74>)
 8004972:	edd3 7a00 	vldr	s15, [r3]
 8004976:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800497a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497e:	dc35      	bgt.n	80049ec <StartTask+0xa78>
    						next_evt = evt;
    						evts.evt = evt_Freq;
    						if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
    					}
    				}
    			break;
 8004980:	f000 bd90 	b.w	80054a4 <StartTask+0x1530>
 8004984:	20000ef4 	.word	0x20000ef4
 8004988:	20001f9f 	.word	0x20001f9f
 800498c:	20002fc8 	.word	0x20002fc8
 8004990:	2000008c 	.word	0x2000008c
 8004994:	08018474 	.word	0x08018474
 8004998:	20001308 	.word	0x20001308
 800499c:	20000134 	.word	0x20000134
 80049a0:	08018484 	.word	0x08018484
 80049a4:	080184a8 	.word	0x080184a8
 80049a8:	080184cc 	.word	0x080184cc
 80049ac:	080184ec 	.word	0x080184ec
 80049b0:	20003396 	.word	0x20003396
 80049b4:	0801850c 	.word	0x0801850c
 80049b8:	48000800 	.word	0x48000800
 80049bc:	200033c0 	.word	0x200033c0
 80049c0:	20001b88 	.word	0x20001b88
 80049c4:	08018528 	.word	0x08018528
 80049c8:	20000115 	.word	0x20000115
 80049cc:	20000114 	.word	0x20000114
 80049d0:	20000120 	.word	0x20000120
 80049d4:	080183ec 	.word	0x080183ec
 80049d8:	08018540 	.word	0x08018540
 80049dc:	200000f8 	.word	0x200000f8
 80049e0:	2000010c 	.word	0x2000010c
 80049e4:	20002fcc 	.word	0x20002fcc
 80049e8:	20002fd0 	.word	0x20002fd0
    							newFreq = lBand;
 80049ec:	4b9f      	ldr	r3, [pc, #636]	; (8004c6c <StartTask+0xcf8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a9f      	ldr	r2, [pc, #636]	; (8004c70 <StartTask+0xcfc>)
 80049f2:	6013      	str	r3, [r2, #0]
    							evts.evt = evt_Freq;
 80049f4:	230c      	movs	r3, #12
 80049f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    							if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 80049fa:	4b9e      	ldr	r3, [pc, #632]	; (8004c74 <StartTask+0xd00>)
 80049fc:	6818      	ldr	r0, [r3, #0]
 80049fe:	4b9e      	ldr	r3, [pc, #632]	; (8004c78 <StartTask+0xd04>)
 8004a00:	781a      	ldrb	r2, [r3, #0]
 8004a02:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004a06:	230a      	movs	r3, #10
 8004a08:	f00b fb8c 	bl	8010124 <osMessageQueuePut>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 8548 	beq.w	80054a4 <StartTask+0x1530>
 8004a14:	4b99      	ldr	r3, [pc, #612]	; (8004c7c <StartTask+0xd08>)
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	f043 0310 	orr.w	r3, r3, #16
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	4b97      	ldr	r3, [pc, #604]	; (8004c7c <StartTask+0xd08>)
 8004a20:	801a      	strh	r2, [r3, #0]
    			break;
 8004a22:	f000 bd3f 	b.w	80054a4 <StartTask+0x1530>
    						next_evt = evt;
 8004a26:	4a96      	ldr	r2, [pc, #600]	; (8004c80 <StartTask+0xd0c>)
 8004a28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a2c:	6013      	str	r3, [r2, #0]
    						evts.evt = evt_Freq;
 8004a2e:	230c      	movs	r3, #12
 8004a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    						if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 8004a34:	4b8f      	ldr	r3, [pc, #572]	; (8004c74 <StartTask+0xd00>)
 8004a36:	6818      	ldr	r0, [r3, #0]
 8004a38:	4b8f      	ldr	r3, [pc, #572]	; (8004c78 <StartTask+0xd04>)
 8004a3a:	781a      	ldrb	r2, [r3, #0]
 8004a3c:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004a40:	230a      	movs	r3, #10
 8004a42:	f00b fb6f 	bl	8010124 <osMessageQueuePut>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 852b 	beq.w	80054a4 <StartTask+0x1530>
 8004a4e:	4b8b      	ldr	r3, [pc, #556]	; (8004c7c <StartTask+0xd08>)
 8004a50:	881b      	ldrh	r3, [r3, #0]
 8004a52:	f043 0310 	orr.w	r3, r3, #16
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	4b88      	ldr	r3, [pc, #544]	; (8004c7c <StartTask+0xd08>)
 8004a5a:	801a      	strh	r2, [r3, #0]
    			break;
 8004a5c:	f000 bd22 	b.w	80054a4 <StartTask+0x1530>
    			case evt_Cfg:
    				showCfg();
 8004a60:	f7fd fa60 	bl	8001f24 <showCfg>
    			break;
 8004a64:	f000 bd5d 	b.w	8005522 <StartTask+0x15ae>
    			case evt_List:
    				next_evt = evt_Freq;
 8004a68:	4b85      	ldr	r3, [pc, #532]	; (8004c80 <StartTask+0xd0c>)
 8004a6a:	220c      	movs	r2, #12
 8004a6c:	601a      	str	r2, [r3, #0]
    				newFreq = getNextList(Freq, seek_up, &newBand);
 8004a6e:	4b85      	ldr	r3, [pc, #532]	; (8004c84 <StartTask+0xd10>)
 8004a70:	edd3 7a00 	vldr	s15, [r3]
 8004a74:	4b84      	ldr	r3, [pc, #528]	; (8004c88 <StartTask+0xd14>)
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	4984      	ldr	r1, [pc, #528]	; (8004c8c <StartTask+0xd18>)
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a82:	f7fe f84b 	bl	8002b1c <getNextList>
 8004a86:	eef0 7a40 	vmov.f32	s15, s0
 8004a8a:	4b79      	ldr	r3, [pc, #484]	; (8004c70 <StartTask+0xcfc>)
 8004a8c:	edc3 7a00 	vstr	s15, [r3]
					if (newBand == Band) {
 8004a90:	4b7e      	ldr	r3, [pc, #504]	; (8004c8c <StartTask+0xd18>)
 8004a92:	781a      	ldrb	r2, [r3, #0]
 8004a94:	4b7e      	ldr	r3, [pc, #504]	; (8004c90 <StartTask+0xd1c>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d118      	bne.n	8004ace <StartTask+0xb5a>
						Report(1, "Band = newBand = %u -> goto set newFreq to %.1f (up = %u)\r\n", newBand, newFreq, seek_up);
 8004a9c:	4b7b      	ldr	r3, [pc, #492]	; (8004c8c <StartTask+0xd18>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	461c      	mov	r4, r3
 8004aa2:	4b73      	ldr	r3, [pc, #460]	; (8004c70 <StartTask+0xcfc>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fb fd5e 	bl	8000568 <__aeabi_f2d>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4975      	ldr	r1, [pc, #468]	; (8004c88 <StartTask+0xd14>)
 8004ab2:	7809      	ldrb	r1, [r1, #0]
 8004ab4:	b2c9      	uxtb	r1, r1
 8004ab6:	9102      	str	r1, [sp, #8]
 8004ab8:	e9cd 2300 	strd	r2, r3, [sp]
 8004abc:	4622      	mov	r2, r4
 8004abe:	4975      	ldr	r1, [pc, #468]	; (8004c94 <StartTask+0xd20>)
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	f7fe faf1 	bl	80030a8 <Report>
						evts.evt = evt_Freq;
 8004ac6:	230c      	movs	r3, #12
 8004ac8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004acc:	e01b      	b.n	8004b06 <StartTask+0xb92>
					} else {
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
 8004ace:	4b70      	ldr	r3, [pc, #448]	; (8004c90 <StartTask+0xd1c>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	461c      	mov	r4, r3
 8004ad4:	4b6d      	ldr	r3, [pc, #436]	; (8004c8c <StartTask+0xd18>)
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	461d      	mov	r5, r3
 8004ada:	4b65      	ldr	r3, [pc, #404]	; (8004c70 <StartTask+0xcfc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fb fd42 	bl	8000568 <__aeabi_f2d>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4967      	ldr	r1, [pc, #412]	; (8004c88 <StartTask+0xd14>)
 8004aea:	7809      	ldrb	r1, [r1, #0]
 8004aec:	b2c9      	uxtb	r1, r1
 8004aee:	9102      	str	r1, [sp, #8]
 8004af0:	e9cd 2300 	strd	r2, r3, [sp]
 8004af4:	462b      	mov	r3, r5
 8004af6:	4622      	mov	r2, r4
 8004af8:	4967      	ldr	r1, [pc, #412]	; (8004c98 <StartTask+0xd24>)
 8004afa:	2001      	movs	r0, #1
 8004afc:	f7fe fad4 	bl	80030a8 <Report>
						evts.evt = evt_Band;
 8004b00:	2311      	movs	r3, #17
 8004b02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					}
					if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 8004b06:	4b5b      	ldr	r3, [pc, #364]	; (8004c74 <StartTask+0xd00>)
 8004b08:	6818      	ldr	r0, [r3, #0]
 8004b0a:	4b5b      	ldr	r3, [pc, #364]	; (8004c78 <StartTask+0xd04>)
 8004b0c:	781a      	ldrb	r2, [r3, #0]
 8004b0e:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8004b12:	230a      	movs	r3, #10
 8004b14:	f00b fb06 	bl	8010124 <osMessageQueuePut>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f000 84c4 	beq.w	80054a8 <StartTask+0x1534>
 8004b20:	4b56      	ldr	r3, [pc, #344]	; (8004c7c <StartTask+0xd08>)
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	f043 0310 	orr.w	r3, r3, #16
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	4b54      	ldr	r3, [pc, #336]	; (8004c7c <StartTask+0xd08>)
 8004b2c:	801a      	strh	r2, [r3, #0]
    			break;
 8004b2e:	f000 bcbb 	b.w	80054a8 <StartTask+0x1534>
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 8004b32:	4b5a      	ldr	r3, [pc, #360]	; (8004c9c <StartTask+0xd28>)
 8004b34:	781a      	ldrb	r2, [r3, #0]
 8004b36:	4b5a      	ldr	r3, [pc, #360]	; (8004ca0 <StartTask+0xd2c>)
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	f000 84b6 	beq.w	80054ac <StartTask+0x1538>
    					BassBoost = newBassBoost;
 8004b40:	4b56      	ldr	r3, [pc, #344]	; (8004c9c <StartTask+0xd28>)
 8004b42:	781a      	ldrb	r2, [r3, #0]
 8004b44:	4b56      	ldr	r3, [pc, #344]	; (8004ca0 <StartTask+0xd2c>)
 8004b46:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 8004b48:	4b55      	ldr	r3, [pc, #340]	; (8004ca0 <StartTask+0xd2c>)
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f001 fcc3 	bl	80064d8 <rda5807_SetBassBoost>
    					//
    					if (noMute)
 8004b52:	4b54      	ldr	r3, [pc, #336]	; (8004ca4 <StartTask+0xd30>)
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00a      	beq.n	8004b70 <StartTask+0xbfc>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8004b5a:	4b51      	ldr	r3, [pc, #324]	; (8004ca0 <StartTask+0xd2c>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	4b51      	ldr	r3, [pc, #324]	; (8004ca8 <StartTask+0xd34>)
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004b68:	4950      	ldr	r1, [pc, #320]	; (8004cac <StartTask+0xd38>)
 8004b6a:	f00f fc81 	bl	8014470 <siprintf>
 8004b6e:	e009      	b.n	8004b84 <StartTask+0xc10>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004b70:	4b4b      	ldr	r3, [pc, #300]	; (8004ca0 <StartTask+0xd2c>)
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	4b4c      	ldr	r3, [pc, #304]	; (8004ca8 <StartTask+0xd34>)
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004b7e:	494c      	ldr	r1, [pc, #304]	; (8004cb0 <StartTask+0xd3c>)
 8004b80:	f00f fc76 	bl	8014470 <siprintf>
    					showLine(st, lin4, &lim, true);
 8004b84:	f107 0214 	add.w	r2, r7, #20
 8004b88:	f8b7 10fc 	ldrh.w	r1, [r7, #252]	; 0xfc
 8004b8c:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004b90:	2301      	movs	r3, #1
 8004b92:	f7fe f8a7 	bl	8002ce4 <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 8004b96:	4b47      	ldr	r3, [pc, #284]	; (8004cb4 <StartTask+0xd40>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b40      	ldr	r3, [pc, #256]	; (8004ca0 <StartTask+0xd2c>)
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	4945      	ldr	r1, [pc, #276]	; (8004cb8 <StartTask+0xd44>)
 8004ba4:	2001      	movs	r0, #1
 8004ba6:	f7fe fa7f 	bl	80030a8 <Report>
    				}
    			break;
 8004baa:	f000 bc7f 	b.w	80054ac <StartTask+0x1538>
    			case evt_Vol:
    				if (newVolume != Volume) {
 8004bae:	4b43      	ldr	r3, [pc, #268]	; (8004cbc <StartTask+0xd48>)
 8004bb0:	781a      	ldrb	r2, [r3, #0]
 8004bb2:	4b3d      	ldr	r3, [pc, #244]	; (8004ca8 <StartTask+0xd34>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	f000 847a 	beq.w	80054b0 <StartTask+0x153c>
    					Volume = newVolume;
 8004bbc:	4b3f      	ldr	r3, [pc, #252]	; (8004cbc <StartTask+0xd48>)
 8004bbe:	781a      	ldrb	r2, [r3, #0]
 8004bc0:	4b39      	ldr	r3, [pc, #228]	; (8004ca8 <StartTask+0xd34>)
 8004bc2:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 8004bc4:	4b38      	ldr	r3, [pc, #224]	; (8004ca8 <StartTask+0xd34>)
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f001 fc3d 	bl	8006448 <rda5807_SetVolume>
    					//
    					if (noMute)
 8004bce:	4b35      	ldr	r3, [pc, #212]	; (8004ca4 <StartTask+0xd30>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <StartTask+0xc78>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8004bd6:	4b32      	ldr	r3, [pc, #200]	; (8004ca0 <StartTask+0xd2c>)
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	4b32      	ldr	r3, [pc, #200]	; (8004ca8 <StartTask+0xd34>)
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004be4:	4931      	ldr	r1, [pc, #196]	; (8004cac <StartTask+0xd38>)
 8004be6:	f00f fc43 	bl	8014470 <siprintf>
 8004bea:	e009      	b.n	8004c00 <StartTask+0xc8c>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004bec:	4b2c      	ldr	r3, [pc, #176]	; (8004ca0 <StartTask+0xd2c>)
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	4b2d      	ldr	r3, [pc, #180]	; (8004ca8 <StartTask+0xd34>)
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004bfa:	492d      	ldr	r1, [pc, #180]	; (8004cb0 <StartTask+0xd3c>)
 8004bfc:	f00f fc38 	bl	8014470 <siprintf>
    					showLine(st, lin4, &lim, true);
 8004c00:	f107 0214 	add.w	r2, r7, #20
 8004c04:	f8b7 10fc 	ldrh.w	r1, [r7, #252]	; 0xfc
 8004c08:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f7fe f869 	bl	8002ce4 <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 8004c12:	4b28      	ldr	r3, [pc, #160]	; (8004cb4 <StartTask+0xd40>)
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4b23      	ldr	r3, [pc, #140]	; (8004ca8 <StartTask+0xd34>)
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	4928      	ldr	r1, [pc, #160]	; (8004cc0 <StartTask+0xd4c>)
 8004c20:	2001      	movs	r0, #1
 8004c22:	f7fe fa41 	bl	80030a8 <Report>
    				}
    			break;
 8004c26:	f000 bc43 	b.w	80054b0 <StartTask+0x153c>
    			case evt_Mute:
    				noMute = (~noMute) & 1;
 8004c2a:	4b1e      	ldr	r3, [pc, #120]	; (8004ca4 <StartTask+0xd30>)
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bf0c      	ite	eq
 8004c36:	2301      	moveq	r3, #1
 8004c38:	2300      	movne	r3, #0
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4b19      	ldr	r3, [pc, #100]	; (8004ca4 <StartTask+0xd30>)
 8004c40:	701a      	strb	r2, [r3, #0]
    				rda5807_Set_Mute(noMute);
 8004c42:	4b18      	ldr	r3, [pc, #96]	; (8004ca4 <StartTask+0xd30>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f001 fdf2 	bl	8006830 <rda5807_Set_Mute>
    				//
    				if (noMute)
 8004c4c:	4b15      	ldr	r3, [pc, #84]	; (8004ca4 <StartTask+0xd30>)
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d037      	beq.n	8004cc4 <StartTask+0xd50>
    					sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8004c54:	4b12      	ldr	r3, [pc, #72]	; (8004ca0 <StartTask+0xd2c>)
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	4b13      	ldr	r3, [pc, #76]	; (8004ca8 <StartTask+0xd34>)
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004c62:	4912      	ldr	r1, [pc, #72]	; (8004cac <StartTask+0xd38>)
 8004c64:	f00f fc04 	bl	8014470 <siprintf>
 8004c68:	e036      	b.n	8004cd8 <StartTask+0xd64>
 8004c6a:	bf00      	nop
 8004c6c:	20002fcc 	.word	0x20002fcc
 8004c70:	20000110 	.word	0x20000110
 8004c74:	20000ef4 	.word	0x20000ef4
 8004c78:	200033c0 	.word	0x200033c0
 8004c7c:	20001b88 	.word	0x20001b88
 8004c80:	200000f8 	.word	0x200000f8
 8004c84:	2000010c 	.word	0x2000010c
 8004c88:	20000116 	.word	0x20000116
 8004c8c:	20000115 	.word	0x20000115
 8004c90:	20000114 	.word	0x20000114
 8004c94:	08018560 	.word	0x08018560
 8004c98:	0801859c 	.word	0x0801859c
 8004c9c:	20002fdb 	.word	0x20002fdb
 8004ca0:	20002fda 	.word	0x20002fda
 8004ca4:	20000119 	.word	0x20000119
 8004ca8:	20000117 	.word	0x20000117
 8004cac:	080183f8 	.word	0x080183f8
 8004cb0:	080185dc 	.word	0x080185dc
 8004cb4:	20001f9f 	.word	0x20001f9f
 8004cb8:	080185f0 	.word	0x080185f0
 8004cbc:	20000118 	.word	0x20000118
 8004cc0:	08018614 	.word	0x08018614
    				else
    					sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004cc4:	4b79      	ldr	r3, [pc, #484]	; (8004eac <StartTask+0xf38>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4b79      	ldr	r3, [pc, #484]	; (8004eb0 <StartTask+0xf3c>)
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004cd2:	4978      	ldr	r1, [pc, #480]	; (8004eb4 <StartTask+0xf40>)
 8004cd4:	f00f fbcc 	bl	8014470 <siprintf>
    				showLine(st, lin4, &lim, true);
 8004cd8:	f107 0214 	add.w	r2, r7, #20
 8004cdc:	f8b7 10fc 	ldrh.w	r1, [r7, #252]	; 0xfc
 8004ce0:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	f7fd fffd 	bl	8002ce4 <showLine>
    				Report(1, "[que:%u] set Mute to %u\r\n", cntEvt, (~noMute) & 1);
 8004cea:	4b73      	ldr	r3, [pc, #460]	; (8004eb8 <StartTask+0xf44>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b72      	ldr	r3, [pc, #456]	; (8004ebc <StartTask+0xf48>)
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	bf0c      	ite	eq
 8004cfe:	2301      	moveq	r3, #1
 8004d00:	2300      	movne	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	496e      	ldr	r1, [pc, #440]	; (8004ec0 <StartTask+0xf4c>)
 8004d06:	2001      	movs	r0, #1
 8004d08:	f7fe f9ce 	bl	80030a8 <Report>
    			break;
 8004d0c:	f000 bc09 	b.w	8005522 <StartTask+0x15ae>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8004d10:	4b6c      	ldr	r3, [pc, #432]	; (8004ec4 <StartTask+0xf50>)
 8004d12:	ed93 7a00 	vldr	s14, [r3]
 8004d16:	4b6c      	ldr	r3, [pc, #432]	; (8004ec8 <StartTask+0xf54>)
 8004d18:	edd3 7a00 	vldr	s15, [r3]
 8004d1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d24:	da00      	bge.n	8004d28 <StartTask+0xdb4>
    							rdsTime = get_mstmr(rdsWait);
    						}
#endif
    					}
    				}
				break;
 8004d26:	e3c5      	b.n	80054b4 <StartTask+0x1540>
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8004d28:	4b66      	ldr	r3, [pc, #408]	; (8004ec4 <StartTask+0xf50>)
 8004d2a:	ed93 7a00 	vldr	s14, [r3]
 8004d2e:	4b67      	ldr	r3, [pc, #412]	; (8004ecc <StartTask+0xf58>)
 8004d30:	edd3 7a00 	vldr	s15, [r3]
 8004d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3c:	d900      	bls.n	8004d40 <StartTask+0xdcc>
				break;
 8004d3e:	e3b9      	b.n	80054b4 <StartTask+0x1540>
    					if (newFreq != Freq) {
 8004d40:	4b60      	ldr	r3, [pc, #384]	; (8004ec4 <StartTask+0xf50>)
 8004d42:	ed93 7a00 	vldr	s14, [r3]
 8004d46:	4b62      	ldr	r3, [pc, #392]	; (8004ed0 <StartTask+0xf5c>)
 8004d48:	edd3 7a00 	vldr	s15, [r3]
 8004d4c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d54:	f000 83ae 	beq.w	80054b4 <StartTask+0x1540>
    						Freq = newFreq;
 8004d58:	4b5a      	ldr	r3, [pc, #360]	; (8004ec4 <StartTask+0xf50>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a5c      	ldr	r2, [pc, #368]	; (8004ed0 <StartTask+0xf5c>)
 8004d5e:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8004d60:	4b5b      	ldr	r3, [pc, #364]	; (8004ed0 <StartTask+0xf5c>)
 8004d62:	edd3 7a00 	vldr	s15, [r3]
 8004d66:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d72:	ee17 3a90 	vmov	r3, s15
 8004d76:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
    						rda5807_SetFreq_In100Khz(fr);
 8004d7a:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f001 fbca 	bl	8006518 <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8004d84:	f001 fcbe 	bl	8006704 <rda5807_Get_StereoMonoFlag>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	4b51      	ldr	r3, [pc, #324]	; (8004ed4 <StartTask+0xf60>)
 8004d8e:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8004d90:	f001 fcd0 	bl	8006734 <rda5807_Get_Channel>
 8004d94:	4603      	mov	r3, r0
 8004d96:	461a      	mov	r2, r3
 8004d98:	4b4f      	ldr	r3, [pc, #316]	; (8004ed8 <StartTask+0xf64>)
 8004d9a:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 8004d9c:	4b4d      	ldr	r3, [pc, #308]	; (8004ed4 <StartTask+0xf60>)
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d012      	beq.n	8004dca <StartTask+0xe56>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8004da4:	4b4d      	ldr	r3, [pc, #308]	; (8004edc <StartTask+0xf68>)
 8004da6:	881b      	ldrh	r3, [r3, #0]
 8004da8:	461c      	mov	r4, r3
 8004daa:	4b49      	ldr	r3, [pc, #292]	; (8004ed0 <StartTask+0xf5c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fb fbda 	bl	8000568 <__aeabi_f2d>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004dbc:	e9cd 2300 	strd	r2, r3, [sp]
 8004dc0:	4622      	mov	r2, r4
 8004dc2:	4947      	ldr	r1, [pc, #284]	; (8004ee0 <StartTask+0xf6c>)
 8004dc4:	f00f fb54 	bl	8014470 <siprintf>
 8004dc8:	e011      	b.n	8004dee <StartTask+0xe7a>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8004dca:	4b44      	ldr	r3, [pc, #272]	; (8004edc <StartTask+0xf68>)
 8004dcc:	881b      	ldrh	r3, [r3, #0]
 8004dce:	461c      	mov	r4, r3
 8004dd0:	4b3f      	ldr	r3, [pc, #252]	; (8004ed0 <StartTask+0xf5c>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7fb fbc7 	bl	8000568 <__aeabi_f2d>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	460b      	mov	r3, r1
 8004dde:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004de2:	e9cd 2300 	strd	r2, r3, [sp]
 8004de6:	4622      	mov	r2, r4
 8004de8:	493e      	ldr	r1, [pc, #248]	; (8004ee4 <StartTask+0xf70>)
 8004dea:	f00f fb41 	bl	8014470 <siprintf>
    						showLine(st, lin5, &lil, false);
 8004dee:	f107 0210 	add.w	r2, r7, #16
 8004df2:	f8b7 10fa 	ldrh.w	r1, [r7, #250]	; 0xfa
 8004df6:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f7fd ff72 	bl	8002ce4 <showLine>
    						sprintf(sta, "%s", nameStation(Freq));
 8004e00:	4b33      	ldr	r3, [pc, #204]	; (8004ed0 <StartTask+0xf5c>)
 8004e02:	edd3 7a00 	vldr	s15, [r3]
 8004e06:	eeb0 0a67 	vmov.f32	s0, s15
 8004e0a:	f7fd fe41 	bl	8002a90 <nameStation>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004e14:	4934      	ldr	r1, [pc, #208]	; (8004ee8 <StartTask+0xf74>)
 8004e16:	4618      	mov	r0, r3
 8004e18:	f00f fb2a 	bl	8014470 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8004e1c:	f107 020c 	add.w	r2, r7, #12
 8004e20:	f8b7 10f8 	ldrh.w	r1, [r7, #248]	; 0xf8
 8004e24:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f7fd ff5b 	bl	8002ce4 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f '%s' (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8004e2e:	4b22      	ldr	r3, [pc, #136]	; (8004eb8 <StartTask+0xf44>)
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	461c      	mov	r4, r3
 8004e36:	4b26      	ldr	r3, [pc, #152]	; (8004ed0 <StartTask+0xf5c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7fb fb94 	bl	8000568 <__aeabi_f2d>
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4924      	ldr	r1, [pc, #144]	; (8004ed8 <StartTask+0xf64>)
 8004e46:	8809      	ldrh	r1, [r1, #0]
 8004e48:	9103      	str	r1, [sp, #12]
 8004e4a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8004e4e:	9102      	str	r1, [sp, #8]
 8004e50:	e9cd 2300 	strd	r2, r3, [sp]
 8004e54:	4622      	mov	r2, r4
 8004e56:	4925      	ldr	r1, [pc, #148]	; (8004eec <StartTask+0xf78>)
 8004e58:	2001      	movs	r0, #1
 8004e5a:	f7fe f925 	bl	80030a8 <Report>
    						if (rdsFlag) {
 8004e5e:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 8326 	beq.w	80054b4 <StartTask+0x1540>
    							rds_init();
 8004e68:	f7fe fa62 	bl	8003330 <rds_init>
    							rdsTime = get_mstmr(rdsWait);
 8004e6c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8004e70:	f7fd fff8 	bl	8002e64 <get_mstmr>
 8004e74:	e9c7 014a 	strd	r0, r1, [r7, #296]	; 0x128
				break;
 8004e78:	e31c      	b.n	80054b4 <StartTask+0x1540>
    			case evt_Scan:
    				if (!scan) {
 8004e7a:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <StartTask+0xf7c>)
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f040 834d 	bne.w	8005520 <StartTask+0x15ac>
    					scan = 1;
 8004e86:	4b1a      	ldr	r3, [pc, #104]	; (8004ef0 <StartTask+0xf7c>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8004e8c:	4b19      	ldr	r3, [pc, #100]	; (8004ef4 <StartTask+0xf80>)
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	4618      	mov	r0, r3
 8004e94:	f001 fbfa 	bl	800668c <rda5807_StartSeek>
    				}
    			break;
 8004e98:	e342      	b.n	8005520 <StartTask+0x15ac>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8004e9a:	4b17      	ldr	r3, [pc, #92]	; (8004ef8 <StartTask+0xf84>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	4916      	ldr	r1, [pc, #88]	; (8004efc <StartTask+0xf88>)
 8004ea2:	2001      	movs	r0, #1
 8004ea4:	f7fe f900 	bl	80030a8 <Report>
    			break;
 8004ea8:	e33b      	b.n	8005522 <StartTask+0x15ae>
 8004eaa:	bf00      	nop
 8004eac:	20002fda 	.word	0x20002fda
 8004eb0:	20000117 	.word	0x20000117
 8004eb4:	080185dc 	.word	0x080185dc
 8004eb8:	20001f9f 	.word	0x20001f9f
 8004ebc:	20000119 	.word	0x20000119
 8004ec0:	08018634 	.word	0x08018634
 8004ec4:	20000110 	.word	0x20000110
 8004ec8:	20002fcc 	.word	0x20002fcc
 8004ecc:	20002fd0 	.word	0x20002fd0
 8004ed0:	2000010c 	.word	0x2000010c
 8004ed4:	20002fdc 	.word	0x20002fdc
 8004ed8:	20002fd4 	.word	0x20002fd4
 8004edc:	20002fd6 	.word	0x20002fd6
 8004ee0:	08018408 	.word	0x08018408
 8004ee4:	0801841c 	.word	0x0801841c
 8004ee8:	08018204 	.word	0x08018204
 8004eec:	08018650 	.word	0x08018650
 8004ef0:	20002fd9 	.word	0x20002fd9
 8004ef4:	20000116 	.word	0x20000116
 8004ef8:	20000004 	.word	0x20000004
 8004efc:	08018680 	.word	0x08018680
    			case evt_Sec:
    			{
	#ifdef SET_DISPLAY
    				dl = sec2str(st);
 8004f00:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fe f835 	bl	8002f74 <sec2str>
 8004f0a:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    				x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8004f0e:	4bb1      	ldr	r3, [pc, #708]	; (80051d4 <StartTask+0x1260>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004f1a:	fb02 f303 	mul.w	r3, r2, r3
 8004f1e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004f22:	105b      	asrs	r3, r3, #1
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f2a:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
    				ST7565_Print(x, lin1, st, lfnt, 0, PIX_OFF);
 8004f2e:	f9b7 00f6 	ldrsh.w	r0, [r7, #246]	; 0xf6
 8004f32:	f9b7 1102 	ldrsh.w	r1, [r7, #258]	; 0x102
 8004f36:	4ba7      	ldr	r3, [pc, #668]	; (80051d4 <StartTask+0x1260>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004f3e:	2400      	movs	r4, #0
 8004f40:	9401      	str	r4, [sp, #4]
 8004f42:	2400      	movs	r4, #0
 8004f44:	9400      	str	r4, [sp, #0]
 8004f46:	f7fc fd25 	bl	8001994 <ST7565_Print>
	#endif
    				//
    				if (scan) {
 8004f4a:	4ba3      	ldr	r3, [pc, #652]	; (80051d8 <StartTask+0x1264>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d05c      	beq.n	800500e <StartTask+0x109a>
    					if (rda5807_Get_SeekTuneReadyFlag()) {
 8004f54:	f001 fbc4 	bl	80066e0 <rda5807_Get_SeekTuneReadyFlag>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d057      	beq.n	800500e <StartTask+0x109a>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8004f5e:	f001 fb55 	bl	800660c <rda5807_GetFreq_In100Khz>
 8004f62:	4603      	mov	r3, r0
 8004f64:	ee07 3a90 	vmov	s15, r3
 8004f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f6c:	4b9b      	ldr	r3, [pc, #620]	; (80051dc <StartTask+0x1268>)
 8004f6e:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8004f72:	4b9a      	ldr	r3, [pc, #616]	; (80051dc <StartTask+0x1268>)
 8004f74:	ed93 7a00 	vldr	s14, [r3]
 8004f78:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004f7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f80:	4b96      	ldr	r3, [pc, #600]	; (80051dc <StartTask+0x1268>)
 8004f82:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 8004f86:	4b94      	ldr	r3, [pc, #592]	; (80051d8 <StartTask+0x1264>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8004f8c:	f001 fbd2 	bl	8006734 <rda5807_Get_Channel>
 8004f90:	4603      	mov	r3, r0
 8004f92:	461a      	mov	r2, r3
 8004f94:	4b92      	ldr	r3, [pc, #584]	; (80051e0 <StartTask+0x126c>)
 8004f96:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "%s", nameStation(Freq));
 8004f98:	4b90      	ldr	r3, [pc, #576]	; (80051dc <StartTask+0x1268>)
 8004f9a:	edd3 7a00 	vldr	s15, [r3]
 8004f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004fa2:	f7fd fd75 	bl	8002a90 <nameStation>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004fac:	498d      	ldr	r1, [pc, #564]	; (80051e4 <StartTask+0x1270>)
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f00f fa5e 	bl	8014470 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8004fb4:	f107 020c 	add.w	r2, r7, #12
 8004fb8:	f8b7 10f8 	ldrh.w	r1, [r7, #248]	; 0xf8
 8004fbc:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	f7fd fe8f 	bl	8002ce4 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8004fc6:	4b88      	ldr	r3, [pc, #544]	; (80051e8 <StartTask+0x1274>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	461c      	mov	r4, r3
 8004fce:	4b83      	ldr	r3, [pc, #524]	; (80051dc <StartTask+0x1268>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fb fac8 	bl	8000568 <__aeabi_f2d>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4980      	ldr	r1, [pc, #512]	; (80051e0 <StartTask+0x126c>)
 8004fde:	8809      	ldrh	r1, [r1, #0]
 8004fe0:	9103      	str	r1, [sp, #12]
 8004fe2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8004fe6:	9102      	str	r1, [sp, #8]
 8004fe8:	e9cd 2300 	strd	r2, r3, [sp]
 8004fec:	4622      	mov	r2, r4
 8004fee:	497f      	ldr	r1, [pc, #508]	; (80051ec <StartTask+0x1278>)
 8004ff0:	2001      	movs	r0, #1
 8004ff2:	f7fe f859 	bl	80030a8 <Report>
    						//
#ifdef SET_RDS
    						if (rdsFlag) {
 8004ff6:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d007      	beq.n	800500e <StartTask+0x109a>
    							rds_init();
 8004ffe:	f7fe f997 	bl	8003330 <rds_init>
    							rdsTime = get_mstmr(rdsWait);
 8005002:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8005006:	f7fd ff2d 	bl	8002e64 <get_mstmr>
 800500a:	e9c7 014a 	strd	r0, r1, [r7, #296]	; 0x128
    						}
#endif
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 800500e:	f001 f83b 	bl	8006088 <rda5807_rssi>
 8005012:	4603      	mov	r3, r0
 8005014:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
    				if (rssi != RSSI) {
 8005018:	4b75      	ldr	r3, [pc, #468]	; (80051f0 <StartTask+0x127c>)
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 8005020:	429a      	cmp	r2, r3
 8005022:	d03b      	beq.n	800509c <StartTask+0x1128>
    					RSSI = rssi;
 8005024:	4a72      	ldr	r2, [pc, #456]	; (80051f0 <StartTask+0x127c>)
 8005026:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 800502a:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 800502c:	f001 fb6a 	bl	8006704 <rda5807_Get_StereoMonoFlag>
 8005030:	4603      	mov	r3, r0
 8005032:	461a      	mov	r2, r3
 8005034:	4b6f      	ldr	r3, [pc, #444]	; (80051f4 <StartTask+0x1280>)
 8005036:	701a      	strb	r2, [r3, #0]
	#ifdef SET_DISPLAY
    					if (stereo)
 8005038:	4b6e      	ldr	r3, [pc, #440]	; (80051f4 <StartTask+0x1280>)
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d012      	beq.n	8005066 <StartTask+0x10f2>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8005040:	4b6b      	ldr	r3, [pc, #428]	; (80051f0 <StartTask+0x127c>)
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	461c      	mov	r4, r3
 8005046:	4b65      	ldr	r3, [pc, #404]	; (80051dc <StartTask+0x1268>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f7fb fa8c 	bl	8000568 <__aeabi_f2d>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8005058:	e9cd 2300 	strd	r2, r3, [sp]
 800505c:	4622      	mov	r2, r4
 800505e:	4966      	ldr	r1, [pc, #408]	; (80051f8 <StartTask+0x1284>)
 8005060:	f00f fa06 	bl	8014470 <siprintf>
 8005064:	e011      	b.n	800508a <StartTask+0x1116>
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8005066:	4b62      	ldr	r3, [pc, #392]	; (80051f0 <StartTask+0x127c>)
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	461c      	mov	r4, r3
 800506c:	4b5b      	ldr	r3, [pc, #364]	; (80051dc <StartTask+0x1268>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4618      	mov	r0, r3
 8005072:	f7fb fa79 	bl	8000568 <__aeabi_f2d>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800507e:	e9cd 2300 	strd	r2, r3, [sp]
 8005082:	4622      	mov	r2, r4
 8005084:	495d      	ldr	r1, [pc, #372]	; (80051fc <StartTask+0x1288>)
 8005086:	f00f f9f3 	bl	8014470 <siprintf>
    					showLine(st, lin5, &lil, false);
 800508a:	f107 0210 	add.w	r2, r7, #16
 800508e:	f8b7 10fa 	ldrh.w	r1, [r7, #250]	; 0xfa
 8005092:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8005096:	2300      	movs	r3, #0
 8005098:	f7fd fe24 	bl	8002ce4 <showLine>
    					//showLine(sta, lin6, &lia, true);
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
	#endif
    				}
    				//
    				if (devError) {
 800509c:	4b58      	ldr	r3, [pc, #352]	; (8005200 <StartTask+0x128c>)
 800509e:	881b      	ldrh	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00d      	beq.n	80050c0 <StartTask+0x114c>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 80050a4:	4b56      	ldr	r3, [pc, #344]	; (8005200 <StartTask+0x128c>)
 80050a6:	881b      	ldrh	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	4956      	ldr	r1, [pc, #344]	; (8005204 <StartTask+0x1290>)
 80050ac:	4856      	ldr	r0, [pc, #344]	; (8005208 <StartTask+0x1294>)
 80050ae:	f00f f9df 	bl	8014470 <siprintf>
 80050b2:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    					lastErr = devError;
 80050b6:	4b52      	ldr	r3, [pc, #328]	; (8005200 <StartTask+0x128c>)
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
 80050be:	e013      	b.n	80050e8 <StartTask+0x1174>
    				} else {
    					if (lastErr) {
 80050c0:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00c      	beq.n	80050e2 <StartTask+0x116e>
    						dl = sprintf(tmp, "Ver.%s", ver);
 80050c8:	4b50      	ldr	r3, [pc, #320]	; (800520c <StartTask+0x1298>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	4950      	ldr	r1, [pc, #320]	; (8005210 <StartTask+0x129c>)
 80050d0:	484d      	ldr	r0, [pc, #308]	; (8005208 <StartTask+0x1294>)
 80050d2:	f00f f9cd 	bl	8014470 <siprintf>
 80050d6:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    						lastErr = devOK;
 80050da:	2300      	movs	r3, #0
 80050dc:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
 80050e0:	e002      	b.n	80050e8 <StartTask+0x1174>
    					} else dl = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
    				}
	#ifdef SET_DISPLAY
    				if (dl) {
 80050e8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d036      	beq.n	800515e <StartTask+0x11ea>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 80050f0:	4b38      	ldr	r3, [pc, #224]	; (80051d4 <StartTask+0x1260>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	785b      	ldrb	r3, [r3, #1]
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	b219      	sxth	r1, r3
 8005100:	4b34      	ldr	r3, [pc, #208]	; (80051d4 <StartTask+0x1260>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	785b      	ldrb	r3, [r3, #1]
 8005106:	b21b      	sxth	r3, r3
 8005108:	2200      	movs	r2, #0
 800510a:	9200      	str	r2, [sp, #0]
 800510c:	227f      	movs	r2, #127	; 0x7f
 800510e:	2000      	movs	r0, #0
 8005110:	f7fc fe99 	bl	8001e46 <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8005114:	4b2f      	ldr	r3, [pc, #188]	; (80051d4 <StartTask+0x1260>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005120:	fb02 f303 	mul.w	r3, r2, r3
 8005124:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8005128:	105b      	asrs	r3, r3, #1
 800512a:	b29b      	uxth	r3, r3
 800512c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005130:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
    					ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);
 8005134:	f9b7 00f6 	ldrsh.w	r0, [r7, #246]	; 0xf6
 8005138:	4b26      	ldr	r3, [pc, #152]	; (80051d4 <StartTask+0x1260>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	785b      	ldrb	r3, [r3, #1]
 800513e:	b29b      	uxth	r3, r3
 8005140:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005144:	b29b      	uxth	r3, r3
 8005146:	b219      	sxth	r1, r3
 8005148:	4b22      	ldr	r3, [pc, #136]	; (80051d4 <StartTask+0x1260>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2201      	movs	r2, #1
 800514e:	9201      	str	r2, [sp, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	9200      	str	r2, [sp, #0]
 8005154:	4a2c      	ldr	r2, [pc, #176]	; (8005208 <StartTask+0x1294>)
 8005156:	f7fc fc1d 	bl	8001994 <ST7565_Print>
    					ST7565_Update();
 800515a:	f7fc fa6b 	bl	8001634 <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 800515e:	f7fc fa69 	bl	8001634 <ST7565_Update>
	#endif
    			}
    			break;
 8005162:	e1de      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Evt:
    				Report(1, "evtQueue counter : %u\r\n", getQueCount(evtQueHandle));
 8005164:	4b2b      	ldr	r3, [pc, #172]	; (8005214 <StartTask+0x12a0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f7fd fc85 	bl	8002a78 <getQueCount>
 800516e:	4603      	mov	r3, r0
 8005170:	461a      	mov	r2, r3
 8005172:	4929      	ldr	r1, [pc, #164]	; (8005218 <StartTask+0x12a4>)
 8005174:	2001      	movs	r0, #1
 8005176:	f7fd ff97 	bl	80030a8 <Report>
    			break;
 800517a:	e1d2      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Ack:
    				Report(1, "ackQueue counter : %u\r\n", getQueCount(ackQueHandle));
 800517c:	4b27      	ldr	r3, [pc, #156]	; (800521c <StartTask+0x12a8>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4618      	mov	r0, r3
 8005182:	f7fd fc79 	bl	8002a78 <getQueCount>
 8005186:	4603      	mov	r3, r0
 8005188:	461a      	mov	r2, r3
 800518a:	4925      	ldr	r1, [pc, #148]	; (8005220 <StartTask+0x12ac>)
 800518c:	2001      	movs	r0, #1
 800518e:	f7fd ff8b 	bl	80030a8 <Report>
    			break;
 8005192:	e1c6      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Cmd:
    				Report(1, "cmdQueue counter : %u\r\n", getQueCount(cmdQueHandle));
 8005194:	4b23      	ldr	r3, [pc, #140]	; (8005224 <StartTask+0x12b0>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4618      	mov	r0, r3
 800519a:	f7fd fc6d 	bl	8002a78 <getQueCount>
 800519e:	4603      	mov	r3, r0
 80051a0:	461a      	mov	r2, r3
 80051a2:	4921      	ldr	r1, [pc, #132]	; (8005228 <StartTask+0x12b4>)
 80051a4:	2001      	movs	r0, #1
 80051a6:	f7fd ff7f 	bl	80030a8 <Report>
    			break;
 80051aa:	e1ba      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Clr:
    				devError = devOK;
 80051ac:	4b14      	ldr	r3, [pc, #80]	; (8005200 <StartTask+0x128c>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 80051b2:	4b0d      	ldr	r3, [pc, #52]	; (80051e8 <StartTask+0x1274>)
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	461a      	mov	r2, r3
 80051ba:	491c      	ldr	r1, [pc, #112]	; (800522c <StartTask+0x12b8>)
 80051bc:	2001      	movs	r0, #1
 80051be:	f7fd ff73 	bl	80030a8 <Report>
    			break;
 80051c2:	e1ae      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Help:
    				stx[0] = '\0';
 80051c4:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <StartTask+0x12bc>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 80051ca:	2300      	movs	r3, #0
 80051cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80051d0:	e046      	b.n	8005260 <StartTask+0x12ec>
 80051d2:	bf00      	nop
 80051d4:	20002fc8 	.word	0x20002fc8
 80051d8:	20002fd9 	.word	0x20002fd9
 80051dc:	2000010c 	.word	0x2000010c
 80051e0:	20002fd4 	.word	0x20002fd4
 80051e4:	08018204 	.word	0x08018204
 80051e8:	20001f9f 	.word	0x20001f9f
 80051ec:	0801868c 	.word	0x0801868c
 80051f0:	20002fd6 	.word	0x20002fd6
 80051f4:	20002fdc 	.word	0x20002fdc
 80051f8:	08018408 	.word	0x08018408
 80051fc:	0801841c 	.word	0x0801841c
 8005200:	20001b88 	.word	0x20001b88
 8005204:	080186bc 	.word	0x080186bc
 8005208:	20001308 	.word	0x20001308
 800520c:	20000004 	.word	0x20000004
 8005210:	080183d0 	.word	0x080183d0
 8005214:	20000ef4 	.word	0x20000ef4
 8005218:	080186d0 	.word	0x080186d0
 800521c:	20000efc 	.word	0x20000efc
 8005220:	080186e8 	.word	0x080186e8
 8005224:	20000ef8 	.word	0x20000ef8
 8005228:	08018700 	.word	0x08018700
 800522c:	08018718 	.word	0x08018718
 8005230:	20000f08 	.word	0x20000f08
 8005234:	48a0      	ldr	r0, [pc, #640]	; (80054b8 <StartTask+0x1544>)
 8005236:	f7fa ffd5 	bl	80001e4 <strlen>
 800523a:	4603      	mov	r3, r0
 800523c:	4a9e      	ldr	r2, [pc, #632]	; (80054b8 <StartTask+0x1544>)
 800523e:	1898      	adds	r0, r3, r2
 8005240:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8005244:	4a9d      	ldr	r2, [pc, #628]	; (80054bc <StartTask+0x1548>)
 8005246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800524a:	461a      	mov	r2, r3
 800524c:	499c      	ldr	r1, [pc, #624]	; (80054c0 <StartTask+0x154c>)
 800524e:	f00f f90f 	bl	8014470 <siprintf>
 8005252:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8005256:	b2db      	uxtb	r3, r3
 8005258:	3301      	adds	r3, #1
 800525a:	b2db      	uxtb	r3, r3
 800525c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 8005260:	f997 3127 	ldrsb.w	r3, [r7, #295]	; 0x127
 8005264:	2b1a      	cmp	r3, #26
 8005266:	dde5      	ble.n	8005234 <StartTask+0x12c0>
    				Report(0, "%s", stx);
 8005268:	4a93      	ldr	r2, [pc, #588]	; (80054b8 <StartTask+0x1544>)
 800526a:	4996      	ldr	r1, [pc, #600]	; (80054c4 <StartTask+0x1550>)
 800526c:	2000      	movs	r0, #0
 800526e:	f7fd ff1b 	bl	80030a8 <Report>
    			break;
 8005272:	e156      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Restart:
    				restart = 1;
 8005274:	4b94      	ldr	r3, [pc, #592]	; (80054c8 <StartTask+0x1554>)
 8005276:	2201      	movs	r2, #1
 8005278:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 800527a:	4b94      	ldr	r3, [pc, #592]	; (80054cc <StartTask+0x1558>)
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	b2db      	uxtb	r3, r3
 8005280:	461a      	mov	r2, r3
 8005282:	4993      	ldr	r1, [pc, #588]	; (80054d0 <StartTask+0x155c>)
 8005284:	2001      	movs	r0, #1
 8005286:	f7fd ff0f 	bl	80030a8 <Report>
    			break;
 800528a:	e14a      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Epoch:
    				set_Date(epoch);
 800528c:	4b91      	ldr	r3, [pc, #580]	; (80054d4 <StartTask+0x1560>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4618      	mov	r0, r3
 8005292:	f7fd fe0f 	bl	8002eb4 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 8005296:	4b8d      	ldr	r3, [pc, #564]	; (80054cc <StartTask+0x1558>)
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	461a      	mov	r2, r3
 800529e:	4b8d      	ldr	r3, [pc, #564]	; (80054d4 <StartTask+0x1560>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	498d      	ldr	r1, [pc, #564]	; (80054d8 <StartTask+0x1564>)
 80052a4:	2001      	movs	r0, #1
 80052a6:	f7fd feff 	bl	80030a8 <Report>
    			break;
 80052aa:	e13a      	b.n	8005522 <StartTask+0x15ae>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 80052ac:	4b87      	ldr	r3, [pc, #540]	; (80054cc <StartTask+0x1558>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	4989      	ldr	r1, [pc, #548]	; (80054dc <StartTask+0x1568>)
 80052b6:	2001      	movs	r0, #1
 80052b8:	f7fd fef6 	bl	80030a8 <Report>
    			break;
 80052bc:	e131      	b.n	8005522 <StartTask+0x15ae>
	#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 80052be:	f002 fa9d 	bl	80077fc <W25qxx_getSectorSize>
 80052c2:	4603      	mov	r3, r0
 80052c4:	4a86      	ldr	r2, [pc, #536]	; (80054e0 <StartTask+0x156c>)
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	fb02 f303 	mul.w	r3, r2, r3
 80052cc:	4a85      	ldr	r2, [pc, #532]	; (80054e4 <StartTask+0x1570>)
 80052ce:	6812      	ldr	r2, [r2, #0]
 80052d0:	4413      	add	r3, r2
 80052d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    				uint32_t dlin = list_sector;
 80052d6:	4b84      	ldr	r3, [pc, #528]	; (80054e8 <StartTask+0x1574>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    				int step = 32;
 80052de:	2320      	movs	r3, #32
 80052e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    				uint32_t ind = 0;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 80052ea:	4b7d      	ldr	r3, [pc, #500]	; (80054e0 <StartTask+0x156c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4619      	mov	r1, r3
 80052f0:	4b7c      	ldr	r3, [pc, #496]	; (80054e4 <StartTask+0x1570>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	461a      	mov	r2, r3
 80052f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80052fa:	487c      	ldr	r0, [pc, #496]	; (80054ec <StartTask+0x1578>)
 80052fc:	f002 fd90 	bl	8007e20 <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 8005300:	4b77      	ldr	r3, [pc, #476]	; (80054e0 <StartTask+0x156c>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	4b77      	ldr	r3, [pc, #476]	; (80054e4 <StartTask+0x1570>)
 8005306:	6819      	ldr	r1, [r3, #0]
 8005308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	460b      	mov	r3, r1
 8005310:	4977      	ldr	r1, [pc, #476]	; (80054f0 <StartTask+0x157c>)
 8005312:	2000      	movs	r0, #0
 8005314:	f7fd fec8 	bl	80030a8 <Report>
    				while (ind < dlin) {
 8005318:	e05b      	b.n	80053d2 <StartTask+0x145e>
    					strf[0] = '\0';
 800531a:	4b76      	ldr	r3, [pc, #472]	; (80054f4 <StartTask+0x1580>)
 800531c:	2200      	movs	r2, #0
 800531e:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8005320:	4874      	ldr	r0, [pc, #464]	; (80054f4 <StartTask+0x1580>)
 8005322:	f7fa ff5f 	bl	80001e4 <strlen>
 8005326:	4603      	mov	r3, r0
 8005328:	4a72      	ldr	r2, [pc, #456]	; (80054f4 <StartTask+0x1580>)
 800532a:	4413      	add	r3, r2
 800532c:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8005330:	4971      	ldr	r1, [pc, #452]	; (80054f8 <StartTask+0x1584>)
 8005332:	4618      	mov	r0, r3
 8005334:	f00f f89c 	bl	8014470 <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 8005338:	2300      	movs	r3, #0
 800533a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800533e:	e015      	b.n	800536c <StartTask+0x13f8>
 8005340:	486c      	ldr	r0, [pc, #432]	; (80054f4 <StartTask+0x1580>)
 8005342:	f7fa ff4f 	bl	80001e4 <strlen>
 8005346:	4603      	mov	r3, r0
 8005348:	4a6a      	ldr	r2, [pc, #424]	; (80054f4 <StartTask+0x1580>)
 800534a:	1898      	adds	r0, r3, r2
 800534c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005350:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005354:	4413      	add	r3, r2
 8005356:	4a65      	ldr	r2, [pc, #404]	; (80054ec <StartTask+0x1578>)
 8005358:	5cd3      	ldrb	r3, [r2, r3]
 800535a:	461a      	mov	r2, r3
 800535c:	4967      	ldr	r1, [pc, #412]	; (80054fc <StartTask+0x1588>)
 800535e:	f00f f887 	bl	8014470 <siprintf>
 8005362:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005366:	3301      	adds	r3, #1
 8005368:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800536c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005374:	429a      	cmp	r2, r3
 8005376:	dbe3      	blt.n	8005340 <StartTask+0x13cc>
    						strcat(strf, "\r\n");
 8005378:	485e      	ldr	r0, [pc, #376]	; (80054f4 <StartTask+0x1580>)
 800537a:	f7fa ff33 	bl	80001e4 <strlen>
 800537e:	4603      	mov	r3, r0
 8005380:	461a      	mov	r2, r3
 8005382:	4b5c      	ldr	r3, [pc, #368]	; (80054f4 <StartTask+0x1580>)
 8005384:	4413      	add	r3, r2
 8005386:	4a5e      	ldr	r2, [pc, #376]	; (8005500 <StartTask+0x158c>)
 8005388:	8811      	ldrh	r1, [r2, #0]
 800538a:	7892      	ldrb	r2, [r2, #2]
 800538c:	8019      	strh	r1, [r3, #0]
 800538e:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 8005390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005394:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8005398:	4413      	add	r3, r2
 800539a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    						ind += step;
 800539e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80053a2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80053a6:	4413      	add	r3, r2
 80053a8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    						if (!(ind % W25qxx_getPageSize())) break;
 80053ac:	f002 fa32 	bl	8007814 <W25qxx_getPageSize>
 80053b0:	4602      	mov	r2, r0
 80053b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80053b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80053ba:	fb01 f202 	mul.w	r2, r1, r2
 80053be:	1a9b      	subs	r3, r3, r2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d000      	beq.n	80053c6 <StartTask+0x1452>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 80053c4:	e7ac      	b.n	8005320 <StartTask+0x13ac>
    						if (!(ind % W25qxx_getPageSize())) break;
 80053c6:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 80053c8:	4a4a      	ldr	r2, [pc, #296]	; (80054f4 <StartTask+0x1580>)
 80053ca:	493e      	ldr	r1, [pc, #248]	; (80054c4 <StartTask+0x1550>)
 80053cc:	2000      	movs	r0, #0
 80053ce:	f7fd fe6b 	bl	80030a8 <Report>
    				while (ind < dlin) {
 80053d2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80053d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053da:	429a      	cmp	r2, r3
 80053dc:	d39d      	bcc.n	800531a <StartTask+0x13a6>
    				}
    			}
    			break;
 80053de:	e0a0      	b.n	8005522 <StartTask+0x15ae>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 80053e0:	f002 fa0c 	bl	80077fc <W25qxx_getSectorSize>
 80053e4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 80053e8:	4b3d      	ldr	r3, [pc, #244]	; (80054e0 <StartTask+0x156c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80053f0:	2100      	movs	r1, #0
 80053f2:	4618      	mov	r0, r3
 80053f4:	f002 fa78 	bl	80078e8 <W25qxx_IsEmptySector>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f083 0301 	eor.w	r3, r3, #1
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <StartTask+0x149a>
 8005404:	4b36      	ldr	r3, [pc, #216]	; (80054e0 <StartTask+0x156c>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4618      	mov	r0, r3
 800540a:	f002 fa11 	bl	8007830 <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 800540e:	4b3d      	ldr	r3, [pc, #244]	; (8005504 <StartTask+0x1590>)
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005416:	4619      	mov	r1, r3
 8005418:	4834      	ldr	r0, [pc, #208]	; (80054ec <StartTask+0x1578>)
 800541a:	f00e faa8 	bl	801396e <memset>
    				if (len_write != -1) ss = len_write;
 800541e:	4b3a      	ldr	r3, [pc, #232]	; (8005508 <StartTask+0x1594>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005426:	d003      	beq.n	8005430 <StartTask+0x14bc>
 8005428:	4b37      	ldr	r3, [pc, #220]	; (8005508 <StartTask+0x1594>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 8005430:	4b2b      	ldr	r3, [pc, #172]	; (80054e0 <StartTask+0x156c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4619      	mov	r1, r3
 8005436:	4b2b      	ldr	r3, [pc, #172]	; (80054e4 <StartTask+0x1570>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005440:	482a      	ldr	r0, [pc, #168]	; (80054ec <StartTask+0x1578>)
 8005442:	f002 fbc5 	bl	8007bd0 <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 8005446:	4b26      	ldr	r3, [pc, #152]	; (80054e0 <StartTask+0x156c>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	4b2e      	ldr	r3, [pc, #184]	; (8005504 <StartTask+0x1590>)
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	4619      	mov	r1, r3
 8005450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	460b      	mov	r3, r1
 8005458:	492c      	ldr	r1, [pc, #176]	; (800550c <StartTask+0x1598>)
 800545a:	2000      	movs	r0, #0
 800545c:	f7fd fe24 	bl	80030a8 <Report>
    			}
    			break;
 8005460:	e05f      	b.n	8005522 <StartTask+0x15ae>
    			case evt_sErase:
    				if (adr_sector == -1) {
 8005462:	4b1f      	ldr	r3, [pc, #124]	; (80054e0 <StartTask+0x156c>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800546a:	d10c      	bne.n	8005486 <StartTask+0x1512>
    					Report(1, "Erase flash");
 800546c:	4928      	ldr	r1, [pc, #160]	; (8005510 <StartTask+0x159c>)
 800546e:	2001      	movs	r0, #1
 8005470:	f7fd fe1a 	bl	80030a8 <Report>
    					flag_sector = true;
 8005474:	4b27      	ldr	r3, [pc, #156]	; (8005514 <StartTask+0x15a0>)
 8005476:	2201      	movs	r2, #1
 8005478:	701a      	strb	r2, [r3, #0]
    					btime = HAL_GetTick();
 800547a:	f002 fd93 	bl	8007fa4 <HAL_GetTick>
 800547e:	4603      	mov	r3, r0
 8005480:	4a25      	ldr	r2, [pc, #148]	; (8005518 <StartTask+0x15a4>)
 8005482:	6013      	str	r3, [r2, #0]
    				} else {
    					W25qxx_EraseSector(adr_sector);
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
    				}
    			break;
 8005484:	e04d      	b.n	8005522 <StartTask+0x15ae>
    					W25qxx_EraseSector(adr_sector);
 8005486:	4b16      	ldr	r3, [pc, #88]	; (80054e0 <StartTask+0x156c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f002 f9d0 	bl	8007830 <W25qxx_EraseSector>
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
 8005490:	4b13      	ldr	r3, [pc, #76]	; (80054e0 <StartTask+0x156c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	4921      	ldr	r1, [pc, #132]	; (800551c <StartTask+0x15a8>)
 8005498:	2001      	movs	r0, #1
 800549a:	f7fd fe05 	bl	80030a8 <Report>
    			break;
 800549e:	e040      	b.n	8005522 <StartTask+0x15ae>
    			break;
 80054a0:	bf00      	nop
 80054a2:	e03e      	b.n	8005522 <StartTask+0x15ae>
    			break;
 80054a4:	bf00      	nop
 80054a6:	e03c      	b.n	8005522 <StartTask+0x15ae>
    			break;
 80054a8:	bf00      	nop
 80054aa:	e03a      	b.n	8005522 <StartTask+0x15ae>
    			break;
 80054ac:	bf00      	nop
 80054ae:	e038      	b.n	8005522 <StartTask+0x15ae>
    			break;
 80054b0:	bf00      	nop
 80054b2:	e036      	b.n	8005522 <StartTask+0x15ae>
				break;
 80054b4:	bf00      	nop
 80054b6:	e034      	b.n	8005522 <StartTask+0x15ae>
 80054b8:	20000f08 	.word	0x20000f08
 80054bc:	20000020 	.word	0x20000020
 80054c0:	08018738 	.word	0x08018738
 80054c4:	08018204 	.word	0x08018204
 80054c8:	20001f9c 	.word	0x20001f9c
 80054cc:	20001f9f 	.word	0x20001f9f
 80054d0:	08018740 	.word	0x08018740
 80054d4:	2000001c 	.word	0x2000001c
 80054d8:	08018760 	.word	0x08018760
 80054dc:	08018788 	.word	0x08018788
 80054e0:	20001fa0 	.word	0x20001fa0
 80054e4:	20001fa4 	.word	0x20001fa4
 80054e8:	20001fa8 	.word	0x20001fa8
 80054ec:	20001fb4 	.word	0x20001fb4
 80054f0:	080187ac 	.word	0x080187ac
 80054f4:	20001788 	.word	0x20001788
 80054f8:	080187d0 	.word	0x080187d0
 80054fc:	080187d8 	.word	0x080187d8
 8005500:	080187e0 	.word	0x080187e0
 8005504:	20000108 	.word	0x20000108
 8005508:	20001fac 	.word	0x20001fac
 800550c:	080187e4 	.word	0x080187e4
 8005510:	0801880c 	.word	0x0801880c
 8005514:	20001fb0 	.word	0x20001fb0
 8005518:	20002fb8 	.word	0x20002fb8
 800551c:	08018818 	.word	0x08018818
    			break;
 8005520:	bf00      	nop
	#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 8005522:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005526:	2b03      	cmp	r3, #3
 8005528:	dd0b      	ble.n	8005542 <StartTask+0x15ce>
 800552a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800552e:	2b07      	cmp	r3, #7
 8005530:	dc07      	bgt.n	8005542 <StartTask+0x15ce>
    			last_cmd_sector =  evt;//cmd_sector;
 8005532:	4aad      	ldr	r2, [pc, #692]	; (80057e8 <StartTask+0x1874>)
 8005534:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005538:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 800553a:	4bac      	ldr	r3, [pc, #688]	; (80057ec <StartTask+0x1878>)
 800553c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005540:	601a      	str	r2, [r3, #0]
    		}
    	}//evtQueueGet(....)


#ifdef SET_W25FLASH
    	if (flag_sector) {
 8005542:	4bab      	ldr	r3, [pc, #684]	; (80057f0 <StartTask+0x187c>)
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d031      	beq.n	80055ae <StartTask+0x163a>
    		adr_sector++;
 800554a:	4baa      	ldr	r3, [pc, #680]	; (80057f4 <StartTask+0x1880>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3301      	adds	r3, #1
 8005550:	4aa8      	ldr	r2, [pc, #672]	; (80057f4 <StartTask+0x1880>)
 8005552:	6013      	str	r3, [r2, #0]
    		if (adr_sector >= W25qxx_getSectorCount()) {
 8005554:	f002 f946 	bl	80077e4 <W25qxx_getSectorCount>
 8005558:	4603      	mov	r3, r0
 800555a:	4aa6      	ldr	r2, [pc, #664]	; (80057f4 <StartTask+0x1880>)
 800555c:	6812      	ldr	r2, [r2, #0]
 800555e:	4293      	cmp	r3, r2
 8005560:	d816      	bhi.n	8005590 <StartTask+0x161c>
    			flag_sector = false;
 8005562:	4ba3      	ldr	r3, [pc, #652]	; (80057f0 <StartTask+0x187c>)
 8005564:	2200      	movs	r2, #0
 8005566:	701a      	strb	r2, [r3, #0]
    			etime = HAL_GetTick();
 8005568:	f002 fd1c 	bl	8007fa4 <HAL_GetTick>
 800556c:	4603      	mov	r3, r0
 800556e:	4aa2      	ldr	r2, [pc, #648]	; (80057f8 <StartTask+0x1884>)
 8005570:	6013      	str	r3, [r2, #0]
    			Report(0, " done (%lu sec)\r\n", (etime - btime) / 1000);
 8005572:	4ba1      	ldr	r3, [pc, #644]	; (80057f8 <StartTask+0x1884>)
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	4ba1      	ldr	r3, [pc, #644]	; (80057fc <StartTask+0x1888>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	4aa0      	ldr	r2, [pc, #640]	; (8005800 <StartTask+0x188c>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	099b      	lsrs	r3, r3, #6
 8005584:	461a      	mov	r2, r3
 8005586:	499f      	ldr	r1, [pc, #636]	; (8005804 <StartTask+0x1890>)
 8005588:	2000      	movs	r0, #0
 800558a:	f7fd fd8d 	bl	80030a8 <Report>
 800558e:	e00e      	b.n	80055ae <StartTask+0x163a>
    		} else {
    			W25qxx_EraseSector(adr_sector);
 8005590:	4b98      	ldr	r3, [pc, #608]	; (80057f4 <StartTask+0x1880>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4618      	mov	r0, r3
 8005596:	f002 f94b 	bl	8007830 <W25qxx_EraseSector>
    			if (!(adr_sector % 8)) Report(0, ".");
 800559a:	4b96      	ldr	r3, [pc, #600]	; (80057f4 <StartTask+0x1880>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d103      	bne.n	80055ae <StartTask+0x163a>
 80055a6:	4998      	ldr	r1, [pc, #608]	; (8005808 <StartTask+0x1894>)
 80055a8:	2000      	movs	r0, #0
 80055aa:	f7fd fd7d 	bl	80030a8 <Report>
#endif
    	//
    	//
    	//
#ifdef SET_RDS
    	if (rdsFlag && rdsTime) {
 80055ae:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 8332 	beq.w	8005c1c <StartTask+0x1ca8>
 80055b8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80055bc:	4313      	orrs	r3, r2
 80055be:	f000 832d 	beq.w	8005c1c <StartTask+0x1ca8>
    		if (check_mstmr(rdsTime)) {
 80055c2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80055c6:	f7fd fc60 	bl	8002e8a <check_mstmr>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 8325 	beq.w	8005c1c <StartTask+0x1ca8>
    			rdsTime = get_mstmr(rdsWait);
 80055d2:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80055d6:	f7fd fc45 	bl	8002e64 <get_mstmr>
 80055da:	e9c7 014a 	strd	r0, r1, [r7, #296]	; 0x128
    			if (!readyRds && rda5807_Get_RDSReady()) {
 80055de:	4b8b      	ldr	r3, [pc, #556]	; (800580c <StartTask+0x1898>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	f083 0301 	eor.w	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 8311 	beq.w	8005c10 <StartTask+0x1c9c>
 80055ee:	f001 f93d 	bl	800686c <rda5807_Get_RDSReady>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 830b 	beq.w	8005c10 <StartTask+0x1c9c>
    				memset(dataRDS, 0, sizeof(dataRDS));
 80055fa:	2208      	movs	r2, #8
 80055fc:	2100      	movs	r1, #0
 80055fe:	4884      	ldr	r0, [pc, #528]	; (8005810 <StartTask+0x189c>)
 8005600:	f00e f9b5 	bl	801396e <memset>
    				blk = (blocks_t *)&dataRDS;
 8005604:	4b82      	ldr	r3, [pc, #520]	; (8005810 <StartTask+0x189c>)
 8005606:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    				blk->blockA = rda5807_Get_reg(RDA5807M_REG_BLOCK_A);
 800560a:	200c      	movs	r0, #12
 800560c:	f001 f94c 	bl	80068a8 <rda5807_Get_reg>
 8005610:	4603      	mov	r3, r0
 8005612:	461a      	mov	r2, r3
 8005614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005618:	801a      	strh	r2, [r3, #0]
    				//Report(1, "[RDS] %04X %04X %04X %04X\r\n", blk->blockA, blk->blockB, blk->blockC, blk->blockD);
    				//

    				//    A (ID )   
    				if (blk->blockA == MaybeThisIDIsReal) {
 800561a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800561e:	881b      	ldrh	r3, [r3, #0]
 8005620:	b29a      	uxth	r2, r3
 8005622:	4b7c      	ldr	r3, [pc, #496]	; (8005814 <StartTask+0x18a0>)
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	429a      	cmp	r2, r3
 8005628:	d112      	bne.n	8005650 <StartTask+0x16dc>
    					if (IDRepeatCounter < REPEATS_TO_BE_REAL_ID) {
 800562a:	4b7b      	ldr	r3, [pc, #492]	; (8005818 <StartTask+0x18a4>)
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d817      	bhi.n	8005662 <StartTask+0x16ee>
    						IDRepeatCounter++; //  ,    
 8005632:	4b79      	ldr	r3, [pc, #484]	; (8005818 <StartTask+0x18a4>)
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	3301      	adds	r3, #1
 8005638:	b2da      	uxtb	r2, r3
 800563a:	4b77      	ldr	r3, [pc, #476]	; (8005818 <StartTask+0x18a4>)
 800563c:	701a      	strb	r2, [r3, #0]
    						if (IDRepeatCounter == REPEATS_TO_BE_REAL_ID) sID = MaybeThisIDIsReal;//   ID 
 800563e:	4b76      	ldr	r3, [pc, #472]	; (8005818 <StartTask+0x18a4>)
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	2b03      	cmp	r3, #3
 8005644:	d10d      	bne.n	8005662 <StartTask+0x16ee>
 8005646:	4b73      	ldr	r3, [pc, #460]	; (8005814 <StartTask+0x18a0>)
 8005648:	881a      	ldrh	r2, [r3, #0]
 800564a:	4b74      	ldr	r3, [pc, #464]	; (800581c <StartTask+0x18a8>)
 800564c:	801a      	strh	r2, [r3, #0]
 800564e:	e008      	b.n	8005662 <StartTask+0x16ee>
    				    }
    				} else {
    					IDRepeatCounter = 0; //   ,  
 8005650:	4b71      	ldr	r3, [pc, #452]	; (8005818 <StartTask+0x18a4>)
 8005652:	2200      	movs	r2, #0
 8005654:	701a      	strb	r2, [r3, #0]
    					MaybeThisIDIsReal = blk->blockA;
 8005656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800565a:	881b      	ldrh	r3, [r3, #0]
 800565c:	b29a      	uxth	r2, r3
 800565e:	4b6d      	ldr	r3, [pc, #436]	; (8005814 <StartTask+0x18a0>)
 8005660:	801a      	strh	r2, [r3, #0]
    				}
    				//
    				if (!sID || (blk->blockA != sID)) {//    ID,  RDS  
 8005662:	4b6e      	ldr	r3, [pc, #440]	; (800581c <StartTask+0x18a8>)
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 8336 	beq.w	8005cd8 <StartTask+0x1d64>
 800566c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	b29a      	uxth	r2, r3
 8005674:	4b69      	ldr	r3, [pc, #420]	; (800581c <StartTask+0x18a8>)
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d000      	beq.n	800567e <StartTask+0x170a>
    												   //ID  .   RDS 
    					continue;
 800567c:	e32c      	b.n	8005cd8 <StartTask+0x1d64>
    				}
    				// ID   ,      
    				//Report(1, "[RDS] ID:0x%X\r\n", sID);
    				//
    				errLevelB = rda5807_Get_reg(0x0B) & RDA5807M_BLERB_MASK;
 800567e:	200b      	movs	r0, #11
 8005680:	f001 f912 	bl	80068a8 <rda5807_Get_reg>
 8005684:	4603      	mov	r3, r0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	f003 0303 	and.w	r3, r3, #3
 800568c:	b2da      	uxtb	r2, r3
 800568e:	4b64      	ldr	r3, [pc, #400]	; (8005820 <StartTask+0x18ac>)
 8005690:	701a      	strb	r2, [r3, #0]
    				if (errLevelB < 3) {
 8005692:	4b63      	ldr	r3, [pc, #396]	; (8005820 <StartTask+0x18ac>)
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b02      	cmp	r3, #2
 8005698:	f200 82ba 	bhi.w	8005c10 <StartTask+0x1c9c>
    					//  B ,      
    					blk->blockB = rda5807_Get_reg(RDA5807M_REG_BLOCK_B);
 800569c:	200d      	movs	r0, #13
 800569e:	f001 f903 	bl	80068a8 <rda5807_Get_reg>
 80056a2:	4603      	mov	r3, r0
 80056a4:	461a      	mov	r2, r3
 80056a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056aa:	805a      	strh	r2, [r3, #2]
    					if (!PTy_printed) { //    PTy
 80056ac:	4b5d      	ldr	r3, [pc, #372]	; (8005824 <StartTask+0x18b0>)
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	f083 0301 	eor.w	r3, r3, #1
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d025      	beq.n	8005706 <StartTask+0x1792>
    						if (PTy == (blk->blockB & RDS_ALL_PTY_MASK) >> RDS_ALL_PTY_SHIFT) {
 80056ba:	4b5b      	ldr	r3, [pc, #364]	; (8005828 <StartTask+0x18b4>)
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c4:	885b      	ldrh	r3, [r3, #2]
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	115b      	asrs	r3, r3, #5
 80056ca:	f003 031f 	and.w	r3, r3, #31
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d10e      	bne.n	80056f0 <StartTask+0x177c>
    							Report(1, "[RDS] PlayType: %s\r\n", namePTy[PTy]);
 80056d2:	4b55      	ldr	r3, [pc, #340]	; (8005828 <StartTask+0x18b4>)
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	461a      	mov	r2, r3
 80056d8:	4b54      	ldr	r3, [pc, #336]	; (800582c <StartTask+0x18b8>)
 80056da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056de:	461a      	mov	r2, r3
 80056e0:	4953      	ldr	r1, [pc, #332]	; (8005830 <StartTask+0x18bc>)
 80056e2:	2001      	movs	r0, #1
 80056e4:	f7fd fce0 	bl	80030a8 <Report>
    							PTy_printed = true;
 80056e8:	4b4e      	ldr	r3, [pc, #312]	; (8005824 <StartTask+0x18b0>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]
 80056ee:	e00a      	b.n	8005706 <StartTask+0x1792>
    						} else {
    							PTy = (blk->blockB & RDS_ALL_PTY_MASK) >> RDS_ALL_PTY_SHIFT;
 80056f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056f4:	885b      	ldrh	r3, [r3, #2]
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	115b      	asrs	r3, r3, #5
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f003 031f 	and.w	r3, r3, #31
 8005700:	b2da      	uxtb	r2, r3
 8005702:	4b49      	ldr	r3, [pc, #292]	; (8005828 <StartTask+0x18b4>)
 8005704:	701a      	strb	r2, [r3, #0]
    				        }
    				    }
    					groupType = (blk->blockB & RDS_ALL_GROUPTYPE_MASK) >> RDS_ALL_GROUPTYPE_SHIFT;
 8005706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800570a:	885b      	ldrh	r3, [r3, #2]
 800570c:	b29b      	uxth	r3, r3
 800570e:	0b1b      	lsrs	r3, r3, #12
 8005710:	b29b      	uxth	r3, r3
 8005712:	b2da      	uxtb	r2, r3
 8005714:	4b47      	ldr	r3, [pc, #284]	; (8005834 <StartTask+0x18c0>)
 8005716:	701a      	strb	r2, [r3, #0]
    					groupVer = (blk->blockB & RDS_ALL_GROUPVER) > 0;
 8005718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800571c:	885b      	ldrh	r3, [r3, #2]
 800571e:	b29b      	uxth	r3, r3
 8005720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005724:	2b00      	cmp	r3, #0
 8005726:	bfcc      	ite	gt
 8005728:	2301      	movgt	r3, #1
 800572a:	2300      	movle	r3, #0
 800572c:	b2db      	uxtb	r3, r3
 800572e:	461a      	mov	r2, r3
 8005730:	4b41      	ldr	r3, [pc, #260]	; (8005838 <StartTask+0x18c4>)
 8005732:	701a      	strb	r2, [r3, #0]
    					uint16_t reg10 = rda5807_Get_reg(RDA5807M_REG_BLER_CD);//getRegister(RDA5807M_REG_BLER_CD);
 8005734:	2010      	movs	r0, #16
 8005736:	f001 f8b7 	bl	80068a8 <rda5807_Get_reg>
 800573a:	4603      	mov	r3, r0
 800573c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
    					errLevelC = (reg10 & RDA5807M_BLERC_MASK) >> RDA5807M_BLERC_SHIFT;
 8005740:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005744:	0b9b      	lsrs	r3, r3, #14
 8005746:	b29b      	uxth	r3, r3
 8005748:	b2da      	uxtb	r2, r3
 800574a:	4b3c      	ldr	r3, [pc, #240]	; (800583c <StartTask+0x18c8>)
 800574c:	701a      	strb	r2, [r3, #0]
    					errLevelD = (reg10 & RDA5807M_BLERD_MASK) >> RDA5807M_BLERD_SHIFT;
 800574e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005752:	131b      	asrs	r3, r3, #12
 8005754:	b2db      	uxtb	r3, r3
 8005756:	f003 0303 	and.w	r3, r3, #3
 800575a:	b2da      	uxtb	r2, r3
 800575c:	4b38      	ldr	r3, [pc, #224]	; (8005840 <StartTask+0x18cc>)
 800575e:	701a      	strb	r2, [r3, #0]
    					// ************* 0A, 0B - PSName, PTY ************
    					if ((groupType == 0) && (errLevelD < 3)) {
 8005760:	4b34      	ldr	r3, [pc, #208]	; (8005834 <StartTask+0x18c0>)
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	f040 8118 	bne.w	800599a <StartTask+0x1a26>
 800576a:	4b35      	ldr	r3, [pc, #212]	; (8005840 <StartTask+0x18cc>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	2b02      	cmp	r3, #2
 8005770:	f200 8113 	bhi.w	800599a <StartTask+0x1a26>
    						//    PSName  :
    						blk->blockD = rda5807_Get_reg(RDA5807M_REG_BLOCK_D);
 8005774:	200f      	movs	r0, #15
 8005776:	f001 f897 	bl	80068a8 <rda5807_Get_reg>
 800577a:	4603      	mov	r3, r0
 800577c:	461a      	mov	r2, r3
 800577e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005782:	80da      	strh	r2, [r3, #6]
    						char c = blk->blockD >> 8; //  
 8005784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005788:	88db      	ldrh	r3, [r3, #6]
 800578a:	b29b      	uxth	r3, r3
 800578c:	0a1b      	lsrs	r3, r3, #8
 800578e:	b29b      	uxth	r3, r3
 8005790:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
    						uint8_t i = (blk->blockB & RDS_GROUP0_C1C0_MASK) << 1; //    PSName
 8005794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005798:	885b      	ldrh	r3, [r3, #2]
 800579a:	b29b      	uxth	r3, r3
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f003 0306 	and.w	r3, r3, #6
 80057a4:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc
    						if (PSName[i] != c) { //  
 80057a8:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80057ac:	4a25      	ldr	r2, [pc, #148]	; (8005844 <StartTask+0x18d0>)
 80057ae:	5cd3      	ldrb	r3, [r2, r3]
 80057b0:	f897 20bd 	ldrb.w	r2, [r7, #189]	; 0xbd
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d049      	beq.n	800584c <StartTask+0x18d8>
    							PSNameUpdated &= ~(1 << i);//!(1 << i); //    PSNameUpdated
 80057b8:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80057bc:	2201      	movs	r2, #1
 80057be:	fa02 f303 	lsl.w	r3, r2, r3
 80057c2:	b25b      	sxtb	r3, r3
 80057c4:	43db      	mvns	r3, r3
 80057c6:	b25a      	sxtb	r2, r3
 80057c8:	4b1f      	ldr	r3, [pc, #124]	; (8005848 <StartTask+0x18d4>)
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	b25b      	sxtb	r3, r3
 80057ce:	4013      	ands	r3, r2
 80057d0:	b25b      	sxtb	r3, r3
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	4b1c      	ldr	r3, [pc, #112]	; (8005848 <StartTask+0x18d4>)
 80057d6:	701a      	strb	r2, [r3, #0]
    							PSName[i] = c;
 80057d8:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80057dc:	4919      	ldr	r1, [pc, #100]	; (8005844 <StartTask+0x18d0>)
 80057de:	f897 20bd 	ldrb.w	r2, [r7, #189]	; 0xbd
 80057e2:	54ca      	strb	r2, [r1, r3]
 80057e4:	e040      	b.n	8005868 <StartTask+0x18f4>
 80057e6:	bf00      	nop
 80057e8:	20000104 	.word	0x20000104
 80057ec:	20000100 	.word	0x20000100
 80057f0:	20001fb0 	.word	0x20001fb0
 80057f4:	20001fa0 	.word	0x20001fa0
 80057f8:	20002fbc 	.word	0x20002fbc
 80057fc:	20002fb8 	.word	0x20002fb8
 8005800:	10624dd3 	.word	0x10624dd3
 8005804:	08018830 	.word	0x08018830
 8005808:	08018844 	.word	0x08018844
 800580c:	20002fe8 	.word	0x20002fe8
 8005810:	20002fe0 	.word	0x20002fe0
 8005814:	200033c4 	.word	0x200033c4
 8005818:	200033c6 	.word	0x200033c6
 800581c:	200033c2 	.word	0x200033c2
 8005820:	200033c7 	.word	0x200033c7
 8005824:	200033cc 	.word	0x200033cc
 8005828:	200001b8 	.word	0x200001b8
 800582c:	20000138 	.word	0x20000138
 8005830:	08018848 	.word	0x08018848
 8005834:	200033ca 	.word	0x200033ca
 8005838:	200033cb 	.word	0x200033cb
 800583c:	200033c8 	.word	0x200033c8
 8005840:	200033c9 	.word	0x200033c9
 8005844:	200033d0 	.word	0x200033d0
 8005848:	200033e5 	.word	0x200033e5
    						} else {//  ,    PSNameUpdated:
    							PSNameUpdated |= 1 << i;
 800584c:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8005850:	2201      	movs	r2, #1
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	b25a      	sxtb	r2, r3
 8005858:	4ba7      	ldr	r3, [pc, #668]	; (8005af8 <StartTask+0x1b84>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	b25b      	sxtb	r3, r3
 800585e:	4313      	orrs	r3, r2
 8005860:	b25b      	sxtb	r3, r3
 8005862:	b2da      	uxtb	r2, r3
 8005864:	4ba4      	ldr	r3, [pc, #656]	; (8005af8 <StartTask+0x1b84>)
 8005866:	701a      	strb	r2, [r3, #0]
    				        }
    						//    
    						c = blk->blockD & 255;
 8005868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800586c:	88db      	ldrh	r3, [r3, #6]
 800586e:	b29b      	uxth	r3, r3
 8005870:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
    						i++;
 8005874:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8005878:	3301      	adds	r3, #1
 800587a:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc
    						if (PSName[i] != c) {
 800587e:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8005882:	4a9e      	ldr	r2, [pc, #632]	; (8005afc <StartTask+0x1b88>)
 8005884:	5cd3      	ldrb	r3, [r2, r3]
 8005886:	f897 20bd 	ldrb.w	r2, [r7, #189]	; 0xbd
 800588a:	429a      	cmp	r2, r3
 800588c:	d016      	beq.n	80058bc <StartTask+0x1948>
    							PSNameUpdated &= ~(1 << i);//!(1 << i);
 800588e:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8005892:	2201      	movs	r2, #1
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	b25b      	sxtb	r3, r3
 800589a:	43db      	mvns	r3, r3
 800589c:	b25a      	sxtb	r2, r3
 800589e:	4b96      	ldr	r3, [pc, #600]	; (8005af8 <StartTask+0x1b84>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	b25b      	sxtb	r3, r3
 80058a4:	4013      	ands	r3, r2
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	4b93      	ldr	r3, [pc, #588]	; (8005af8 <StartTask+0x1b84>)
 80058ac:	701a      	strb	r2, [r3, #0]
    							PSName[i] = c;
 80058ae:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80058b2:	4992      	ldr	r1, [pc, #584]	; (8005afc <StartTask+0x1b88>)
 80058b4:	f897 20bd 	ldrb.w	r2, [r7, #189]	; 0xbd
 80058b8:	54ca      	strb	r2, [r1, r3]
 80058ba:	e00d      	b.n	80058d8 <StartTask+0x1964>
    				        } else {
    				        	PSNameUpdated |= 1 << i;
 80058bc:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80058c0:	2201      	movs	r2, #1
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	b25a      	sxtb	r2, r3
 80058c8:	4b8b      	ldr	r3, [pc, #556]	; (8005af8 <StartTask+0x1b84>)
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	b25b      	sxtb	r3, r3
 80058ce:	4313      	orrs	r3, r2
 80058d0:	b25b      	sxtb	r3, r3
 80058d2:	b2da      	uxtb	r2, r3
 80058d4:	4b88      	ldr	r3, [pc, #544]	; (8005af8 <StartTask+0x1b84>)
 80058d6:	701a      	strb	r2, [r3, #0]
    				        }
    						//   8   PSNameUpdated ,   PSName  
    						if (PSNameUpdated == 255) {
 80058d8:	4b87      	ldr	r3, [pc, #540]	; (8005af8 <StartTask+0x1b84>)
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2bff      	cmp	r3, #255	; 0xff
 80058de:	d15c      	bne.n	800599a <StartTask+0x1a26>
    							//     
    							if (strcmp(PSName, PSName_prev) != 0) {
 80058e0:	4987      	ldr	r1, [pc, #540]	; (8005b00 <StartTask+0x1b8c>)
 80058e2:	4886      	ldr	r0, [pc, #536]	; (8005afc <StartTask+0x1b88>)
 80058e4:	f7fa fc74 	bl	80001d0 <strcmp>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d055      	beq.n	800599a <StartTask+0x1a26>
    								Report(1, "[RDS] Station: %s\r\n", PSName);
 80058ee:	4a83      	ldr	r2, [pc, #524]	; (8005afc <StartTask+0x1b88>)
 80058f0:	4984      	ldr	r1, [pc, #528]	; (8005b04 <StartTask+0x1b90>)
 80058f2:	2001      	movs	r0, #1
 80058f4:	f7fd fbd8 	bl	80030a8 <Report>
    								strcpy(PSName_prev, PSName);
 80058f8:	4980      	ldr	r1, [pc, #512]	; (8005afc <StartTask+0x1b88>)
 80058fa:	4881      	ldr	r0, [pc, #516]	; (8005b00 <StartTask+0x1b8c>)
 80058fc:	f00e fe28 	bl	8014550 <strcpy>
    								//
#ifdef SET_DISPLAY
    								int lens = strlen(PSName);
 8005900:	487e      	ldr	r0, [pc, #504]	; (8005afc <StartTask+0x1b88>)
 8005902:	f7fa fc6f 	bl	80001e4 <strlen>
 8005906:	4603      	mov	r3, r0
 8005908:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    								if (lens > 15) lens = 15;
 800590c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005910:	2b0f      	cmp	r3, #15
 8005912:	dd02      	ble.n	800591a <StartTask+0x19a6>
 8005914:	230f      	movs	r3, #15
 8005916:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    								ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 800591a:	4b7b      	ldr	r3, [pc, #492]	; (8005b08 <StartTask+0x1b94>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	785b      	ldrb	r3, [r3, #1]
 8005920:	b29b      	uxth	r3, r3
 8005922:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005926:	b29b      	uxth	r3, r3
 8005928:	b219      	sxth	r1, r3
 800592a:	4b77      	ldr	r3, [pc, #476]	; (8005b08 <StartTask+0x1b94>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	785b      	ldrb	r3, [r3, #1]
 8005930:	b21b      	sxth	r3, r3
 8005932:	2200      	movs	r2, #0
 8005934:	9200      	str	r2, [sp, #0]
 8005936:	227f      	movs	r2, #127	; 0x7f
 8005938:	2000      	movs	r0, #0
 800593a:	f7fc fa84 	bl	8001e46 <ST7565_DrawFilledRectangle>
    								int dl = sprintf(tmp, "RDS : %.*s", lens, PSName);
 800593e:	4b6f      	ldr	r3, [pc, #444]	; (8005afc <StartTask+0x1b88>)
 8005940:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8005944:	4971      	ldr	r1, [pc, #452]	; (8005b0c <StartTask+0x1b98>)
 8005946:	4872      	ldr	r0, [pc, #456]	; (8005b10 <StartTask+0x1b9c>)
 8005948:	f00e fd92 	bl	8014470 <siprintf>
 800594c:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
    								int x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8005950:	4b6d      	ldr	r3, [pc, #436]	; (8005b08 <StartTask+0x1b94>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800595c:	fb02 f303 	mul.w	r3, r2, r3
 8005960:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8005964:	105b      	asrs	r3, r3, #1
 8005966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800596a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    								ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 800596e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005972:	b218      	sxth	r0, r3
 8005974:	4b64      	ldr	r3, [pc, #400]	; (8005b08 <StartTask+0x1b94>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	785b      	ldrb	r3, [r3, #1]
 800597a:	b29b      	uxth	r3, r3
 800597c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005980:	b29b      	uxth	r3, r3
 8005982:	b219      	sxth	r1, r3
 8005984:	4b60      	ldr	r3, [pc, #384]	; (8005b08 <StartTask+0x1b94>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2201      	movs	r2, #1
 800598a:	9201      	str	r2, [sp, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	9200      	str	r2, [sp, #0]
 8005990:	4a5f      	ldr	r2, [pc, #380]	; (8005b10 <StartTask+0x1b9c>)
 8005992:	f7fb ffff 	bl	8001994 <ST7565_Print>
    								ST7565_Update();
 8005996:	f7fb fe4d 	bl	8001634 <ST7565_Update>
    								//
    				        	}
    				        }
    				    } // PSName, PTy end
    					// ******** 4A - Clock time and date ********
    					if ((groupType == 4) && (groupVer == 0) && (errLevelC < 3) && (errLevelD < 3)) {
 800599a:	4b5e      	ldr	r3, [pc, #376]	; (8005b14 <StartTask+0x1ba0>)
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	2b04      	cmp	r3, #4
 80059a0:	f040 8136 	bne.w	8005c10 <StartTask+0x1c9c>
 80059a4:	4b5c      	ldr	r3, [pc, #368]	; (8005b18 <StartTask+0x1ba4>)
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	f040 8131 	bne.w	8005c10 <StartTask+0x1c9c>
 80059ae:	4b5b      	ldr	r3, [pc, #364]	; (8005b1c <StartTask+0x1ba8>)
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	f200 812c 	bhi.w	8005c10 <StartTask+0x1c9c>
 80059b8:	4b59      	ldr	r3, [pc, #356]	; (8005b20 <StartTask+0x1bac>)
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	2b02      	cmp	r3, #2
 80059be:	f200 8127 	bhi.w	8005c10 <StartTask+0x1c9c>
    						blk->blockC = rda5807_Get_reg(RDA5807M_REG_BLOCK_C);
 80059c2:	200e      	movs	r0, #14
 80059c4:	f000 ff70 	bl	80068a8 <rda5807_Get_reg>
 80059c8:	4603      	mov	r3, r0
 80059ca:	461a      	mov	r2, r3
 80059cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059d0:	809a      	strh	r2, [r3, #4]
    						blk->blockD = rda5807_Get_reg(RDA5807M_REG_BLOCK_D);
 80059d2:	200f      	movs	r0, #15
 80059d4:	f000 ff68 	bl	80068a8 <rda5807_Get_reg>
 80059d8:	4603      	mov	r3, r0
 80059da:	461a      	mov	r2, r3
 80059dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e0:	80da      	strh	r2, [r3, #6]
    						uint16_t year;
    						uint8_t month, day;
    						unsigned long MJD = (blk->blockB & RDS_GROUP4A_MJD15_16_MASK);
 80059e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e6:	885b      	ldrh	r3, [r3, #2]
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    						MJD = (MJD << 15) | (blk->blockC >> RDS_GROUP4A_MJD0_14_SHIFT);
 80059f2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80059f6:	03db      	lsls	r3, r3, #15
 80059f8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80059fc:	8892      	ldrh	r2, [r2, #4]
 80059fe:	b292      	uxth	r2, r2
 8005a00:	0852      	lsrs	r2, r2, #1
 8005a02:	b292      	uxth	r2, r2
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    						Report(1, "[RDS] Date: ");
 8005a0a:	4946      	ldr	r1, [pc, #280]	; (8005b24 <StartTask+0x1bb0>)
 8005a0c:	2001      	movs	r0, #1
 8005a0e:	f7fd fb4b 	bl	80030a8 <Report>
    						if ((MJD < 58844) || (MJD > 62497)) {
 8005a12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005a16:	f24e 52db 	movw	r2, #58843	; 0xe5db
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d905      	bls.n	8005a2a <StartTask+0x1ab6>
 8005a1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005a22:	f24f 4221 	movw	r2, #62497	; 0xf421
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d904      	bls.n	8005a34 <StartTask+0x1ac0>
    							Report(0, "decode error\r\n");
 8005a2a:	493f      	ldr	r1, [pc, #252]	; (8005b28 <StartTask+0x1bb4>)
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	f7fd fb3b 	bl	80030a8 <Report>
 8005a32:	e033      	b.n	8005a9c <StartTask+0x1b28>
    				        } else {
    				        	MJDDecode(MJD, &year, &month, &day);
 8005a34:	f107 0308 	add.w	r3, r7, #8
 8005a38:	f107 0209 	add.w	r2, r7, #9
 8005a3c:	f107 010a 	add.w	r1, r7, #10
 8005a40:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8005a44:	f7fd fba4 	bl	8003190 <MJDDecode>
    				        	if ((day <= 31) && (month <= 12)) {
 8005a48:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005a4c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	2b1f      	cmp	r3, #31
 8005a54:	d81e      	bhi.n	8005a94 <StartTask+0x1b20>
 8005a56:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005a5a:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b0c      	cmp	r3, #12
 8005a62:	d817      	bhi.n	8005a94 <StartTask+0x1b20>
    				        		Report(0, "%02u.%02u.%04u\r\n", day, month, year);
 8005a64:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005a68:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005a74:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005a80:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8005a84:	881b      	ldrh	r3, [r3, #0]
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4928      	ldr	r1, [pc, #160]	; (8005b2c <StartTask+0x1bb8>)
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	f7fd fb0b 	bl	80030a8 <Report>
 8005a92:	e003      	b.n	8005a9c <StartTask+0x1b28>
    				            } else {
    				            	Report(0, "decode error\r\n");
 8005a94:	4924      	ldr	r1, [pc, #144]	; (8005b28 <StartTask+0x1bb4>)
 8005a96:	2000      	movs	r0, #0
 8005a98:	f7fd fb06 	bl	80030a8 <Report>
    				            }
    				        }
    						uint8_t hours = (blk->blockC & RDS_GROUP4A_HOURS4_MASK) << 4;
 8005a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa0:	889b      	ldrh	r3, [r3, #4]
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	011b      	lsls	r3, r3, #4
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    						hours |= (blk->blockD & RDS_GROUP4A_HOURS0_3_MASK) >> RDS_GROUP4A_HOURS0_3_SHIFT;
 8005ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ab4:	88db      	ldrh	r3, [r3, #6]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	0b1b      	lsrs	r3, r3, #12
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	b2da      	uxtb	r2, r3
 8005abe:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    						uint8_t minutes = (blk->blockD & RDS_GROUP4A_MINUTES_MASK) >> RDS_GROUP4A_MINUTES_SHIFT;
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005acc:	88db      	ldrh	r3, [r3, #6]
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	119b      	asrs	r3, r3, #6
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ad8:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
    						if ((hours > 23) || (minutes > 59))
 8005adc:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8005ae0:	2b17      	cmp	r3, #23
 8005ae2:	d803      	bhi.n	8005aec <StartTask+0x1b78>
 8005ae4:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8005ae8:	2b3b      	cmp	r3, #59	; 0x3b
 8005aea:	d923      	bls.n	8005b34 <StartTask+0x1bc0>
    							Report(1, "[RDS] Time: decode error\r\n");
 8005aec:	4910      	ldr	r1, [pc, #64]	; (8005b30 <StartTask+0x1bbc>)
 8005aee:	2001      	movs	r0, #1
 8005af0:	f7fd fada 	bl	80030a8 <Report>
 8005af4:	e08c      	b.n	8005c10 <StartTask+0x1c9c>
 8005af6:	bf00      	nop
 8005af8:	200033e5 	.word	0x200033e5
 8005afc:	200033d0 	.word	0x200033d0
 8005b00:	200033dc 	.word	0x200033dc
 8005b04:	08018860 	.word	0x08018860
 8005b08:	20002fc8 	.word	0x20002fc8
 8005b0c:	08018874 	.word	0x08018874
 8005b10:	20001308 	.word	0x20001308
 8005b14:	200033ca 	.word	0x200033ca
 8005b18:	200033cb 	.word	0x200033cb
 8005b1c:	200033c8 	.word	0x200033c8
 8005b20:	200033c9 	.word	0x200033c9
 8005b24:	08018880 	.word	0x08018880
 8005b28:	08018890 	.word	0x08018890
 8005b2c:	080188a0 	.word	0x080188a0
 8005b30:	080188b4 	.word	0x080188b4
    				        else {
    				        	long timeInMinutes = hours * 60 + minutes;
 8005b34:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 8005b38:	4613      	mov	r3, r2
 8005b3a:	011b      	lsls	r3, r3, #4
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	461a      	mov	r2, r3
 8005b42:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8005b46:	4413      	add	r3, r2
 8005b48:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    				        	//uint8_t LTO = blk->blockD & RDS_GROUP4A_LTO_MASK;
    				        	if (blk->blockD & RDS_GROUP4A_LTO_SIGN_MASK) {
 8005b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b50:	88db      	ldrh	r3, [r3, #6]
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	f003 0320 	and.w	r3, r3, #32
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01a      	beq.n	8005b92 <StartTask+0x1c1e>
    				        		timeInMinutes -= (blk->blockD & RDS_GROUP4A_LTO_MASK) * 30;
 8005b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b60:	88db      	ldrh	r3, [r3, #6]
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	f003 021f 	and.w	r2, r3, #31
 8005b68:	4613      	mov	r3, r2
 8005b6a:	0112      	lsls	r2, r2, #4
 8005b6c:	1a9b      	subs	r3, r3, r2
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	461a      	mov	r2, r3
 8005b72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b76:	4413      	add	r3, r2
 8005b78:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    				        		if (timeInMinutes < 0) timeInMinutes += 60 * 24;
 8005b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	da21      	bge.n	8005bc8 <StartTask+0x1c54>
 8005b84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005b88:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8005b8c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8005b90:	e01a      	b.n	8005bc8 <StartTask+0x1c54>
    				            } else {
    				            	timeInMinutes += (blk->blockD & RDS_GROUP4A_LTO_MASK) * 30;
 8005b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b96:	88db      	ldrh	r3, [r3, #6]
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	f003 021f 	and.w	r2, r3, #31
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	011b      	lsls	r3, r3, #4
 8005ba2:	1a9b      	subs	r3, r3, r2
 8005ba4:	005b      	lsls	r3, r3, #1
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bac:	4413      	add	r3, r2
 8005bae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    				            	if (timeInMinutes > 60 * 24) timeInMinutes -= 60 * 24;
 8005bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bb6:	f5b3 6fb4 	cmp.w	r3, #1440	; 0x5a0
 8005bba:	dd05      	ble.n	8005bc8 <StartTask+0x1c54>
 8005bbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bc0:	f5a3 63b4 	sub.w	r3, r3, #1440	; 0x5a0
 8005bc4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    				            }
    				        	hours = timeInMinutes / 60;
 8005bc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005bcc:	4a59      	ldr	r2, [pc, #356]	; (8005d34 <StartTask+0x1dc0>)
 8005bce:	fb82 1203 	smull	r1, r2, r2, r3
 8005bd2:	441a      	add	r2, r3
 8005bd4:	1152      	asrs	r2, r2, #5
 8005bd6:	17db      	asrs	r3, r3, #31
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    				        	minutes = timeInMinutes % 60;
 8005bde:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005be2:	4b54      	ldr	r3, [pc, #336]	; (8005d34 <StartTask+0x1dc0>)
 8005be4:	fb83 1302 	smull	r1, r3, r3, r2
 8005be8:	4413      	add	r3, r2
 8005bea:	1159      	asrs	r1, r3, #5
 8005bec:	17d3      	asrs	r3, r2, #31
 8005bee:	1ac9      	subs	r1, r1, r3
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	011b      	lsls	r3, r3, #4
 8005bf4:	1a5b      	subs	r3, r3, r1
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	1ad1      	subs	r1, r2, r3
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
    				        	Report(1, "[RDS] Time: %02u:%02u\r\n", hours, minutes);
 8005c00:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 8005c04:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8005c08:	494b      	ldr	r1, [pc, #300]	; (8005d38 <StartTask+0x1dc4>)
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	f7fd fa4c 	bl	80030a8 <Report>
    				        }
    				    }
    				}
    			}
    			readyRds = rda5807_Get_RDSReady();
 8005c10:	f000 fe2c 	bl	800686c <rda5807_Get_RDSReady>
 8005c14:	4603      	mov	r3, r0
 8005c16:	461a      	mov	r2, r3
 8005c18:	4b48      	ldr	r3, [pc, #288]	; (8005d3c <StartTask+0x1dc8>)
 8005c1a:	701a      	strb	r2, [r3, #0]
    	}
#endif
    	//
    	//
    	//
    	if (devError) {
 8005c1c:	4b48      	ldr	r3, [pc, #288]	; (8005d40 <StartTask+0x1dcc>)
 8005c1e:	881b      	ldrh	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d04f      	beq.n	8005cc4 <StartTask+0x1d50>
    		errLedOn(true);
 8005c24:	2001      	movs	r0, #1
 8005c26:	f7fd f8cb 	bl	8002dc0 <errLedOn>
    		HAL_Delay(50);
 8005c2a:	2032      	movs	r0, #50	; 0x32
 8005c2c:	f002 f9c6 	bl	8007fbc <HAL_Delay>
    		errLedOn(false);
 8005c30:	2000      	movs	r0, #0
 8005c32:	f7fd f8c5 	bl	8002dc0 <errLedOn>
    		if (last_devError != devError) {
 8005c36:	4b43      	ldr	r3, [pc, #268]	; (8005d44 <StartTask+0x1dd0>)
 8005c38:	881a      	ldrh	r2, [r3, #0]
 8005c3a:	4b41      	ldr	r3, [pc, #260]	; (8005d40 <StartTask+0x1dcc>)
 8005c3c:	881b      	ldrh	r3, [r3, #0]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d04a      	beq.n	8005cd8 <StartTask+0x1d64>
    			last_devError = devError;
 8005c42:	4b3f      	ldr	r3, [pc, #252]	; (8005d40 <StartTask+0x1dcc>)
 8005c44:	881a      	ldrh	r2, [r3, #0]
 8005c46:	4b3f      	ldr	r3, [pc, #252]	; (8005d44 <StartTask+0x1dd0>)
 8005c48:	801a      	strh	r2, [r3, #0]
    			tmp[0] = '\0';
 8005c4a:	4b3f      	ldr	r3, [pc, #252]	; (8005d48 <StartTask+0x1dd4>)
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	701a      	strb	r2, [r3, #0]
    			uint16_t er = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
    			for (int8_t i = 0; i < MAX_ERR_CODE; i++) {
 8005c56:	2300      	movs	r3, #0
 8005c58:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 8005c5c:	e025      	b.n	8005caa <StartTask+0x1d36>
    				er = devError & all_devErr[i];
 8005c5e:	f997 310b 	ldrsb.w	r3, [r7, #267]	; 0x10b
 8005c62:	4a3a      	ldr	r2, [pc, #232]	; (8005d4c <StartTask+0x1dd8>)
 8005c64:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005c68:	4b35      	ldr	r3, [pc, #212]	; (8005d40 <StartTask+0x1dcc>)
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
    				if (er) sprintf(tmp+strlen(tmp), " '%s'", errName(er));
 8005c72:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d010      	beq.n	8005c9c <StartTask+0x1d28>
 8005c7a:	4833      	ldr	r0, [pc, #204]	; (8005d48 <StartTask+0x1dd4>)
 8005c7c:	f7fa fab2 	bl	80001e4 <strlen>
 8005c80:	4603      	mov	r3, r0
 8005c82:	4a31      	ldr	r2, [pc, #196]	; (8005d48 <StartTask+0x1dd4>)
 8005c84:	189c      	adds	r4, r3, r2
 8005c86:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7fc f996 	bl	8001fbc <errName>
 8005c90:	4603      	mov	r3, r0
 8005c92:	461a      	mov	r2, r3
 8005c94:	492e      	ldr	r1, [pc, #184]	; (8005d50 <StartTask+0x1ddc>)
 8005c96:	4620      	mov	r0, r4
 8005c98:	f00e fbea 	bl	8014470 <siprintf>
    			for (int8_t i = 0; i < MAX_ERR_CODE; i++) {
 8005c9c:	f997 310b 	ldrsb.w	r3, [r7, #267]	; 0x10b
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 8005caa:	f997 310b 	ldrsb.w	r3, [r7, #267]	; 0x10b
 8005cae:	2b09      	cmp	r3, #9
 8005cb0:	ddd5      	ble.n	8005c5e <StartTask+0x1cea>
    			}
    			Report(1, "Error 0x%04X %s\r\n", devError, tmp);
 8005cb2:	4b23      	ldr	r3, [pc, #140]	; (8005d40 <StartTask+0x1dcc>)
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	4b23      	ldr	r3, [pc, #140]	; (8005d48 <StartTask+0x1dd4>)
 8005cba:	4926      	ldr	r1, [pc, #152]	; (8005d54 <StartTask+0x1de0>)
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	f7fd f9f3 	bl	80030a8 <Report>
 8005cc2:	e009      	b.n	8005cd8 <StartTask+0x1d64>
    		}
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 8005cc4:	2108      	movs	r1, #8
 8005cc6:	4824      	ldr	r0, [pc, #144]	; (8005d58 <StartTask+0x1de4>)
 8005cc8:	f002 feac 	bl	8008a24 <HAL_GPIO_ReadPin>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <StartTask+0x1d64>
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	f7fd f874 	bl	8002dc0 <errLedOn>
    while (!restart) {
 8005cd8:	4b20      	ldr	r3, [pc, #128]	; (8005d5c <StartTask+0x1de8>)
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f43e acc2 	beq.w	8004668 <StartTask+0x6f4>
    	//
    	//
    	//
    }//while (!restart)

    uint8_t sch = 3;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a
    while (!ird_exit && sch) {
 8005cea:	e008      	b.n	8005cfe <StartTask+0x1d8a>
    	HAL_Delay(1000);
 8005cec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005cf0:	f002 f964 	bl	8007fbc <HAL_Delay>
    	sch--;
 8005cf4:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a
    while (!ird_exit && sch) {
 8005cfe:	4b18      	ldr	r3, [pc, #96]	; (8005d60 <StartTask+0x1dec>)
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f083 0301 	eor.w	r3, r3, #1
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <StartTask+0x1da2>
 8005d0e:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1ea      	bne.n	8005cec <StartTask+0x1d78>
    }

    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 8005d16:	4b13      	ldr	r3, [pc, #76]	; (8005d64 <StartTask+0x1df0>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	4912      	ldr	r1, [pc, #72]	; (8005d68 <StartTask+0x1df4>)
 8005d20:	2001      	movs	r0, #1
 8005d22:	f7fd f9c1 	bl	80030a8 <Report>

    HAL_Delay(350);
 8005d26:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8005d2a:	f002 f947 	bl	8007fbc <HAL_Delay>


    NVIC_SystemReset();
 8005d2e:	f7fc f8e3 	bl	8001ef8 <__NVIC_SystemReset>
 8005d32:	bf00      	nop
 8005d34:	88888889 	.word	0x88888889
 8005d38:	080188d0 	.word	0x080188d0
 8005d3c:	20002fe8 	.word	0x20002fe8
 8005d40:	20001b88 	.word	0x20001b88
 8005d44:	20001b8a 	.word	0x20001b8a
 8005d48:	20001308 	.word	0x20001308
 8005d4c:	08019580 	.word	0x08019580
 8005d50:	080188e8 	.word	0x080188e8
 8005d54:	080188f0 	.word	0x080188f0
 8005d58:	48000800 	.word	0x48000800
 8005d5c:	20001f9c 	.word	0x20001f9c
 8005d60:	20000135 	.word	0x20000135
 8005d64:	20001f9f 	.word	0x20001f9f
 8005d68:	08018904 	.word	0x08018904

08005d6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d6c:	b5b0      	push	{r4, r5, r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a79      	ldr	r2, [pc, #484]	; (8005f60 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d102      	bne.n	8005d84 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8005d7e:	f002 f8fd 	bl	8007f7c <HAL_IncTick>
		}
		//
	}
#endif
  /* USER CODE END Callback 1 */
}
 8005d82:	e0e8      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
	if (htim->Instance == TIM4) {
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a76      	ldr	r2, [pc, #472]	; (8005f64 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d13a      	bne.n	8005e04 <HAL_TIM_PeriodElapsedCallback+0x98>
		msCounter++;//inc_msCounter();
 8005d8e:	4b76      	ldr	r3, [pc, #472]	; (8005f68 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	1c54      	adds	r4, r2, #1
 8005d96:	f143 0500 	adc.w	r5, r3, #0
 8005d9a:	4b73      	ldr	r3, [pc, #460]	; (8005f68 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005d9c:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 8005da0:	4b71      	ldr	r3, [pc, #452]	; (8005f68 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005da2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005da6:	f04f 0264 	mov.w	r2, #100	; 0x64
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	f7fa ffcb 	bl	8000d48 <__aeabi_uldivmod>
 8005db2:	4313      	orrs	r3, r2
 8005db4:	f040 80cf 	bne.w	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
			secCounter++;
 8005db8:	4b6c      	ldr	r3, [pc, #432]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x200>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	4a6b      	ldr	r2, [pc, #428]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x200>)
 8005dc0:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 8005dc2:	2102      	movs	r1, #2
 8005dc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dc8:	f002 fe5c 	bl	8008a84 <HAL_GPIO_TogglePin>
		  	if (startSec) {
 8005dcc:	4b68      	ldr	r3, [pc, #416]	; (8005f70 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80bf 	beq.w	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
		  		int ev = evt_Sec;
 8005dd8:	2308      	movs	r3, #8
 8005dda:	60bb      	str	r3, [r7, #8]
		  		if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0) != osOK) devError |= devEVT;
 8005ddc:	4b65      	ldr	r3, [pc, #404]	; (8005f74 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8005dde:	6818      	ldr	r0, [r3, #0]
 8005de0:	f107 0108 	add.w	r1, r7, #8
 8005de4:	2300      	movs	r3, #0
 8005de6:	2200      	movs	r2, #0
 8005de8:	f00a f99c 	bl	8010124 <osMessageQueuePut>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 80b1 	beq.w	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8005df4:	4b60      	ldr	r3, [pc, #384]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8005df6:	881b      	ldrh	r3, [r3, #0]
 8005df8:	f043 0310 	orr.w	r3, r3, #16
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	4b5e      	ldr	r3, [pc, #376]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8005e00:	801a      	strh	r2, [r3, #0]
}
 8005e02:	e0a8      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
	if (htim->Instance == TIM6) {
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a5c      	ldr	r2, [pc, #368]	; (8005f7c <HAL_TIM_PeriodElapsedCallback+0x210>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	f040 809a 	bne.w	8005f44 <HAL_TIM_PeriodElapsedCallback+0x1d8>
		uint8_t irdata = RECIV_PIN; //   
 8005e10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e14:	485a      	ldr	r0, [pc, #360]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8005e16:	f002 fe05 	bl	8008a24 <HAL_GPIO_ReadPin>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	73fb      	strb	r3, [r7, #15]
		irparams.timer++;  // One more 50uS tick
 8005e1e:	4b59      	ldr	r3, [pc, #356]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e20:	885b      	ldrh	r3, [r3, #2]
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	3301      	adds	r3, #1
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	4b56      	ldr	r3, [pc, #344]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e2a:	805a      	strh	r2, [r3, #2]
		if (irparams.rawlen >= RAWBUF) irparams.rcvstate = STATE_OVERFLOW;  // Buffer overflow
 8005e2c:	4b55      	ldr	r3, [pc, #340]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e2e:	785b      	ldrb	r3, [r3, #1]
		switch (irparams.rcvstate) {
 8005e30:	4b54      	ldr	r3, [pc, #336]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	3b02      	subs	r3, #2
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	f200 808c 	bhi.w	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8005e3e:	a201      	add	r2, pc, #4	; (adr r2, 8005e44 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8005e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e44:	08005e59 	.word	0x08005e59
 8005e48:	08005ead 	.word	0x08005ead
 8005e4c:	08005ee1 	.word	0x08005ee1
 8005e50:	08005f27 	.word	0x08005f27
 8005e54:	08005f35 	.word	0x08005f35
				if (irdata == MARK) {
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d174      	bne.n	8005f48 <HAL_TIM_PeriodElapsedCallback+0x1dc>
					if (irparams.timer < GAP_TICKS) { // Not big enough to be a gap.
 8005e5e:	4b49      	ldr	r3, [pc, #292]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e60:	885b      	ldrh	r3, [r3, #2]
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b63      	cmp	r3, #99	; 0x63
 8005e66:	d803      	bhi.n	8005e70 <HAL_TIM_PeriodElapsedCallback+0x104>
						irparams.timer = 0;
 8005e68:	4b46      	ldr	r3, [pc, #280]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	805a      	strh	r2, [r3, #2]
			break;
 8005e6e:	e06b      	b.n	8005f48 <HAL_TIM_PeriodElapsedCallback+0x1dc>
						irparams.overflow = 0;
 8005e70:	4b44      	ldr	r3, [pc, #272]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						irparams.rawlen  = 0;
 8005e78:	4b42      	ldr	r3, [pc, #264]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	705a      	strb	r2, [r3, #1]
						irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8005e7e:	4b41      	ldr	r3, [pc, #260]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e80:	785b      	ldrb	r3, [r3, #1]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	1c5a      	adds	r2, r3, #1
 8005e86:	b2d1      	uxtb	r1, r2
 8005e88:	4a3e      	ldr	r2, [pc, #248]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e8a:	7051      	strb	r1, [r2, #1]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	4b3d      	ldr	r3, [pc, #244]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e90:	885b      	ldrh	r3, [r3, #2]
 8005e92:	b299      	uxth	r1, r3
 8005e94:	4a3b      	ldr	r2, [pc, #236]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005e96:	0043      	lsls	r3, r0, #1
 8005e98:	4413      	add	r3, r2
 8005e9a:	460a      	mov	r2, r1
 8005e9c:	809a      	strh	r2, [r3, #4]
						irparams.timer = 0;
 8005e9e:	4b39      	ldr	r3, [pc, #228]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	805a      	strh	r2, [r3, #2]
						irparams.rcvstate = STATE_MARK;
 8005ea4:	4b37      	ldr	r3, [pc, #220]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ea6:	2203      	movs	r2, #3
 8005ea8:	701a      	strb	r2, [r3, #0]
			break;
 8005eaa:	e04d      	b.n	8005f48 <HAL_TIM_PeriodElapsedCallback+0x1dc>
				if (irdata == SPACE) {// Mark ended; Record time
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d14c      	bne.n	8005f4c <HAL_TIM_PeriodElapsedCallback+0x1e0>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8005eb2:	4b34      	ldr	r3, [pc, #208]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005eb4:	785b      	ldrb	r3, [r3, #1]
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	b2d1      	uxtb	r1, r2
 8005ebc:	4a31      	ldr	r2, [pc, #196]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ebe:	7051      	strb	r1, [r2, #1]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	4b30      	ldr	r3, [pc, #192]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ec4:	885b      	ldrh	r3, [r3, #2]
 8005ec6:	b299      	uxth	r1, r3
 8005ec8:	4a2e      	ldr	r2, [pc, #184]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005eca:	0043      	lsls	r3, r0, #1
 8005ecc:	4413      	add	r3, r2
 8005ece:	460a      	mov	r2, r1
 8005ed0:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 8005ed2:	4b2c      	ldr	r3, [pc, #176]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_SPACE;
 8005ed8:	4b2a      	ldr	r3, [pc, #168]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005eda:	2204      	movs	r2, #4
 8005edc:	701a      	strb	r2, [r3, #0]
			break;
 8005ede:	e035      	b.n	8005f4c <HAL_TIM_PeriodElapsedCallback+0x1e0>
				if (irdata == MARK) {// Space just ended; Record time
 8005ee0:	7bfb      	ldrb	r3, [r7, #15]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d116      	bne.n	8005f14 <HAL_TIM_PeriodElapsedCallback+0x1a8>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8005ee6:	4b27      	ldr	r3, [pc, #156]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ee8:	785b      	ldrb	r3, [r3, #1]
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	b2d1      	uxtb	r1, r2
 8005ef0:	4a24      	ldr	r2, [pc, #144]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ef2:	7051      	strb	r1, [r2, #1]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	4b23      	ldr	r3, [pc, #140]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005ef8:	885b      	ldrh	r3, [r3, #2]
 8005efa:	b299      	uxth	r1, r3
 8005efc:	4a21      	ldr	r2, [pc, #132]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005efe:	0043      	lsls	r3, r0, #1
 8005f00:	4413      	add	r3, r2
 8005f02:	460a      	mov	r2, r1
 8005f04:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 8005f06:	4b1f      	ldr	r3, [pc, #124]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_MARK;
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f0e:	2203      	movs	r2, #3
 8005f10:	701a      	strb	r2, [r3, #0]
			break;
 8005f12:	e01d      	b.n	8005f50 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				} else if (irparams.timer > GAP_TICKS) {// Space
 8005f14:	4b1b      	ldr	r3, [pc, #108]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f16:	885b      	ldrh	r3, [r3, #2]
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b64      	cmp	r3, #100	; 0x64
 8005f1c:	d918      	bls.n	8005f50 <HAL_TIM_PeriodElapsedCallback+0x1e4>
					irparams.rcvstate = STATE_STOP;
 8005f1e:	4b19      	ldr	r3, [pc, #100]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f20:	2205      	movs	r2, #5
 8005f22:	701a      	strb	r2, [r3, #0]
			break;
 8005f24:	e014      	b.n	8005f50 <HAL_TIM_PeriodElapsedCallback+0x1e4>
			 	if (irdata == MARK) irparams.timer = 0;  // Reset gap timer
 8005f26:	7bfb      	ldrb	r3, [r7, #15]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d113      	bne.n	8005f54 <HAL_TIM_PeriodElapsedCallback+0x1e8>
 8005f2c:	4b15      	ldr	r3, [pc, #84]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	805a      	strh	r2, [r3, #2]
			break;
 8005f32:	e00f      	b.n	8005f54 <HAL_TIM_PeriodElapsedCallback+0x1e8>
				irparams.overflow = 1;
 8005f34:	4b13      	ldr	r3, [pc, #76]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				irparams.rcvstate = STATE_STOP;
 8005f3c:	4b11      	ldr	r3, [pc, #68]	; (8005f84 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005f3e:	2205      	movs	r2, #5
 8005f40:	701a      	strb	r2, [r3, #0]
			break;
 8005f42:	e008      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
	}
 8005f44:	bf00      	nop
 8005f46:	e006      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005f48:	bf00      	nop
 8005f4a:	e004      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005f4c:	bf00      	nop
 8005f4e:	e002      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005f50:	bf00      	nop
 8005f52:	e000      	b.n	8005f56 <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005f54:	bf00      	nop
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	40012c00 	.word	0x40012c00
 8005f64:	40000800 	.word	0x40000800
 8005f68:	20001b90 	.word	0x20001b90
 8005f6c:	20001b8c 	.word	0x20001b8c
 8005f70:	20002fc4 	.word	0x20002fc4
 8005f74:	20000ef4 	.word	0x20000ef4
 8005f78:	20001b88 	.word	0x20001b88
 8005f7c:	40001000 	.word	0x40001000
 8005f80:	48000800 	.word	0x48000800
 8005f84:	200003fc 	.word	0x200003fc

08005f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005f8c:	b672      	cpsid	i
}
 8005f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8005f90:	4b05      	ldr	r3, [pc, #20]	; (8005fa8 <Error_Handler+0x20>)
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	f043 0320 	orr.w	r3, r3, #32
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	4b03      	ldr	r3, [pc, #12]	; (8005fa8 <Error_Handler+0x20>)
 8005f9c:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 8005f9e:	2001      	movs	r0, #1
 8005fa0:	f7fc ff0e 	bl	8002dc0 <errLedOn>
	  devError |= devSYS;
 8005fa4:	e7f4      	b.n	8005f90 <Error_Handler+0x8>
 8005fa6:	bf00      	nop
 8005fa8:	20001b88 	.word	0x20001b88

08005fac <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af04      	add	r7, sp, #16
 8005fb2:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 8005fb8:	f107 0308 	add.w	r3, r7, #8
 8005fbc:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 8005fbe:	4b30      	ldr	r3, [pc, #192]	; (8006080 <rda5807_init+0xd4>)
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005fc6:	9302      	str	r3, [sp, #8]
 8005fc8:	2302      	movs	r3, #2
 8005fca:	9301      	str	r3, [sp, #4]
 8005fcc:	f107 0308 	add.w	r3, r7, #8
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	2122      	movs	r1, #34	; 0x22
 8005fd8:	f003 f81e 	bl	8009018 <HAL_I2C_Mem_Read>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d13c      	bne.n	800605c <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 8005fe2:	f000 f927 	bl	8006234 <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 8005fe6:	4b27      	ldr	r3, [pc, #156]	; (8006084 <rda5807_init+0xd8>)
 8005fe8:	881b      	ldrh	r3, [r3, #0]
 8005fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d136      	bne.n	8006060 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 8005ff2:	f000 f949 	bl	8006288 <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 8005ff6:	4b23      	ldr	r3, [pc, #140]	; (8006084 <rda5807_init+0xd8>)
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d130      	bne.n	8006064 <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	edd3 7a00 	vldr	s15, [r3]
 8006008:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800600c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006014:	ee17 3a90 	vmov	r3, s15
 8006018:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 800601a:	897b      	ldrh	r3, [r7, #10]
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fa7b 	bl	8006518 <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 8006022:	20c8      	movs	r0, #200	; 0xc8
 8006024:	f001 ffca 	bl	8007fbc <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 8006028:	f000 faf0 	bl	800660c <rda5807_GetFreq_In100Khz>
 800602c:	4603      	mov	r3, r0
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	ed93 7a00 	vldr	s14, [r3]
 8006042:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8006046:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 8006050:	2064      	movs	r0, #100	; 0x64
 8006052:	f001 ffb3 	bl	8007fbc <HAL_Delay>

    return *id;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	e00d      	b.n	8006078 <rda5807_init+0xcc>
    	goto err_out;
 800605c:	bf00      	nop
 800605e:	e002      	b.n	8006066 <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8006060:	bf00      	nop
 8006062:	e000      	b.n	8006066 <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8006064:	bf00      	nop

err_out:
	devError |= devRDA;
 8006066:	4b07      	ldr	r3, [pc, #28]	; (8006084 <rda5807_init+0xd8>)
 8006068:	881b      	ldrh	r3, [r3, #0]
 800606a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800606e:	b29a      	uxth	r2, r3
 8006070:	4b04      	ldr	r3, [pc, #16]	; (8006084 <rda5807_init+0xd8>)
 8006072:	801a      	strh	r2, [r3, #0]
    return *id;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	781b      	ldrb	r3, [r3, #0]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	200001bc 	.word	0x200001bc
 8006084:	20001b88 	.word	0x20001b88

08006088 <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
uint16_t word = 0;
 800608e:	2300      	movs	r3, #0
 8006090:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 8006092:	1dbb      	adds	r3, r7, #6
 8006094:	2201      	movs	r2, #1
 8006096:	4619      	mov	r1, r3
 8006098:	200b      	movs	r0, #11
 800609a:	f000 f85d 	bl	8006158 <rda5807_read>

    return (word >> 9);
 800609e:	88fb      	ldrh	r3, [r7, #6]
 80060a0:	0a5b      	lsrs	r3, r3, #9
 80060a2:	b29b      	uxth	r3, r3
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3708      	adds	r7, #8
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80060b8:	e010      	b.n	80060dc <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	785b      	ldrb	r3, [r3, #1]
 80060be:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3301      	adds	r3, #1
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	7812      	ldrb	r2, [r2, #0]
 80060c8:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	7bfa      	ldrb	r2, [r7, #15]
 80060ce:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3302      	adds	r3, #2
 80060d4:	607b      	str	r3, [r7, #4]
        count -= 2;
 80060d6:	78fb      	ldrb	r3, [r7, #3]
 80060d8:	3b02      	subs	r3, #2
 80060da:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80060dc:	78fb      	ldrb	r3, [r7, #3]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d8eb      	bhi.n	80060ba <rda5807_bytes_change+0xe>
    }
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	460b      	mov	r3, r1
 80060fa:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	b2db      	uxtb	r3, r3
 8006102:	4619      	mov	r1, r3
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f7ff ffd1 	bl	80060ac <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 800610a:	4b11      	ldr	r3, [pc, #68]	; (8006150 <rda5807_write_regfile+0x60>)
 800610c:	6818      	ldr	r0, [r3, #0]
 800610e:	78fb      	ldrb	r3, [r7, #3]
 8006110:	b29b      	uxth	r3, r3
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	b29b      	uxth	r3, r3
 8006116:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800611a:	9200      	str	r2, [sp, #0]
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	2120      	movs	r1, #32
 8006120:	f002 fd72 	bl	8008c08 <HAL_I2C_Master_Transmit>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d006      	beq.n	8006138 <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 800612a:	4b0a      	ldr	r3, [pc, #40]	; (8006154 <rda5807_write_regfile+0x64>)
 800612c:	881b      	ldrh	r3, [r3, #0]
 800612e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006132:	b29a      	uxth	r2, r3
 8006134:	4b07      	ldr	r3, [pc, #28]	; (8006154 <rda5807_write_regfile+0x64>)
 8006136:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8006138:	78fb      	ldrb	r3, [r7, #3]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	b2db      	uxtb	r3, r3
 800613e:	4619      	mov	r1, r3
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f7ff ffb3 	bl	80060ac <rda5807_bytes_change>
}
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	200001bc 	.word	0x200001bc
 8006154:	20001b88 	.word	0x20001b88

08006158 <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af04      	add	r7, sp, #16
 800615e:	4603      	mov	r3, r0
 8006160:	6039      	str	r1, [r7, #0]
 8006162:	71fb      	strb	r3, [r7, #7]
 8006164:	4613      	mov	r3, r2
 8006166:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 8006168:	4b13      	ldr	r3, [pc, #76]	; (80061b8 <rda5807_read+0x60>)
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	79fb      	ldrb	r3, [r7, #7]
 800616e:	b29a      	uxth	r2, r3
 8006170:	79bb      	ldrb	r3, [r7, #6]
 8006172:	b29b      	uxth	r3, r3
 8006174:	005b      	lsls	r3, r3, #1
 8006176:	b29b      	uxth	r3, r3
 8006178:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800617c:	9102      	str	r1, [sp, #8]
 800617e:	9301      	str	r3, [sp, #4]
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	2301      	movs	r3, #1
 8006186:	2122      	movs	r1, #34	; 0x22
 8006188:	f002 ff46 	bl	8009018 <HAL_I2C_Mem_Read>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d006      	beq.n	80061a0 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8006192:	4b0a      	ldr	r3, [pc, #40]	; (80061bc <rda5807_read+0x64>)
 8006194:	881b      	ldrh	r3, [r3, #0]
 8006196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800619a:	b29a      	uxth	r2, r3
 800619c:	4b07      	ldr	r3, [pc, #28]	; (80061bc <rda5807_read+0x64>)
 800619e:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80061a0:	79bb      	ldrb	r3, [r7, #6]
 80061a2:	005b      	lsls	r3, r3, #1
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	4619      	mov	r1, r3
 80061a8:	6838      	ldr	r0, [r7, #0]
 80061aa:	f7ff ff7f 	bl	80060ac <rda5807_bytes_change>
}
 80061ae:	bf00      	nop
 80061b0:	3708      	adds	r7, #8
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	200001bc 	.word	0x200001bc
 80061bc:	20001b88 	.word	0x20001b88

080061c0 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af04      	add	r7, sp, #16
 80061c6:	4603      	mov	r3, r0
 80061c8:	6039      	str	r1, [r7, #0]
 80061ca:	71fb      	strb	r3, [r7, #7]
 80061cc:	4613      	mov	r3, r2
 80061ce:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80061d0:	79bb      	ldrb	r3, [r7, #6]
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	4619      	mov	r1, r3
 80061d8:	6838      	ldr	r0, [r7, #0]
 80061da:	f7ff ff67 	bl	80060ac <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 80061de:	4b13      	ldr	r3, [pc, #76]	; (800622c <rda5807_write+0x6c>)
 80061e0:	6818      	ldr	r0, [r3, #0]
 80061e2:	79fb      	ldrb	r3, [r7, #7]
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	79bb      	ldrb	r3, [r7, #6]
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80061f2:	9102      	str	r1, [sp, #8]
 80061f4:	9301      	str	r3, [sp, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	2301      	movs	r3, #1
 80061fc:	2122      	movs	r1, #34	; 0x22
 80061fe:	f002 fdf7 	bl	8008df0 <HAL_I2C_Mem_Write>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d006      	beq.n	8006216 <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8006208:	4b09      	ldr	r3, [pc, #36]	; (8006230 <rda5807_write+0x70>)
 800620a:	881b      	ldrh	r3, [r3, #0]
 800620c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006210:	b29a      	uxth	r2, r3
 8006212:	4b07      	ldr	r3, [pc, #28]	; (8006230 <rda5807_write+0x70>)
 8006214:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8006216:	79bb      	ldrb	r3, [r7, #6]
 8006218:	005b      	lsls	r3, r3, #1
 800621a:	b2db      	uxtb	r3, r3
 800621c:	4619      	mov	r1, r3
 800621e:	6838      	ldr	r0, [r7, #0]
 8006220:	f7ff ff44 	bl	80060ac <rda5807_bytes_change>
}
 8006224:	bf00      	nop
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	200001bc 	.word	0x200001bc
 8006230:	20001b88 	.word	0x20001b88

08006234 <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 800623a:	1d3b      	adds	r3, r7, #4
 800623c:	2201      	movs	r2, #1
 800623e:	4619      	mov	r1, r3
 8006240:	2002      	movs	r0, #2
 8006242:	f7ff ff89 	bl	8006158 <rda5807_read>

	reg02.bENABLE = 1;
 8006246:	793b      	ldrb	r3, [r7, #4]
 8006248:	f043 0301 	orr.w	r3, r3, #1
 800624c:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 800624e:	793b      	ldrb	r3, [r7, #4]
 8006250:	f043 0302 	orr.w	r3, r3, #2
 8006254:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8006256:	1d3b      	adds	r3, r7, #4
 8006258:	2201      	movs	r2, #1
 800625a:	4619      	mov	r1, r3
 800625c:	2002      	movs	r0, #2
 800625e:	f7ff ffaf 	bl	80061c0 <rda5807_write>

    reg02.bENABLE = 1;
 8006262:	793b      	ldrb	r3, [r7, #4]
 8006264:	f043 0301 	orr.w	r3, r3, #1
 8006268:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 800626a:	793b      	ldrb	r3, [r7, #4]
 800626c:	f36f 0341 	bfc	r3, #1, #1
 8006270:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8006272:	1d3b      	adds	r3, r7, #4
 8006274:	2201      	movs	r2, #1
 8006276:	4619      	mov	r1, r3
 8006278:	2002      	movs	r0, #2
 800627a:	f7ff ffa1 	bl	80061c0 <rda5807_write>
}
 800627e:	bf00      	nop
 8006280:	3708      	adds	r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 800628c:	4a6c      	ldr	r2, [pc, #432]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800628e:	7813      	ldrb	r3, [r2, #0]
 8006290:	f043 0301 	orr.w	r3, r3, #1
 8006294:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 8006296:	4a6a      	ldr	r2, [pc, #424]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006298:	7813      	ldrb	r3, [r2, #0]
 800629a:	f36f 0341 	bfc	r3, #1, #1
 800629e:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 80062a0:	4a67      	ldr	r2, [pc, #412]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062a2:	7813      	ldrb	r3, [r2, #0]
 80062a4:	f043 0304 	orr.w	r3, r3, #4
 80062a8:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 80062aa:	4a65      	ldr	r2, [pc, #404]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062ac:	7813      	ldrb	r3, [r2, #0]
 80062ae:	f043 0308 	orr.w	r3, r3, #8
 80062b2:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 80062b4:	4a62      	ldr	r2, [pc, #392]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062b6:	7813      	ldrb	r3, [r2, #0]
 80062b8:	f36f 1306 	bfc	r3, #4, #3
 80062bc:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 80062be:	4a60      	ldr	r2, [pc, #384]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062c0:	7813      	ldrb	r3, [r2, #0]
 80062c2:	f36f 13c7 	bfc	r3, #7, #1
 80062c6:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 80062c8:	4a5d      	ldr	r2, [pc, #372]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062ca:	7853      	ldrb	r3, [r2, #1]
 80062cc:	f36f 0300 	bfc	r3, #0, #1
 80062d0:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 80062d2:	4a5b      	ldr	r2, [pc, #364]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062d4:	7853      	ldrb	r3, [r2, #1]
 80062d6:	f043 0302 	orr.w	r3, r3, #2
 80062da:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 80062dc:	4a58      	ldr	r2, [pc, #352]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062de:	7853      	ldrb	r3, [r2, #1]
 80062e0:	f36f 0382 	bfc	r3, #2, #1
 80062e4:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 80062e6:	4a56      	ldr	r2, [pc, #344]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062e8:	7853      	ldrb	r3, [r2, #1]
 80062ea:	f36f 03c3 	bfc	r3, #3, #1
 80062ee:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 80062f0:	4a53      	ldr	r2, [pc, #332]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062f2:	7853      	ldrb	r3, [r2, #1]
 80062f4:	f36f 1304 	bfc	r3, #4, #1
 80062f8:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 80062fa:	4a51      	ldr	r2, [pc, #324]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80062fc:	7853      	ldrb	r3, [r2, #1]
 80062fe:	f36f 1345 	bfc	r3, #5, #1
 8006302:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 8006304:	4a4e      	ldr	r2, [pc, #312]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006306:	7853      	ldrb	r3, [r2, #1]
 8006308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800630c:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 800630e:	4a4c      	ldr	r2, [pc, #304]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006310:	7853      	ldrb	r3, [r2, #1]
 8006312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006316:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;//Step;//0;   //   - 0 = 100 
 8006318:	4a49      	ldr	r2, [pc, #292]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800631a:	7893      	ldrb	r3, [r2, #2]
 800631c:	f36f 0301 	bfc	r3, #0, #2
 8006320:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = Band;//2;//0;    //  2 - 76108 MHz
 8006322:	4b48      	ldr	r3, [pc, #288]	; (8006444 <rda5807_SetupDefault+0x1bc>)
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	b2d9      	uxtb	r1, r3
 800632c:	4a44      	ldr	r2, [pc, #272]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800632e:	7893      	ldrb	r3, [r2, #2]
 8006330:	f361 0383 	bfi	r3, r1, #2, #2
 8006334:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 8006336:	4a42      	ldr	r2, [pc, #264]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006338:	7893      	ldrb	r3, [r2, #2]
 800633a:	f043 0310 	orr.w	r3, r3, #16
 800633e:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 8006340:	4a3f      	ldr	r2, [pc, #252]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006342:	7893      	ldrb	r3, [r2, #2]
 8006344:	f36f 1345 	bfc	r3, #5, #1
 8006348:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 800634a:	4a3d      	ldr	r2, [pc, #244]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800634c:	8853      	ldrh	r3, [r2, #2]
 800634e:	f36f 138f 	bfc	r3, #6, #10
 8006352:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 8006354:	4b3a      	ldr	r3, [pc, #232]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006356:	2200      	movs	r2, #0
 8006358:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 800635a:	4a39      	ldr	r2, [pc, #228]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800635c:	7953      	ldrb	r3, [r2, #5]
 800635e:	f36f 0300 	bfc	r3, #0, #1
 8006362:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 8006364:	4a36      	ldr	r2, [pc, #216]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006366:	7953      	ldrb	r3, [r2, #5]
 8006368:	f043 0302 	orr.w	r3, r3, #2
 800636c:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 800636e:	4a34      	ldr	r2, [pc, #208]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006370:	7953      	ldrb	r3, [r2, #5]
 8006372:	f36f 0382 	bfc	r3, #2, #1
 8006376:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 8006378:	4a31      	ldr	r2, [pc, #196]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800637a:	7953      	ldrb	r3, [r2, #5]
 800637c:	f36f 03c3 	bfc	r3, #3, #1
 8006380:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8006382:	4a2f      	ldr	r2, [pc, #188]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006384:	7953      	ldrb	r3, [r2, #5]
 8006386:	f36f 1307 	bfc	r3, #4, #4
 800638a:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 800638c:	4a2c      	ldr	r2, [pc, #176]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800638e:	7993      	ldrb	r3, [r2, #6]
 8006390:	f36f 0303 	bfc	r3, #0, #4
 8006394:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 1;//0;
 8006396:	4a2a      	ldr	r2, [pc, #168]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006398:	7993      	ldrb	r3, [r2, #6]
 800639a:	2101      	movs	r1, #1
 800639c:	f361 1305 	bfi	r3, r1, #4, #2
 80063a0:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 80063a2:	4a27      	ldr	r2, [pc, #156]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063a4:	7993      	ldrb	r3, [r2, #6]
 80063a6:	2102      	movs	r1, #2
 80063a8:	f361 1387 	bfi	r3, r1, #6, #2
 80063ac:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 6;//8;
 80063ae:	4a24      	ldr	r2, [pc, #144]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063b0:	79d3      	ldrb	r3, [r2, #7]
 80063b2:	2106      	movs	r1, #6
 80063b4:	f361 0303 	bfi	r3, r1, #0, #4
 80063b8:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 80063ba:	4a21      	ldr	r2, [pc, #132]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063bc:	79d3      	ldrb	r3, [r2, #7]
 80063be:	f36f 1306 	bfc	r3, #4, #3
 80063c2:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 0;//1;
 80063c4:	4a1e      	ldr	r2, [pc, #120]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063c6:	79d3      	ldrb	r3, [r2, #7]
 80063c8:	f36f 13c7 	bfc	r3, #7, #1
 80063cc:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 80063ce:	4a1c      	ldr	r2, [pc, #112]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063d0:	8913      	ldrh	r3, [r2, #8]
 80063d2:	f36f 030c 	bfc	r3, #0, #13
 80063d6:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 80063d8:	4a19      	ldr	r2, [pc, #100]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063da:	7a53      	ldrb	r3, [r2, #9]
 80063dc:	f36f 1346 	bfc	r3, #5, #2
 80063e0:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 80063e2:	4a17      	ldr	r2, [pc, #92]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063e4:	7a53      	ldrb	r3, [r2, #9]
 80063e6:	f36f 13c7 	bfc	r3, #7, #1
 80063ea:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 80063ec:	4a14      	ldr	r2, [pc, #80]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063ee:	7a93      	ldrb	r3, [r2, #10]
 80063f0:	f36f 0300 	bfc	r3, #0, #1
 80063f4:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 80063f6:	4a12      	ldr	r2, [pc, #72]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 80063f8:	7a93      	ldrb	r3, [r2, #10]
 80063fa:	f043 0302 	orr.w	r3, r3, #2
 80063fe:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 8006400:	4a0f      	ldr	r2, [pc, #60]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006402:	7a93      	ldrb	r3, [r2, #10]
 8006404:	f36f 0387 	bfc	r3, #2, #6
 8006408:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 800640a:	4a0d      	ldr	r2, [pc, #52]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800640c:	7ad3      	ldrb	r3, [r2, #11]
 800640e:	f36f 0300 	bfc	r3, #0, #1
 8006412:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 8006414:	4a0a      	ldr	r2, [pc, #40]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006416:	7ad3      	ldrb	r3, [r2, #11]
 8006418:	f043 0302 	orr.w	r3, r3, #2
 800641c:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 800641e:	4a08      	ldr	r2, [pc, #32]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006420:	7ad3      	ldrb	r3, [r2, #11]
 8006422:	2110      	movs	r1, #16
 8006424:	f361 0386 	bfi	r3, r1, #2, #5
 8006428:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 800642a:	4a05      	ldr	r2, [pc, #20]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 800642c:	7ad3      	ldrb	r3, [r2, #11]
 800642e:	f36f 13c7 	bfc	r3, #7, #1
 8006432:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 8006434:	2106      	movs	r1, #6
 8006436:	4802      	ldr	r0, [pc, #8]	; (8006440 <rda5807_SetupDefault+0x1b8>)
 8006438:	f7ff fe5a 	bl	80060f0 <rda5807_write_regfile>
}
 800643c:	bf00      	nop
 800643e:	bd80      	pop	{r7, pc}
 8006440:	200033e8 	.word	0x200033e8
 8006444:	20000114 	.word	0x20000114

08006448 <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 8006452:	79fb      	ldrb	r3, [r7, #7]
 8006454:	2b00      	cmp	r3, #0
 8006456:	bf0c      	ite	eq
 8006458:	2301      	moveq	r3, #1
 800645a:	2300      	movne	r3, #0
 800645c:	b2db      	uxtb	r3, r3
 800645e:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	2b10      	cmp	r3, #16
 8006464:	d901      	bls.n	800646a <rda5807_SetVolume+0x22>
 8006466:	2310      	movs	r3, #16
 8006468:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	3b01      	subs	r3, #1
 800646e:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d112      	bne.n	800649c <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 8006476:	2201      	movs	r2, #1
 8006478:	4915      	ldr	r1, [pc, #84]	; (80064d0 <rda5807_SetVolume+0x88>)
 800647a:	2005      	movs	r0, #5
 800647c:	f7ff fe6c 	bl	8006158 <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 8006480:	79fb      	ldrb	r3, [r7, #7]
 8006482:	f003 030f 	and.w	r3, r3, #15
 8006486:	b2d9      	uxtb	r1, r3
 8006488:	4a12      	ldr	r2, [pc, #72]	; (80064d4 <rda5807_SetVolume+0x8c>)
 800648a:	7993      	ldrb	r3, [r2, #6]
 800648c:	f361 0303 	bfi	r3, r1, #0, #4
 8006490:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 8006492:	2201      	movs	r2, #1
 8006494:	490e      	ldr	r1, [pc, #56]	; (80064d0 <rda5807_SetVolume+0x88>)
 8006496:	2005      	movs	r0, #5
 8006498:	f7ff fe92 	bl	80061c0 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 800649c:	2201      	movs	r2, #1
 800649e:	490d      	ldr	r1, [pc, #52]	; (80064d4 <rda5807_SetVolume+0x8c>)
 80064a0:	2002      	movs	r0, #2
 80064a2:	f7ff fe59 	bl	8006158 <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 80064a6:	7bfb      	ldrb	r3, [r7, #15]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	bf0c      	ite	eq
 80064ac:	2301      	moveq	r3, #1
 80064ae:	2300      	movne	r3, #0
 80064b0:	b2d9      	uxtb	r1, r3
 80064b2:	4a08      	ldr	r2, [pc, #32]	; (80064d4 <rda5807_SetVolume+0x8c>)
 80064b4:	7853      	ldrb	r3, [r2, #1]
 80064b6:	f361 1386 	bfi	r3, r1, #6, #1
 80064ba:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80064bc:	2201      	movs	r2, #1
 80064be:	4905      	ldr	r1, [pc, #20]	; (80064d4 <rda5807_SetVolume+0x8c>)
 80064c0:	2002      	movs	r0, #2
 80064c2:	f7ff fe7d 	bl	80061c0 <rda5807_write>
}
 80064c6:	bf00      	nop
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	200033ee 	.word	0x200033ee
 80064d4:	200033e8 	.word	0x200033e8

080064d8 <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 80064e2:	2201      	movs	r2, #1
 80064e4:	490b      	ldr	r1, [pc, #44]	; (8006514 <rda5807_SetBassBoost+0x3c>)
 80064e6:	2002      	movs	r0, #2
 80064e8:	f7ff fe36 	bl	8006158 <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	bf14      	ite	ne
 80064f2:	2301      	movne	r3, #1
 80064f4:	2300      	moveq	r3, #0
 80064f6:	b2d9      	uxtb	r1, r3
 80064f8:	4a06      	ldr	r2, [pc, #24]	; (8006514 <rda5807_SetBassBoost+0x3c>)
 80064fa:	7853      	ldrb	r3, [r2, #1]
 80064fc:	f361 1304 	bfi	r3, r1, #4, #1
 8006500:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8006502:	2201      	movs	r2, #1
 8006504:	4903      	ldr	r1, [pc, #12]	; (8006514 <rda5807_SetBassBoost+0x3c>)
 8006506:	2002      	movs	r0, #2
 8006508:	f7ff fe5a 	bl	80061c0 <rda5807_write>
}
 800650c:	bf00      	nop
 800650e:	3708      	adds	r7, #8
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	200033e8 	.word	0x200033e8

08006518 <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 8006522:	f240 3366 	movw	r3, #870	; 0x366
 8006526:	81fb      	strh	r3, [r7, #14]
 8006528:	f44f 6387 	mov.w	r3, #1080	; 0x438
 800652c:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 800652e:	4b33      	ldr	r3, [pc, #204]	; (80065fc <rda5807_SetFreq_In100Khz+0xe4>)
 8006530:	789b      	ldrb	r3, [r3, #2]
 8006532:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b03      	cmp	r3, #3
 800653a:	d011      	beq.n	8006560 <rda5807_SetFreq_In100Khz+0x48>
 800653c:	2b03      	cmp	r3, #3
 800653e:	dc16      	bgt.n	800656e <rda5807_SetFreq_In100Khz+0x56>
 8006540:	2b01      	cmp	r3, #1
 8006542:	d002      	beq.n	800654a <rda5807_SetFreq_In100Khz+0x32>
 8006544:	2b02      	cmp	r3, #2
 8006546:	d007      	beq.n	8006558 <rda5807_SetFreq_In100Khz+0x40>
 8006548:	e011      	b.n	800656e <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 800654a:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800654e:	81fb      	strh	r3, [r7, #14]
			r = 910;
 8006550:	f240 338e 	movw	r3, #910	; 0x38e
 8006554:	81bb      	strh	r3, [r7, #12]
		break;
 8006556:	e00a      	b.n	800656e <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 8006558:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800655c:	81fb      	strh	r3, [r7, #14]
		break;
 800655e:	e006      	b.n	800656e <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 8006560:	f240 238a 	movw	r3, #650	; 0x28a
 8006564:	81fb      	strh	r3, [r7, #14]
			r = 760;
 8006566:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800656a:	81bb      	strh	r3, [r7, #12]
		break;
 800656c:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 800656e:	89fb      	ldrh	r3, [r7, #14]
 8006570:	ee07 3a90 	vmov	s15, r3
 8006574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006578:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800657c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006580:	4b1f      	ldr	r3, [pc, #124]	; (8006600 <rda5807_SetFreq_In100Khz+0xe8>)
 8006582:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 8006586:	89bb      	ldrh	r3, [r7, #12]
 8006588:	ee07 3a90 	vmov	s15, r3
 800658c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006590:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8006594:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006598:	4b1a      	ldr	r3, [pc, #104]	; (8006604 <rda5807_SetFreq_In100Khz+0xec>)
 800659a:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 800659e:	88fa      	ldrh	r2, [r7, #6]
 80065a0:	89fb      	ldrh	r3, [r7, #14]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d201      	bcs.n	80065aa <rda5807_SetFreq_In100Khz+0x92>
 80065a6:	89fb      	ldrh	r3, [r7, #14]
 80065a8:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 80065aa:	88fa      	ldrh	r2, [r7, #6]
 80065ac:	89bb      	ldrh	r3, [r7, #12]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d901      	bls.n	80065b6 <rda5807_SetFreq_In100Khz+0x9e>
 80065b2:	89bb      	ldrh	r3, [r7, #12]
 80065b4:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 80065b6:	88fa      	ldrh	r2, [r7, #6]
 80065b8:	89fb      	ldrh	r3, [r7, #14]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 80065be:	2201      	movs	r2, #1
 80065c0:	4911      	ldr	r1, [pc, #68]	; (8006608 <rda5807_SetFreq_In100Khz+0xf0>)
 80065c2:	2003      	movs	r0, #3
 80065c4:	f7ff fdc8 	bl	8006158 <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 80065c8:	88fb      	ldrh	r3, [r7, #6]
 80065ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065ce:	b299      	uxth	r1, r3
 80065d0:	4a0a      	ldr	r2, [pc, #40]	; (80065fc <rda5807_SetFreq_In100Khz+0xe4>)
 80065d2:	8853      	ldrh	r3, [r2, #2]
 80065d4:	f361 138f 	bfi	r3, r1, #6, #10
 80065d8:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 80065da:	4a08      	ldr	r2, [pc, #32]	; (80065fc <rda5807_SetFreq_In100Khz+0xe4>)
 80065dc:	7893      	ldrb	r3, [r2, #2]
 80065de:	f043 0310 	orr.w	r3, r3, #16
 80065e2:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 80065e4:	2201      	movs	r2, #1
 80065e6:	4908      	ldr	r1, [pc, #32]	; (8006608 <rda5807_SetFreq_In100Khz+0xf0>)
 80065e8:	2003      	movs	r0, #3
 80065ea:	f7ff fde9 	bl	80061c0 <rda5807_write>

    HAL_Delay(50);
 80065ee:	2032      	movs	r0, #50	; 0x32
 80065f0:	f001 fce4 	bl	8007fbc <HAL_Delay>
}
 80065f4:	bf00      	nop
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	200033e8 	.word	0x200033e8
 8006600:	20002fcc 	.word	0x20002fcc
 8006604:	20002fd0 	.word	0x20002fd0
 8006608:	200033ea 	.word	0x200033ea

0800660c <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8006612:	2201      	movs	r2, #1
 8006614:	491b      	ldr	r1, [pc, #108]	; (8006684 <rda5807_GetFreq_In100Khz+0x78>)
 8006616:	200a      	movs	r0, #10
 8006618:	f7ff fd9e 	bl	8006158 <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 800661c:	4b1a      	ldr	r3, [pc, #104]	; (8006688 <rda5807_GetFreq_In100Khz+0x7c>)
 800661e:	8a1b      	ldrh	r3, [r3, #16]
 8006620:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006624:	b29b      	uxth	r3, r3
 8006626:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 8006628:	88bb      	ldrh	r3, [r7, #4]
 800662a:	f240 123f 	movw	r2, #319	; 0x13f
 800662e:	4293      	cmp	r3, r2
 8006630:	d101      	bne.n	8006636 <rda5807_GetFreq_In100Khz+0x2a>
 8006632:	2300      	movs	r3, #0
 8006634:	e021      	b.n	800667a <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 8006636:	f240 3366 	movw	r3, #870	; 0x366
 800663a:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 800663c:	4b12      	ldr	r3, [pc, #72]	; (8006688 <rda5807_GetFreq_In100Khz+0x7c>)
 800663e:	789b      	ldrb	r3, [r3, #2]
 8006640:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b03      	cmp	r3, #3
 8006648:	d00e      	beq.n	8006668 <rda5807_GetFreq_In100Khz+0x5c>
 800664a:	2b03      	cmp	r3, #3
 800664c:	dc10      	bgt.n	8006670 <rda5807_GetFreq_In100Khz+0x64>
 800664e:	2b01      	cmp	r3, #1
 8006650:	d002      	beq.n	8006658 <rda5807_GetFreq_In100Khz+0x4c>
 8006652:	2b02      	cmp	r3, #2
 8006654:	d004      	beq.n	8006660 <rda5807_GetFreq_In100Khz+0x54>
 8006656:	e00b      	b.n	8006670 <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 8006658:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800665c:	80fb      	strh	r3, [r7, #6]
    	break;
 800665e:	e007      	b.n	8006670 <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 8006660:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8006664:	80fb      	strh	r3, [r7, #6]
    	break;
 8006666:	e003      	b.n	8006670 <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 8006668:	f240 238a 	movw	r3, #650	; 0x28a
 800666c:	80fb      	strh	r3, [r7, #6]
    	break;
 800666e:	bf00      	nop
    }
    Freq100kHz += left;
 8006670:	88ba      	ldrh	r2, [r7, #4]
 8006672:	88fb      	ldrh	r3, [r7, #6]
 8006674:	4413      	add	r3, r2
 8006676:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8006678:	88bb      	ldrh	r3, [r7, #4]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	200033f8 	.word	0x200033f8
 8006688:	200033e8 	.word	0x200033e8

0800668c <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	4603      	mov	r3, r0
 8006694:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8006696:	2201      	movs	r2, #1
 8006698:	4910      	ldr	r1, [pc, #64]	; (80066dc <rda5807_StartSeek+0x50>)
 800669a:	2002      	movs	r0, #2
 800669c:	f7ff fd5c 	bl	8006158 <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 80066a0:	4a0e      	ldr	r2, [pc, #56]	; (80066dc <rda5807_StartSeek+0x50>)
 80066a2:	7813      	ldrb	r3, [r2, #0]
 80066a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a8:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 80066aa:	4a0c      	ldr	r2, [pc, #48]	; (80066dc <rda5807_StartSeek+0x50>)
 80066ac:	7853      	ldrb	r3, [r2, #1]
 80066ae:	f043 0301 	orr.w	r3, r3, #1
 80066b2:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bf14      	ite	ne
 80066ba:	2301      	movne	r3, #1
 80066bc:	2300      	moveq	r3, #0
 80066be:	b2d9      	uxtb	r1, r3
 80066c0:	4a06      	ldr	r2, [pc, #24]	; (80066dc <rda5807_StartSeek+0x50>)
 80066c2:	7853      	ldrb	r3, [r2, #1]
 80066c4:	f361 0341 	bfi	r3, r1, #1, #1
 80066c8:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80066ca:	2201      	movs	r2, #1
 80066cc:	4903      	ldr	r1, [pc, #12]	; (80066dc <rda5807_StartSeek+0x50>)
 80066ce:	2002      	movs	r0, #2
 80066d0:	f7ff fd76 	bl	80061c0 <rda5807_write>
}
 80066d4:	bf00      	nop
 80066d6:	3708      	adds	r7, #8
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	200033e8 	.word	0x200033e8

080066e0 <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80066e4:	2201      	movs	r2, #1
 80066e6:	4905      	ldr	r1, [pc, #20]	; (80066fc <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 80066e8:	200a      	movs	r0, #10
 80066ea:	f7ff fd35 	bl	8006158 <rda5807_read>

    return Buffs.Reg0A.bSTC;
 80066ee:	4b04      	ldr	r3, [pc, #16]	; (8006700 <rda5807_Get_SeekTuneReadyFlag+0x20>)
 80066f0:	7c5b      	ldrb	r3, [r3, #17]
 80066f2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80066f6:	b2db      	uxtb	r3, r3
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	200033f8 	.word	0x200033f8
 8006700:	200033e8 	.word	0x200033e8

08006704 <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8006708:	2201      	movs	r2, #1
 800670a:	4908      	ldr	r1, [pc, #32]	; (800672c <rda5807_Get_StereoMonoFlag+0x28>)
 800670c:	200a      	movs	r0, #10
 800670e:	f7ff fd23 	bl	8006158 <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 8006712:	4b07      	ldr	r3, [pc, #28]	; (8006730 <rda5807_Get_StereoMonoFlag+0x2c>)
 8006714:	7c5b      	ldrb	r3, [r3, #17]
 8006716:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b00      	cmp	r3, #0
 800671e:	bf14      	ite	ne
 8006720:	2301      	movne	r3, #1
 8006722:	2300      	moveq	r3, #0
 8006724:	b2db      	uxtb	r3, r3
}
 8006726:	4618      	mov	r0, r3
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	200033f8 	.word	0x200033f8
 8006730:	200033e8 	.word	0x200033e8

08006734 <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8006738:	2201      	movs	r2, #1
 800673a:	4905      	ldr	r1, [pc, #20]	; (8006750 <rda5807_Get_Channel+0x1c>)
 800673c:	200a      	movs	r0, #10
 800673e:	f7ff fd0b 	bl	8006158 <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 8006742:	4b04      	ldr	r3, [pc, #16]	; (8006754 <rda5807_Get_Channel+0x20>)
 8006744:	8a1b      	ldrh	r3, [r3, #16]
 8006746:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800674a:	b29b      	uxth	r3, r3
}
 800674c:	4618      	mov	r0, r3
 800674e:	bd80      	pop	{r7, pc}
 8006750:	200033f8 	.word	0x200033f8
 8006754:	200033e8 	.word	0x200033e8

08006758 <rda5807_Set_Band>:
//==============================================================================
uint8_t rda5807_Set_Band(uint8_t band)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	4603      	mov	r3, r0
 8006760:	71fb      	strb	r3, [r7, #7]
	if (band > 3) return 1;
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	2b03      	cmp	r3, #3
 8006766:	d901      	bls.n	800676c <rda5807_Set_Band+0x14>
 8006768:	2301      	movs	r3, #1
 800676a:	e054      	b.n	8006816 <rda5807_Set_Band+0xbe>

    //   3
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 800676c:	2201      	movs	r2, #1
 800676e:	492c      	ldr	r1, [pc, #176]	; (8006820 <rda5807_Set_Band+0xc8>)
 8006770:	2003      	movs	r0, #3
 8006772:	f7ff fcf1 	bl	8006158 <rda5807_read>

    Buffs.Reg03.bBAND = band;
 8006776:	79fb      	ldrb	r3, [r7, #7]
 8006778:	f003 0303 	and.w	r3, r3, #3
 800677c:	b2d9      	uxtb	r1, r3
 800677e:	4a29      	ldr	r2, [pc, #164]	; (8006824 <rda5807_Set_Band+0xcc>)
 8006780:	7893      	ldrb	r3, [r2, #2]
 8006782:	f361 0383 	bfi	r3, r1, #2, #2
 8006786:	7093      	strb	r3, [r2, #2]

    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8006788:	2201      	movs	r2, #1
 800678a:	4925      	ldr	r1, [pc, #148]	; (8006820 <rda5807_Set_Band+0xc8>)
 800678c:	2003      	movs	r0, #3
 800678e:	f7ff fd17 	bl	80061c0 <rda5807_write>

    uint16_t l = 870, r = 1080;
 8006792:	f240 3366 	movw	r3, #870	; 0x366
 8006796:	81fb      	strh	r3, [r7, #14]
 8006798:	f44f 6387 	mov.w	r3, #1080	; 0x438
 800679c:	81bb      	strh	r3, [r7, #12]

    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 800679e:	4b21      	ldr	r3, [pc, #132]	; (8006824 <rda5807_Set_Band+0xcc>)
 80067a0:	789b      	ldrb	r3, [r3, #2]
 80067a2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b03      	cmp	r3, #3
 80067aa:	d011      	beq.n	80067d0 <rda5807_Set_Band+0x78>
 80067ac:	2b03      	cmp	r3, #3
 80067ae:	dc16      	bgt.n	80067de <rda5807_Set_Band+0x86>
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d002      	beq.n	80067ba <rda5807_Set_Band+0x62>
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d007      	beq.n	80067c8 <rda5807_Set_Band+0x70>
 80067b8:	e011      	b.n	80067de <rda5807_Set_Band+0x86>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		l = 760;
 80067ba:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80067be:	81fb      	strh	r3, [r7, #14]
    		r = 910;
 80067c0:	f240 338e 	movw	r3, #910	; 0x38e
 80067c4:	81bb      	strh	r3, [r7, #12]
    	break;
 80067c6:	e00a      	b.n	80067de <rda5807_Set_Band+0x86>
    	case 2:// 10 = 76108 MHz (world wide)
    		l = 760;
 80067c8:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80067cc:	81fb      	strh	r3, [r7, #14]
    	break;
 80067ce:	e006      	b.n	80067de <rda5807_Set_Band+0x86>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		l = 650;
 80067d0:	f240 238a 	movw	r3, #650	; 0x28a
 80067d4:	81fb      	strh	r3, [r7, #14]
    		r = 760;
 80067d6:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80067da:	81bb      	strh	r3, [r7, #12]
    	break;
 80067dc:	bf00      	nop
    }
    lBand = ((float)l) / 10;
 80067de:	89fb      	ldrh	r3, [r7, #14]
 80067e0:	ee07 3a90 	vmov	s15, r3
 80067e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80067e8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80067ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067f0:	4b0d      	ldr	r3, [pc, #52]	; (8006828 <rda5807_Set_Band+0xd0>)
 80067f2:	edc3 7a00 	vstr	s15, [r3]
    rBand = ((float)r) / 10;
 80067f6:	89bb      	ldrh	r3, [r7, #12]
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006800:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8006804:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006808:	4b08      	ldr	r3, [pc, #32]	; (800682c <rda5807_Set_Band+0xd4>)
 800680a:	edc3 7a00 	vstr	s15, [r3]

    HAL_Delay(50);
 800680e:	2032      	movs	r0, #50	; 0x32
 8006810:	f001 fbd4 	bl	8007fbc <HAL_Delay>

    return 0;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	200033ea 	.word	0x200033ea
 8006824:	200033e8 	.word	0x200033e8
 8006828:	20002fcc 	.word	0x20002fcc
 800682c:	20002fd0 	.word	0x20002fd0

08006830 <rda5807_Set_Mute>:
//==============================================================================
void rda5807_Set_Mute(uint8_t mute)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
	//   2
	rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 800683a:	2201      	movs	r2, #1
 800683c:	490a      	ldr	r1, [pc, #40]	; (8006868 <rda5807_Set_Mute+0x38>)
 800683e:	2002      	movs	r0, #2
 8006840:	f7ff fc8a 	bl	8006158 <rda5807_read>

	Buffs.Reg02.bDMUTE = mute & 1;
 8006844:	79fb      	ldrb	r3, [r7, #7]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	b2d9      	uxtb	r1, r3
 800684c:	4a06      	ldr	r2, [pc, #24]	; (8006868 <rda5807_Set_Mute+0x38>)
 800684e:	7853      	ldrb	r3, [r2, #1]
 8006850:	f361 1386 	bfi	r3, r1, #6, #1
 8006854:	7053      	strb	r3, [r2, #1]

	rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8006856:	2201      	movs	r2, #1
 8006858:	4903      	ldr	r1, [pc, #12]	; (8006868 <rda5807_Set_Mute+0x38>)
 800685a:	2002      	movs	r0, #2
 800685c:	f7ff fcb0 	bl	80061c0 <rda5807_write>
}
 8006860:	bf00      	nop
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	200033e8 	.word	0x200033e8

0800686c <rda5807_Get_RDSReady>:
//==============================================================================
bool rda5807_Get_RDSReady()
{
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
	rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8006870:	2201      	movs	r2, #1
 8006872:	490b      	ldr	r1, [pc, #44]	; (80068a0 <rda5807_Get_RDSReady+0x34>)
 8006874:	200a      	movs	r0, #10
 8006876:	f7ff fc6f 	bl	8006158 <rda5807_read>

	if (Buffs.Reg0A.bRDSS && Buffs.Reg0A.bRDSR)
 800687a:	4b0a      	ldr	r3, [pc, #40]	; (80068a4 <rda5807_Get_RDSReady+0x38>)
 800687c:	7c5b      	ldrb	r3, [r3, #17]
 800687e:	f003 0310 	and.w	r3, r3, #16
 8006882:	b2db      	uxtb	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d008      	beq.n	800689a <rda5807_Get_RDSReady+0x2e>
 8006888:	4b06      	ldr	r3, [pc, #24]	; (80068a4 <rda5807_Get_RDSReady+0x38>)
 800688a:	7c5b      	ldrb	r3, [r3, #17]
 800688c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <rda5807_Get_RDSReady+0x2e>
		return true;
 8006896:	2301      	movs	r3, #1
 8006898:	e000      	b.n	800689c <rda5807_Get_RDSReady+0x30>
	else
		return false;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	200033f8 	.word	0x200033f8
 80068a4:	200033e8 	.word	0x200033e8

080068a8 <rda5807_Get_reg>:
    return ret;
}
*/
//==============================================================================
uint16_t rda5807_Get_reg(uint8_t reg)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	4603      	mov	r3, r0
 80068b0:	71fb      	strb	r3, [r7, #7]
uint16_t ret = 0;
 80068b2:	2300      	movs	r3, #0
 80068b4:	81fb      	strh	r3, [r7, #14]

	rda5807_read(reg, &ret, 1);
 80068b6:	f107 010e 	add.w	r1, r7, #14
 80068ba:	79fb      	ldrb	r3, [r7, #7]
 80068bc:	2201      	movs	r2, #1
 80068be:	4618      	mov	r0, r3
 80068c0:	f7ff fc4a 	bl	8006158 <rda5807_read>

	return ret;
 80068c4:	89fb      	ldrh	r3, [r7, #14]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068d6:	4b11      	ldr	r3, [pc, #68]	; (800691c <HAL_MspInit+0x4c>)
 80068d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068da:	4a10      	ldr	r2, [pc, #64]	; (800691c <HAL_MspInit+0x4c>)
 80068dc:	f043 0301 	orr.w	r3, r3, #1
 80068e0:	6613      	str	r3, [r2, #96]	; 0x60
 80068e2:	4b0e      	ldr	r3, [pc, #56]	; (800691c <HAL_MspInit+0x4c>)
 80068e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	607b      	str	r3, [r7, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80068ee:	4b0b      	ldr	r3, [pc, #44]	; (800691c <HAL_MspInit+0x4c>)
 80068f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068f2:	4a0a      	ldr	r2, [pc, #40]	; (800691c <HAL_MspInit+0x4c>)
 80068f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068f8:	6593      	str	r3, [r2, #88]	; 0x58
 80068fa:	4b08      	ldr	r3, [pc, #32]	; (800691c <HAL_MspInit+0x4c>)
 80068fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006902:	603b      	str	r3, [r7, #0]
 8006904:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006906:	2200      	movs	r2, #0
 8006908:	210f      	movs	r1, #15
 800690a:	f06f 0001 	mvn.w	r0, #1
 800690e:	f001 fc31 	bl	8008174 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006912:	bf00      	nop
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	40021000 	.word	0x40021000

08006920 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b0ac      	sub	sp, #176	; 0xb0
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006928:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800692c:	2200      	movs	r2, #0
 800692e:	601a      	str	r2, [r3, #0]
 8006930:	605a      	str	r2, [r3, #4]
 8006932:	609a      	str	r2, [r3, #8]
 8006934:	60da      	str	r2, [r3, #12]
 8006936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006938:	f107 0314 	add.w	r3, r7, #20
 800693c:	2288      	movs	r2, #136	; 0x88
 800693e:	2100      	movs	r1, #0
 8006940:	4618      	mov	r0, r3
 8006942:	f00d f814 	bl	801396e <memset>
  if(hi2c->Instance==I2C1)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a57      	ldr	r2, [pc, #348]	; (8006aa8 <HAL_I2C_MspInit+0x188>)
 800694c:	4293      	cmp	r3, r2
 800694e:	f040 80a7 	bne.w	8006aa0 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006952:	2340      	movs	r3, #64	; 0x40
 8006954:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006956:	2300      	movs	r3, #0
 8006958:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800695a:	f107 0314 	add.w	r3, r7, #20
 800695e:	4618      	mov	r0, r3
 8006960:	f004 fc6e 	bl	800b240 <HAL_RCCEx_PeriphCLKConfig>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800696a:	f7ff fb0d 	bl	8005f88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800696e:	4b4f      	ldr	r3, [pc, #316]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 8006970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006972:	4a4e      	ldr	r2, [pc, #312]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 8006974:	f043 0302 	orr.w	r3, r3, #2
 8006978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800697a:	4b4c      	ldr	r3, [pc, #304]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 800697c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	613b      	str	r3, [r7, #16]
 8006984:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006986:	23c0      	movs	r3, #192	; 0xc0
 8006988:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800698c:	2312      	movs	r3, #18
 800698e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006992:	2300      	movs	r3, #0
 8006994:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006998:	2302      	movs	r3, #2
 800699a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800699e:	2304      	movs	r3, #4
 80069a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80069a8:	4619      	mov	r1, r3
 80069aa:	4841      	ldr	r0, [pc, #260]	; (8006ab0 <HAL_I2C_MspInit+0x190>)
 80069ac:	f001 fe90 	bl	80086d0 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 80069b0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80069b4:	f003 fcf2 	bl	800a39c <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 80069b8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80069bc:	f003 fcee 	bl	800a39c <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80069c0:	4b3a      	ldr	r3, [pc, #232]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 80069c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c4:	4a39      	ldr	r2, [pc, #228]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 80069c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80069ca:	6593      	str	r3, [r2, #88]	; 0x58
 80069cc:	4b37      	ldr	r3, [pc, #220]	; (8006aac <HAL_I2C_MspInit+0x18c>)
 80069ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069d4:	60fb      	str	r3, [r7, #12]
 80069d6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 80069d8:	4b36      	ldr	r3, [pc, #216]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069da:	4a37      	ldr	r2, [pc, #220]	; (8006ab8 <HAL_I2C_MspInit+0x198>)
 80069dc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 80069de:	4b35      	ldr	r3, [pc, #212]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069e0:	2205      	movs	r2, #5
 80069e2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80069e4:	4b33      	ldr	r3, [pc, #204]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80069ea:	4b32      	ldr	r3, [pc, #200]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80069f0:	4b30      	ldr	r3, [pc, #192]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069f2:	2280      	movs	r2, #128	; 0x80
 80069f4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80069f6:	4b2f      	ldr	r3, [pc, #188]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80069fc:	4b2d      	ldr	r3, [pc, #180]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 80069fe:	2200      	movs	r2, #0
 8006a00:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8006a02:	4b2c      	ldr	r3, [pc, #176]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006a08:	4b2a      	ldr	r3, [pc, #168]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 8006a0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006a0e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8006a10:	4828      	ldr	r0, [pc, #160]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 8006a12:	f001 fbd9 	bl	80081c8 <HAL_DMA_Init>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d001      	beq.n	8006a20 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8006a1c:	f7ff fab4 	bl	8005f88 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a24      	ldr	r2, [pc, #144]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 8006a24:	63da      	str	r2, [r3, #60]	; 0x3c
 8006a26:	4a23      	ldr	r2, [pc, #140]	; (8006ab4 <HAL_I2C_MspInit+0x194>)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8006a2c:	4b23      	ldr	r3, [pc, #140]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a2e:	4a24      	ldr	r2, [pc, #144]	; (8006ac0 <HAL_I2C_MspInit+0x1a0>)
 8006a30:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8006a32:	4b22      	ldr	r3, [pc, #136]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a34:	2203      	movs	r2, #3
 8006a36:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a38:	4b20      	ldr	r3, [pc, #128]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a3a:	2210      	movs	r2, #16
 8006a3c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a3e:	4b1f      	ldr	r3, [pc, #124]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a40:	2200      	movs	r2, #0
 8006a42:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006a44:	4b1d      	ldr	r3, [pc, #116]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a46:	2280      	movs	r2, #128	; 0x80
 8006a48:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a4a:	4b1c      	ldr	r3, [pc, #112]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a50:	4b1a      	ldr	r3, [pc, #104]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8006a56:	4b19      	ldr	r3, [pc, #100]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006a5c:	4b17      	ldr	r3, [pc, #92]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a5e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006a62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8006a64:	4815      	ldr	r0, [pc, #84]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a66:	f001 fbaf 	bl	80081c8 <HAL_DMA_Init>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d001      	beq.n	8006a74 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8006a70:	f7ff fa8a 	bl	8005f88 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a11      	ldr	r2, [pc, #68]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a78:	639a      	str	r2, [r3, #56]	; 0x38
 8006a7a:	4a10      	ldr	r2, [pc, #64]	; (8006abc <HAL_I2C_MspInit+0x19c>)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8006a80:	2200      	movs	r2, #0
 8006a82:	2105      	movs	r1, #5
 8006a84:	201f      	movs	r0, #31
 8006a86:	f001 fb75 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006a8a:	201f      	movs	r0, #31
 8006a8c:	f001 fb8e 	bl	80081ac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8006a90:	2200      	movs	r2, #0
 8006a92:	2105      	movs	r1, #5
 8006a94:	2020      	movs	r0, #32
 8006a96:	f001 fb6d 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006a9a:	2020      	movs	r0, #32
 8006a9c:	f001 fb86 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006aa0:	bf00      	nop
 8006aa2:	37b0      	adds	r7, #176	; 0xb0
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	40005400 	.word	0x40005400
 8006aac:	40021000 	.word	0x40021000
 8006ab0:	48000400 	.word	0x48000400
 8006ab4:	20000a6c 	.word	0x20000a6c
 8006ab8:	4002046c 	.word	0x4002046c
 8006abc:	20000ab4 	.word	0x20000ab4
 8006ac0:	4002006c 	.word	0x4002006c

08006ac4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b0a4      	sub	sp, #144	; 0x90
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006acc:	f107 0308 	add.w	r3, r7, #8
 8006ad0:	2288      	movs	r2, #136	; 0x88
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f00c ff4a 	bl	801396e <memset>
  if(hrtc->Instance==RTC)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a10      	ldr	r2, [pc, #64]	; (8006b20 <HAL_RTC_MspInit+0x5c>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d118      	bne.n	8006b16 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006ae4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ae8:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006aea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006aee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006af2:	f107 0308 	add.w	r3, r7, #8
 8006af6:	4618      	mov	r0, r3
 8006af8:	f004 fba2 	bl	800b240 <HAL_RCCEx_PeriphCLKConfig>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d001      	beq.n	8006b06 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8006b02:	f7ff fa41 	bl	8005f88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006b06:	4b07      	ldr	r3, [pc, #28]	; (8006b24 <HAL_RTC_MspInit+0x60>)
 8006b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b0c:	4a05      	ldr	r2, [pc, #20]	; (8006b24 <HAL_RTC_MspInit+0x60>)
 8006b0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8006b16:	bf00      	nop
 8006b18:	3790      	adds	r7, #144	; 0x90
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	40002800 	.word	0x40002800
 8006b24:	40021000 	.word	0x40021000

08006b28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08c      	sub	sp, #48	; 0x30
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b30:	f107 031c 	add.w	r3, r7, #28
 8006b34:	2200      	movs	r2, #0
 8006b36:	601a      	str	r2, [r3, #0]
 8006b38:	605a      	str	r2, [r3, #4]
 8006b3a:	609a      	str	r2, [r3, #8]
 8006b3c:	60da      	str	r2, [r3, #12]
 8006b3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a76      	ldr	r2, [pc, #472]	; (8006d20 <HAL_SPI_MspInit+0x1f8>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d15b      	bne.n	8006c02 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006b4a:	4b76      	ldr	r3, [pc, #472]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b4e:	4a75      	ldr	r2, [pc, #468]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006b54:	6613      	str	r3, [r2, #96]	; 0x60
 8006b56:	4b73      	ldr	r3, [pc, #460]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b5e:	61bb      	str	r3, [r7, #24]
 8006b60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b62:	4b70      	ldr	r3, [pc, #448]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b66:	4a6f      	ldr	r2, [pc, #444]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b68:	f043 0301 	orr.w	r3, r3, #1
 8006b6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006b6e:	4b6d      	ldr	r3, [pc, #436]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	617b      	str	r3, [r7, #20]
 8006b78:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8006b7a:	23a0      	movs	r3, #160	; 0xa0
 8006b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b7e:	2302      	movs	r3, #2
 8006b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b86:	2303      	movs	r3, #3
 8006b88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006b8a:	2305      	movs	r3, #5
 8006b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b8e:	f107 031c 	add.w	r3, r7, #28
 8006b92:	4619      	mov	r1, r3
 8006b94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b98:	f001 fd9a 	bl	80086d0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Channel4;
 8006b9c:	4b62      	ldr	r3, [pc, #392]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006b9e:	4a63      	ldr	r2, [pc, #396]	; (8006d2c <HAL_SPI_MspInit+0x204>)
 8006ba0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_4;
 8006ba2:	4b61      	ldr	r3, [pc, #388]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006ba4:	2204      	movs	r2, #4
 8006ba6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006ba8:	4b5f      	ldr	r3, [pc, #380]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006baa:	2210      	movs	r2, #16
 8006bac:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006bae:	4b5e      	ldr	r3, [pc, #376]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006bb4:	4b5c      	ldr	r3, [pc, #368]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bb6:	2280      	movs	r2, #128	; 0x80
 8006bb8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006bba:	4b5b      	ldr	r3, [pc, #364]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006bc0:	4b59      	ldr	r3, [pc, #356]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8006bc6:	4b58      	ldr	r3, [pc, #352]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bc8:	2200      	movs	r2, #0
 8006bca:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8006bcc:	4b56      	ldr	r3, [pc, #344]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006bd2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8006bd4:	4854      	ldr	r0, [pc, #336]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bd6:	f001 faf7 	bl	80081c8 <HAL_DMA_Init>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d001      	beq.n	8006be4 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8006be0:	f7ff f9d2 	bl	8005f88 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a50      	ldr	r2, [pc, #320]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54
 8006bea:	4a4f      	ldr	r2, [pc, #316]	; (8006d28 <HAL_SPI_MspInit+0x200>)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	2105      	movs	r1, #5
 8006bf4:	2023      	movs	r0, #35	; 0x23
 8006bf6:	f001 fabd 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8006bfa:	2023      	movs	r0, #35	; 0x23
 8006bfc:	f001 fad6 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006c00:	e08a      	b.n	8006d18 <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a4a      	ldr	r2, [pc, #296]	; (8006d30 <HAL_SPI_MspInit+0x208>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	f040 8085 	bne.w	8006d18 <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006c0e:	4b45      	ldr	r3, [pc, #276]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c12:	4a44      	ldr	r2, [pc, #272]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c18:	6593      	str	r3, [r2, #88]	; 0x58
 8006c1a:	4b42      	ldr	r3, [pc, #264]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c26:	4b3f      	ldr	r3, [pc, #252]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c2a:	4a3e      	ldr	r2, [pc, #248]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c2c:	f043 0302 	orr.w	r3, r3, #2
 8006c30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006c32:	4b3c      	ldr	r3, [pc, #240]	; (8006d24 <HAL_SPI_MspInit+0x1fc>)
 8006c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c36:	f003 0302 	and.w	r3, r3, #2
 8006c3a:	60fb      	str	r3, [r7, #12]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006c3e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c44:	2302      	movs	r3, #2
 8006c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006c50:	2305      	movs	r3, #5
 8006c52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c54:	f107 031c 	add.w	r3, r7, #28
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4836      	ldr	r0, [pc, #216]	; (8006d34 <HAL_SPI_MspInit+0x20c>)
 8006c5c:	f001 fd38 	bl	80086d0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8006c60:	4b35      	ldr	r3, [pc, #212]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c62:	4a36      	ldr	r2, [pc, #216]	; (8006d3c <HAL_SPI_MspInit+0x214>)
 8006c64:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8006c66:	4b34      	ldr	r3, [pc, #208]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c68:	2201      	movs	r2, #1
 8006c6a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c6c:	4b32      	ldr	r3, [pc, #200]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c72:	4b31      	ldr	r3, [pc, #196]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006c78:	4b2f      	ldr	r3, [pc, #188]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c7a:	2280      	movs	r2, #128	; 0x80
 8006c7c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006c7e:	4b2e      	ldr	r3, [pc, #184]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006c84:	4b2c      	ldr	r3, [pc, #176]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8006c8a:	4b2b      	ldr	r3, [pc, #172]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8006c90:	4b29      	ldr	r3, [pc, #164]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006c96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006c98:	4827      	ldr	r0, [pc, #156]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006c9a:	f001 fa95 	bl	80081c8 <HAL_DMA_Init>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d001      	beq.n	8006ca8 <HAL_SPI_MspInit+0x180>
      Error_Handler();
 8006ca4:	f7ff f970 	bl	8005f88 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a23      	ldr	r2, [pc, #140]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006cac:	659a      	str	r2, [r3, #88]	; 0x58
 8006cae:	4a22      	ldr	r2, [pc, #136]	; (8006d38 <HAL_SPI_MspInit+0x210>)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006cb4:	4b22      	ldr	r3, [pc, #136]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cb6:	4a23      	ldr	r2, [pc, #140]	; (8006d44 <HAL_SPI_MspInit+0x21c>)
 8006cb8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8006cba:	4b21      	ldr	r3, [pc, #132]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006cc0:	4b1f      	ldr	r3, [pc, #124]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cc2:	2210      	movs	r2, #16
 8006cc4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006cc6:	4b1e      	ldr	r3, [pc, #120]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006ccc:	4b1c      	ldr	r3, [pc, #112]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cce:	2280      	movs	r2, #128	; 0x80
 8006cd0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006cd2:	4b1b      	ldr	r3, [pc, #108]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006cd8:	4b19      	ldr	r3, [pc, #100]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8006cde:	4b18      	ldr	r3, [pc, #96]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8006ce4:	4b16      	ldr	r3, [pc, #88]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006ce6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006cea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006cec:	4814      	ldr	r0, [pc, #80]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006cee:	f001 fa6b 	bl	80081c8 <HAL_DMA_Init>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8006cf8:	f7ff f946 	bl	8005f88 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a10      	ldr	r2, [pc, #64]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006d00:	655a      	str	r2, [r3, #84]	; 0x54
 8006d02:	4a0f      	ldr	r2, [pc, #60]	; (8006d40 <HAL_SPI_MspInit+0x218>)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2105      	movs	r1, #5
 8006d0c:	2024      	movs	r0, #36	; 0x24
 8006d0e:	f001 fa31 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006d12:	2024      	movs	r0, #36	; 0x24
 8006d14:	f001 fa4a 	bl	80081ac <HAL_NVIC_EnableIRQ>
}
 8006d18:	bf00      	nop
 8006d1a:	3730      	adds	r7, #48	; 0x30
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	40013000 	.word	0x40013000
 8006d24:	40021000 	.word	0x40021000
 8006d28:	20000be8 	.word	0x20000be8
 8006d2c:	40020444 	.word	0x40020444
 8006d30:	40003800 	.word	0x40003800
 8006d34:	48000400 	.word	0x48000400
 8006d38:	20000c30 	.word	0x20000c30
 8006d3c:	40020044 	.word	0x40020044
 8006d40:	20000c78 	.word	0x20000c78
 8006d44:	40020058 	.word	0x40020058

08006d48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a1a      	ldr	r2, [pc, #104]	; (8006dc0 <HAL_TIM_Base_MspInit+0x78>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d114      	bne.n	8006d84 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006d5a:	4b1a      	ldr	r3, [pc, #104]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d5e:	4a19      	ldr	r2, [pc, #100]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d60:	f043 0304 	orr.w	r3, r3, #4
 8006d64:	6593      	str	r3, [r2, #88]	; 0x58
 8006d66:	4b17      	ldr	r3, [pc, #92]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	60fb      	str	r3, [r7, #12]
 8006d70:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8006d72:	2200      	movs	r2, #0
 8006d74:	2105      	movs	r1, #5
 8006d76:	201e      	movs	r0, #30
 8006d78:	f001 f9fc 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006d7c:	201e      	movs	r0, #30
 8006d7e:	f001 fa15 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8006d82:	e018      	b.n	8006db6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a0f      	ldr	r2, [pc, #60]	; (8006dc8 <HAL_TIM_Base_MspInit+0x80>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d113      	bne.n	8006db6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006d8e:	4b0d      	ldr	r3, [pc, #52]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d92:	4a0c      	ldr	r2, [pc, #48]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d94:	f043 0310 	orr.w	r3, r3, #16
 8006d98:	6593      	str	r3, [r2, #88]	; 0x58
 8006d9a:	4b0a      	ldr	r3, [pc, #40]	; (8006dc4 <HAL_TIM_Base_MspInit+0x7c>)
 8006d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9e:	f003 0310 	and.w	r3, r3, #16
 8006da2:	60bb      	str	r3, [r7, #8]
 8006da4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 8006da6:	2200      	movs	r2, #0
 8006da8:	2107      	movs	r1, #7
 8006daa:	2036      	movs	r0, #54	; 0x36
 8006dac:	f001 f9e2 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006db0:	2036      	movs	r0, #54	; 0x36
 8006db2:	f001 f9fb 	bl	80081ac <HAL_NVIC_EnableIRQ>
}
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	40000800 	.word	0x40000800
 8006dc4:	40021000 	.word	0x40021000
 8006dc8:	40001000 	.word	0x40001000

08006dcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b0ae      	sub	sp, #184	; 0xb8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006dd8:	2200      	movs	r2, #0
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	605a      	str	r2, [r3, #4]
 8006dde:	609a      	str	r2, [r3, #8]
 8006de0:	60da      	str	r2, [r3, #12]
 8006de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006de4:	f107 031c 	add.w	r3, r7, #28
 8006de8:	2288      	movs	r2, #136	; 0x88
 8006dea:	2100      	movs	r1, #0
 8006dec:	4618      	mov	r0, r3
 8006dee:	f00c fdbe 	bl	801396e <memset>
  if(huart->Instance==USART2)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a74      	ldr	r2, [pc, #464]	; (8006fc8 <HAL_UART_MspInit+0x1fc>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d16e      	bne.n	8006eda <HAL_UART_MspInit+0x10e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006e00:	2300      	movs	r3, #0
 8006e02:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006e04:	f107 031c 	add.w	r3, r7, #28
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f004 fa19 	bl	800b240 <HAL_RCCEx_PeriphCLKConfig>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006e14:	f7ff f8b8 	bl	8005f88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e18:	4b6c      	ldr	r3, [pc, #432]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1c:	4a6b      	ldr	r2, [pc, #428]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e22:	6593      	str	r3, [r2, #88]	; 0x58
 8006e24:	4b69      	ldr	r3, [pc, #420]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e2c:	61bb      	str	r3, [r7, #24]
 8006e2e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e30:	4b66      	ldr	r3, [pc, #408]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e34:	4a65      	ldr	r2, [pc, #404]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e36:	f043 0301 	orr.w	r3, r3, #1
 8006e3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e3c:	4b63      	ldr	r3, [pc, #396]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	617b      	str	r3, [r7, #20]
 8006e46:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 8006e48:	230c      	movs	r3, #12
 8006e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e4e:	2302      	movs	r3, #2
 8006e50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e54:	2300      	movs	r3, #0
 8006e56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e60:	2307      	movs	r3, #7
 8006e62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e66:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e70:	f001 fc2e 	bl	80086d0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8006e74:	4b56      	ldr	r3, [pc, #344]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e76:	4a57      	ldr	r2, [pc, #348]	; (8006fd4 <HAL_UART_MspInit+0x208>)
 8006e78:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8006e7a:	4b55      	ldr	r3, [pc, #340]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e80:	4b53      	ldr	r3, [pc, #332]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e82:	2210      	movs	r2, #16
 8006e84:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e86:	4b52      	ldr	r3, [pc, #328]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006e8c:	4b50      	ldr	r3, [pc, #320]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e8e:	2280      	movs	r2, #128	; 0x80
 8006e90:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006e92:	4b4f      	ldr	r3, [pc, #316]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006e98:	4b4d      	ldr	r3, [pc, #308]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006e9e:	4b4c      	ldr	r3, [pc, #304]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006ea4:	4b4a      	ldr	r3, [pc, #296]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006ea6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006eaa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006eac:	4848      	ldr	r0, [pc, #288]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006eae:	f001 f98b 	bl	80081c8 <HAL_DMA_Init>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d001      	beq.n	8006ebc <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8006eb8:	f7ff f866 	bl	8005f88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a44      	ldr	r2, [pc, #272]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006ec0:	66da      	str	r2, [r3, #108]	; 0x6c
 8006ec2:	4a43      	ldr	r2, [pc, #268]	; (8006fd0 <HAL_UART_MspInit+0x204>)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006ec8:	2200      	movs	r2, #0
 8006eca:	2105      	movs	r1, #5
 8006ecc:	2026      	movs	r0, #38	; 0x26
 8006ece:	f001 f951 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006ed2:	2026      	movs	r0, #38	; 0x26
 8006ed4:	f001 f96a 	bl	80081ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006ed8:	e071      	b.n	8006fbe <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART3)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a3e      	ldr	r2, [pc, #248]	; (8006fd8 <HAL_UART_MspInit+0x20c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d16c      	bne.n	8006fbe <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006ee4:	2304      	movs	r3, #4
 8006ee6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006eec:	f107 031c 	add.w	r3, r7, #28
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f004 f9a5 	bl	800b240 <HAL_RCCEx_PeriphCLKConfig>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8006efc:	f7ff f844 	bl	8005f88 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006f00:	4b32      	ldr	r3, [pc, #200]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f04:	4a31      	ldr	r2, [pc, #196]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8006f0c:	4b2f      	ldr	r3, [pc, #188]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f14:	613b      	str	r3, [r7, #16]
 8006f16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f18:	4b2c      	ldr	r3, [pc, #176]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f1c:	4a2b      	ldr	r2, [pc, #172]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f1e:	f043 0304 	orr.w	r3, r3, #4
 8006f22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f24:	4b29      	ldr	r3, [pc, #164]	; (8006fcc <HAL_UART_MspInit+0x200>)
 8006f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f28:	f003 0304 	and.w	r3, r3, #4
 8006f2c:	60fb      	str	r3, [r7, #12]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006f30:	2330      	movs	r3, #48	; 0x30
 8006f32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f36:	2302      	movs	r3, #2
 8006f38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f42:	2303      	movs	r3, #3
 8006f44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006f48:	2307      	movs	r3, #7
 8006f4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f4e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006f52:	4619      	mov	r1, r3
 8006f54:	4821      	ldr	r0, [pc, #132]	; (8006fdc <HAL_UART_MspInit+0x210>)
 8006f56:	f001 fbbb 	bl	80086d0 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8006f5a:	4b21      	ldr	r3, [pc, #132]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f5c:	4a21      	ldr	r2, [pc, #132]	; (8006fe4 <HAL_UART_MspInit+0x218>)
 8006f5e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 8006f60:	4b1f      	ldr	r3, [pc, #124]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f62:	2202      	movs	r2, #2
 8006f64:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006f66:	4b1e      	ldr	r3, [pc, #120]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f68:	2210      	movs	r2, #16
 8006f6a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f6c:	4b1c      	ldr	r3, [pc, #112]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f6e:	2200      	movs	r2, #0
 8006f70:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006f72:	4b1b      	ldr	r3, [pc, #108]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f74:	2280      	movs	r2, #128	; 0x80
 8006f76:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006f78:	4b19      	ldr	r3, [pc, #100]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006f7e:	4b18      	ldr	r3, [pc, #96]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006f84:	4b16      	ldr	r3, [pc, #88]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006f8a:	4b15      	ldr	r3, [pc, #84]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006f92:	4813      	ldr	r0, [pc, #76]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006f94:	f001 f918 	bl	80081c8 <HAL_DMA_Init>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d001      	beq.n	8006fa2 <HAL_UART_MspInit+0x1d6>
      Error_Handler();
 8006f9e:	f7fe fff3 	bl	8005f88 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a0e      	ldr	r2, [pc, #56]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006fa6:	66da      	str	r2, [r3, #108]	; 0x6c
 8006fa8:	4a0d      	ldr	r2, [pc, #52]	; (8006fe0 <HAL_UART_MspInit+0x214>)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2105      	movs	r1, #5
 8006fb2:	2027      	movs	r0, #39	; 0x27
 8006fb4:	f001 f8de 	bl	8008174 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006fb8:	2027      	movs	r0, #39	; 0x27
 8006fba:	f001 f8f7 	bl	80081ac <HAL_NVIC_EnableIRQ>
}
 8006fbe:	bf00      	nop
 8006fc0:	37b8      	adds	r7, #184	; 0xb8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	40004400 	.word	0x40004400
 8006fcc:	40021000 	.word	0x40021000
 8006fd0:	20000e60 	.word	0x20000e60
 8006fd4:	40020080 	.word	0x40020080
 8006fd8:	40004800 	.word	0x40004800
 8006fdc:	48000800 	.word	0x48000800
 8006fe0:	20000ea8 	.word	0x20000ea8
 8006fe4:	4002001c 	.word	0x4002001c

08006fe8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b08c      	sub	sp, #48	; 0x30
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	6879      	ldr	r1, [r7, #4]
 8006ffc:	2019      	movs	r0, #25
 8006ffe:	f001 f8b9 	bl	8008174 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007002:	2019      	movs	r0, #25
 8007004:	f001 f8d2 	bl	80081ac <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007008:	4b1e      	ldr	r3, [pc, #120]	; (8007084 <HAL_InitTick+0x9c>)
 800700a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800700c:	4a1d      	ldr	r2, [pc, #116]	; (8007084 <HAL_InitTick+0x9c>)
 800700e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007012:	6613      	str	r3, [r2, #96]	; 0x60
 8007014:	4b1b      	ldr	r3, [pc, #108]	; (8007084 <HAL_InitTick+0x9c>)
 8007016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800701c:	60fb      	str	r3, [r7, #12]
 800701e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007020:	f107 0210 	add.w	r2, r7, #16
 8007024:	f107 0314 	add.w	r3, r7, #20
 8007028:	4611      	mov	r1, r2
 800702a:	4618      	mov	r0, r3
 800702c:	f004 f876 	bl	800b11c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8007030:	f004 f85e 	bl	800b0f0 <HAL_RCC_GetPCLK2Freq>
 8007034:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007038:	4a13      	ldr	r2, [pc, #76]	; (8007088 <HAL_InitTick+0xa0>)
 800703a:	fba2 2303 	umull	r2, r3, r2, r3
 800703e:	0c9b      	lsrs	r3, r3, #18
 8007040:	3b01      	subs	r3, #1
 8007042:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007044:	4b11      	ldr	r3, [pc, #68]	; (800708c <HAL_InitTick+0xa4>)
 8007046:	4a12      	ldr	r2, [pc, #72]	; (8007090 <HAL_InitTick+0xa8>)
 8007048:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800704a:	4b10      	ldr	r3, [pc, #64]	; (800708c <HAL_InitTick+0xa4>)
 800704c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007050:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8007052:	4a0e      	ldr	r2, [pc, #56]	; (800708c <HAL_InitTick+0xa4>)
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8007058:	4b0c      	ldr	r3, [pc, #48]	; (800708c <HAL_InitTick+0xa4>)
 800705a:	2200      	movs	r2, #0
 800705c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800705e:	4b0b      	ldr	r3, [pc, #44]	; (800708c <HAL_InitTick+0xa4>)
 8007060:	2200      	movs	r2, #0
 8007062:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8007064:	4809      	ldr	r0, [pc, #36]	; (800708c <HAL_InitTick+0xa4>)
 8007066:	f006 fccb 	bl	800da00 <HAL_TIM_Base_Init>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d104      	bne.n	800707a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8007070:	4806      	ldr	r0, [pc, #24]	; (800708c <HAL_InitTick+0xa4>)
 8007072:	f006 fd1d 	bl	800dab0 <HAL_TIM_Base_Start_IT>
 8007076:	4603      	mov	r3, r0
 8007078:	e000      	b.n	800707c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
}
 800707c:	4618      	mov	r0, r3
 800707e:	3730      	adds	r7, #48	; 0x30
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	40021000 	.word	0x40021000
 8007088:	431bde83 	.word	0x431bde83
 800708c:	200033fc 	.word	0x200033fc
 8007090:	40012c00 	.word	0x40012c00

08007094 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM1 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8007094:	b480      	push	{r7}
 8007096:	af00      	add	r7, sp, #0
  /* Disable TIM1 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 8007098:	4b06      	ldr	r3, [pc, #24]	; (80070b4 <HAL_SuspendTick+0x20>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68da      	ldr	r2, [r3, #12]
 800709e:	4b05      	ldr	r3, [pc, #20]	; (80070b4 <HAL_SuspendTick+0x20>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0201 	bic.w	r2, r2, #1
 80070a6:	60da      	str	r2, [r3, #12]
}
 80070a8:	bf00      	nop
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	200033fc 	.word	0x200033fc

080070b8 <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM1 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 80070b8:	b480      	push	{r7}
 80070ba:	af00      	add	r7, sp, #0
  /* Enable TIM1 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 80070bc:	4b06      	ldr	r3, [pc, #24]	; (80070d8 <HAL_ResumeTick+0x20>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	4b05      	ldr	r3, [pc, #20]	; (80070d8 <HAL_ResumeTick+0x20>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f042 0201 	orr.w	r2, r2, #1
 80070ca:	60da      	str	r2, [r3, #12]
}
 80070cc:	bf00      	nop
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	200033fc 	.word	0x200033fc

080070dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80070dc:	b480      	push	{r7}
 80070de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80070e0:	e7fe      	b.n	80070e0 <NMI_Handler+0x4>

080070e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80070e2:	b480      	push	{r7}
 80070e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80070e6:	e7fe      	b.n	80070e6 <HardFault_Handler+0x4>

080070e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80070e8:	b480      	push	{r7}
 80070ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80070ec:	e7fe      	b.n	80070ec <MemManage_Handler+0x4>

080070ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80070ee:	b480      	push	{r7}
 80070f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80070f2:	e7fe      	b.n	80070f2 <BusFault_Handler+0x4>

080070f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80070f4:	b480      	push	{r7}
 80070f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80070f8:	e7fe      	b.n	80070f8 <UsageFault_Handler+0x4>

080070fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80070fa:	b480      	push	{r7}
 80070fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80070fe:	bf00      	nop
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 800710c:	2002      	movs	r0, #2
 800710e:	f001 fcd3 	bl	8008ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007112:	bf00      	nop
 8007114:	bd80      	pop	{r7, pc}

08007116 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 800711a:	2004      	movs	r0, #4
 800711c:	f001 fccc 	bl	8008ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007120:	bf00      	nop
 8007122:	bd80      	pop	{r7, pc}

08007124 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007128:	4802      	ldr	r0, [pc, #8]	; (8007134 <DMA1_Channel2_IRQHandler+0x10>)
 800712a:	f001 f9e4 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800712e:	bf00      	nop
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	20000ea8 	.word	0x20000ea8

08007138 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800713c:	4802      	ldr	r0, [pc, #8]	; (8007148 <DMA1_Channel4_IRQHandler+0x10>)
 800713e:	f001 f9da 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8007142:	bf00      	nop
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20000c30 	.word	0x20000c30

0800714c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007150:	4802      	ldr	r0, [pc, #8]	; (800715c <DMA1_Channel5_IRQHandler+0x10>)
 8007152:	f001 f9d0 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8007156:	bf00      	nop
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	20000c78 	.word	0x20000c78

08007160 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8007164:	4802      	ldr	r0, [pc, #8]	; (8007170 <DMA1_Channel6_IRQHandler+0x10>)
 8007166:	f001 f9c6 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800716a:	bf00      	nop
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	20000ab4 	.word	0x20000ab4

08007174 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007178:	4802      	ldr	r0, [pc, #8]	; (8007184 <DMA1_Channel7_IRQHandler+0x10>)
 800717a:	f001 f9bc 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800717e:	bf00      	nop
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	20000e60 	.word	0x20000e60

08007188 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800718c:	4802      	ldr	r0, [pc, #8]	; (8007198 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800718e:	f006 fcff 	bl	800db90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007192:	bf00      	nop
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	200033fc 	.word	0x200033fc

0800719c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80071a0:	4802      	ldr	r0, [pc, #8]	; (80071ac <TIM4_IRQHandler+0x10>)
 80071a2:	f006 fcf5 	bl	800db90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80071a6:	bf00      	nop
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	20000cc0 	.word	0x20000cc0

080071b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80071b4:	4802      	ldr	r0, [pc, #8]	; (80071c0 <I2C1_EV_IRQHandler+0x10>)
 80071b6:	f002 f849 	bl	800924c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80071ba:	bf00      	nop
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	20000a18 	.word	0x20000a18

080071c4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80071c8:	4802      	ldr	r0, [pc, #8]	; (80071d4 <I2C1_ER_IRQHandler+0x10>)
 80071ca:	f002 f859 	bl	8009280 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80071ce:	bf00      	nop
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20000a18 	.word	0x20000a18

080071d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80071dc:	4802      	ldr	r0, [pc, #8]	; (80071e8 <SPI1_IRQHandler+0x10>)
 80071de:	f005 ffd9 	bl	800d194 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80071e2:	bf00      	nop
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	20000b20 	.word	0x20000b20

080071ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80071f0:	4802      	ldr	r0, [pc, #8]	; (80071fc <SPI2_IRQHandler+0x10>)
 80071f2:	f005 ffcf 	bl	800d194 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80071f6:	bf00      	nop
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	20000b84 	.word	0x20000b84

08007200 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007204:	4802      	ldr	r0, [pc, #8]	; (8007210 <USART2_IRQHandler+0x10>)
 8007206:	f007 f9e1 	bl	800e5cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800720a:	bf00      	nop
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000d58 	.word	0x20000d58

08007214 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007218:	4802      	ldr	r0, [pc, #8]	; (8007224 <USART3_IRQHandler+0x10>)
 800721a:	f007 f9d7 	bl	800e5cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800721e:	bf00      	nop
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000ddc 	.word	0x20000ddc

08007228 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800722c:	4802      	ldr	r0, [pc, #8]	; (8007238 <TIM6_DAC_IRQHandler+0x10>)
 800722e:	f006 fcaf 	bl	800db90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007232:	bf00      	nop
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	20000d0c 	.word	0x20000d0c

0800723c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8007240:	4802      	ldr	r0, [pc, #8]	; (800724c <DMA2_Channel4_IRQHandler+0x10>)
 8007242:	f001 f958 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8007246:	bf00      	nop
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	20000be8 	.word	0x20000be8

08007250 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8007254:	4802      	ldr	r0, [pc, #8]	; (8007260 <DMA2_Channel6_IRQHandler+0x10>)
 8007256:	f001 f94e 	bl	80084f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 800725a:	bf00      	nop
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	20000a6c 	.word	0x20000a6c

08007264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007264:	b480      	push	{r7}
 8007266:	af00      	add	r7, sp, #0
	return 1;
 8007268:	2301      	movs	r3, #1
}
 800726a:	4618      	mov	r0, r3
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <_kill>:

int _kill(int pid, int sig)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800727e:	f00c f999 	bl	80135b4 <__errno>
 8007282:	4603      	mov	r3, r0
 8007284:	2216      	movs	r2, #22
 8007286:	601a      	str	r2, [r3, #0]
	return -1;
 8007288:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800728c:	4618      	mov	r0, r3
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <_exit>:

void _exit (int status)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800729c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f7ff ffe7 	bl	8007274 <_kill>
	while (1) {}		/* Make sure we hang here */
 80072a6:	e7fe      	b.n	80072a6 <_exit+0x12>

080072a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80072b4:	2300      	movs	r3, #0
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	e00a      	b.n	80072d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80072ba:	f3af 8000 	nop.w
 80072be:	4601      	mov	r1, r0
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	1c5a      	adds	r2, r3, #1
 80072c4:	60ba      	str	r2, [r7, #8]
 80072c6:	b2ca      	uxtb	r2, r1
 80072c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	3301      	adds	r3, #1
 80072ce:	617b      	str	r3, [r7, #20]
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	dbf0      	blt.n	80072ba <_read+0x12>
	}

return len;
 80072d8:	687b      	ldr	r3, [r7, #4]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3718      	adds	r7, #24
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	b086      	sub	sp, #24
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	60f8      	str	r0, [r7, #12]
 80072ea:	60b9      	str	r1, [r7, #8]
 80072ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80072ee:	2300      	movs	r3, #0
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	e009      	b.n	8007308 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	60ba      	str	r2, [r7, #8]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	4618      	mov	r0, r3
 80072fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	3301      	adds	r3, #1
 8007306:	617b      	str	r3, [r7, #20]
 8007308:	697a      	ldr	r2, [r7, #20]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	429a      	cmp	r2, r3
 800730e:	dbf1      	blt.n	80072f4 <_write+0x12>
	}
	return len;
 8007310:	687b      	ldr	r3, [r7, #4]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3718      	adds	r7, #24
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <_close>:

int _close(int file)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
	return -1;
 8007322:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007326:	4618      	mov	r0, r3
 8007328:	370c      	adds	r7, #12
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr

08007332 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007332:	b480      	push	{r7}
 8007334:	b083      	sub	sp, #12
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
 800733a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007342:	605a      	str	r2, [r3, #4]
	return 0;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <_isatty>:

int _isatty(int file)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
	return 1;
 800735a:	2301      	movs	r3, #1
}
 800735c:	4618      	mov	r0, r3
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
	return 0;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3714      	adds	r7, #20
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
	...

08007384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800738c:	4a14      	ldr	r2, [pc, #80]	; (80073e0 <_sbrk+0x5c>)
 800738e:	4b15      	ldr	r3, [pc, #84]	; (80073e4 <_sbrk+0x60>)
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007398:	4b13      	ldr	r3, [pc, #76]	; (80073e8 <_sbrk+0x64>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d102      	bne.n	80073a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80073a0:	4b11      	ldr	r3, [pc, #68]	; (80073e8 <_sbrk+0x64>)
 80073a2:	4a12      	ldr	r2, [pc, #72]	; (80073ec <_sbrk+0x68>)
 80073a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80073a6:	4b10      	ldr	r3, [pc, #64]	; (80073e8 <_sbrk+0x64>)
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4413      	add	r3, r2
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d207      	bcs.n	80073c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80073b4:	f00c f8fe 	bl	80135b4 <__errno>
 80073b8:	4603      	mov	r3, r0
 80073ba:	220c      	movs	r2, #12
 80073bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80073be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073c2:	e009      	b.n	80073d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80073c4:	4b08      	ldr	r3, [pc, #32]	; (80073e8 <_sbrk+0x64>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80073ca:	4b07      	ldr	r3, [pc, #28]	; (80073e8 <_sbrk+0x64>)
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4413      	add	r3, r2
 80073d2:	4a05      	ldr	r2, [pc, #20]	; (80073e8 <_sbrk+0x64>)
 80073d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80073d6:	68fb      	ldr	r3, [r7, #12]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	20018000 	.word	0x20018000
 80073e4:	00000c00 	.word	0x00000c00
 80073e8:	20003448 	.word	0x20003448
 80073ec:	200083a0 	.word	0x200083a0

080073f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80073f0:	b480      	push	{r7}
 80073f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80073f4:	4b06      	ldr	r3, [pc, #24]	; (8007410 <SystemInit+0x20>)
 80073f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073fa:	4a05      	ldr	r2, [pc, #20]	; (8007410 <SystemInit+0x20>)
 80073fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007400:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8007404:	bf00      	nop
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	e000ed00 	.word	0xe000ed00

08007414 <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
 8007418:	2200      	movs	r2, #0
 800741a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800741e:	4802      	ldr	r0, [pc, #8]	; (8007428 <W25_SELECT+0x14>)
 8007420:	f001 fb18 	bl	8008a54 <HAL_GPIO_WritePin>
 8007424:	bf00      	nop
 8007426:	bd80      	pop	{r7, pc}
 8007428:	48000400 	.word	0x48000400

0800742c <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 800742c:	b580      	push	{r7, lr}
 800742e:	af00      	add	r7, sp, #0
 8007430:	2201      	movs	r2, #1
 8007432:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007436:	4802      	ldr	r0, [pc, #8]	; (8007440 <W25_UNSELECT+0x14>)
 8007438:	f001 fb0c 	bl	8008a54 <HAL_GPIO_WritePin>
 800743c:	bf00      	nop
 800743e:	bd80      	pop	{r7, pc}
 8007440:	48000400 	.word	0x48000400

08007444 <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b086      	sub	sp, #24
 8007448:	af02      	add	r7, sp, #8
 800744a:	4603      	mov	r3, r0
 800744c:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    if (HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms) != HAL_OK) devError |= devSPI;
 800744e:	4b0c      	ldr	r3, [pc, #48]	; (8007480 <W25qxx_Spi+0x3c>)
 8007450:	6818      	ldr	r0, [r3, #0]
 8007452:	23fa      	movs	r3, #250	; 0xfa
 8007454:	f107 020f 	add.w	r2, r7, #15
 8007458:	1df9      	adds	r1, r7, #7
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	2301      	movs	r3, #1
 800745e:	f005 fa06 	bl	800c86e <HAL_SPI_TransmitReceive>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d006      	beq.n	8007476 <W25qxx_Spi+0x32>
 8007468:	4b06      	ldr	r3, [pc, #24]	; (8007484 <W25qxx_Spi+0x40>)
 800746a:	881b      	ldrh	r3, [r3, #0]
 800746c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007470:	b29a      	uxth	r2, r3
 8007472:	4b04      	ldr	r3, [pc, #16]	; (8007484 <W25qxx_Spi+0x40>)
 8007474:	801a      	strh	r2, [r3, #0]

    return ret;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20000010 	.word	0x20000010
 8007484:	20001b88 	.word	0x20001b88

08007488 <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 800748c:	2064      	movs	r0, #100	; 0x64
 800748e:	f000 fd95 	bl	8007fbc <HAL_Delay>

	W25_SELECT();
 8007492:	f7ff ffbf 	bl	8007414 <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 8007496:	2066      	movs	r0, #102	; 0x66
 8007498:	f7ff ffd4 	bl	8007444 <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 800749c:	2099      	movs	r0, #153	; 0x99
 800749e:	f7ff ffd1 	bl	8007444 <W25qxx_Spi>
	W25_UNSELECT();
 80074a2:	f7ff ffc3 	bl	800742c <W25_UNSELECT>

	W25qxx_Delay(100);
 80074a6:	2064      	movs	r0, #100	; 0x64
 80074a8:	f000 fd88 	bl	8007fbc <HAL_Delay>
}
 80074ac:	bf00      	nop
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 80074b6:	1d3b      	adds	r3, r7, #4
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	605a      	str	r2, [r3, #4]
 80074be:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 80074c0:	f7ff ffa8 	bl	8007414 <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 80074c4:	209f      	movs	r0, #159	; 0x9f
 80074c6:	f7ff ffbd 	bl	8007444 <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80074ca:	20a5      	movs	r0, #165	; 0xa5
 80074cc:	f7ff ffba 	bl	8007444 <W25qxx_Spi>
 80074d0:	4603      	mov	r3, r0
 80074d2:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80074d4:	20a5      	movs	r0, #165	; 0xa5
 80074d6:	f7ff ffb5 	bl	8007444 <W25qxx_Spi>
 80074da:	4603      	mov	r3, r0
 80074dc:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80074de:	20a5      	movs	r0, #165	; 0xa5
 80074e0:	f7ff ffb0 	bl	8007444 <W25qxx_Spi>
 80074e4:	4603      	mov	r3, r0
 80074e6:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 80074e8:	f7ff ffa0 	bl	800742c <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	041a      	lsls	r2, r3, #16
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	021b      	lsls	r3, r3, #8
 80074f4:	431a      	orrs	r2, r3
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4313      	orrs	r3, r2
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
	...

08007504 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 800750a:	4a18      	ldr	r2, [pc, #96]	; (800756c <W25qxx_ReadUniqID+0x68>)
 800750c:	463b      	mov	r3, r7
 800750e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007512:	6018      	str	r0, [r3, #0]
 8007514:	3304      	adds	r3, #4
 8007516:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 8007518:	f7ff ff7c 	bl	8007414 <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    if (HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms) != HAL_OK) devError |= devSPI;
 800751c:	4b14      	ldr	r3, [pc, #80]	; (8007570 <W25qxx_ReadUniqID+0x6c>)
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	23fa      	movs	r3, #250	; 0xfa
 8007522:	4639      	mov	r1, r7
 8007524:	2205      	movs	r2, #5
 8007526:	f004 ff04 	bl	800c332 <HAL_SPI_Transmit>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d006      	beq.n	800753e <W25qxx_ReadUniqID+0x3a>
 8007530:	4b10      	ldr	r3, [pc, #64]	; (8007574 <W25qxx_ReadUniqID+0x70>)
 8007532:	881b      	ldrh	r3, [r3, #0]
 8007534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007538:	b29a      	uxth	r2, r3
 800753a:	4b0e      	ldr	r3, [pc, #56]	; (8007574 <W25qxx_ReadUniqID+0x70>)
 800753c:	801a      	strh	r2, [r3, #0]
    if (HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms) != HAL_OK) devError |= devSPI;
 800753e:	4b0c      	ldr	r3, [pc, #48]	; (8007570 <W25qxx_ReadUniqID+0x6c>)
 8007540:	6818      	ldr	r0, [r3, #0]
 8007542:	23fa      	movs	r3, #250	; 0xfa
 8007544:	2208      	movs	r2, #8
 8007546:	490c      	ldr	r1, [pc, #48]	; (8007578 <W25qxx_ReadUniqID+0x74>)
 8007548:	f005 f861 	bl	800c60e <HAL_SPI_Receive>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d006      	beq.n	8007560 <W25qxx_ReadUniqID+0x5c>
 8007552:	4b08      	ldr	r3, [pc, #32]	; (8007574 <W25qxx_ReadUniqID+0x70>)
 8007554:	881b      	ldrh	r3, [r3, #0]
 8007556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800755a:	b29a      	uxth	r2, r3
 800755c:	4b05      	ldr	r3, [pc, #20]	; (8007574 <W25qxx_ReadUniqID+0x70>)
 800755e:	801a      	strh	r2, [r3, #0]

    W25_UNSELECT();
 8007560:	f7ff ff64 	bl	800742c <W25_UNSELECT>
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	08018980 	.word	0x08018980
 8007570:	20000010 	.word	0x20000010
 8007574:	20001b88 	.word	0x20001b88
 8007578:	2000344d 	.word	0x2000344d

0800757c <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	af00      	add	r7, sp, #0
    W25_SELECT();
 8007580:	f7ff ff48 	bl	8007414 <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 8007584:	2006      	movs	r0, #6
 8007586:	f7ff ff5d 	bl	8007444 <W25qxx_Spi>

    W25_UNSELECT();
 800758a:	f7ff ff4f 	bl	800742c <W25_UNSELECT>

    W25qxx_Delay(1);
 800758e:	2001      	movs	r0, #1
 8007590:	f000 fd14 	bl	8007fbc <HAL_Delay>
}
 8007594:	bf00      	nop
 8007596:	bd80      	pop	{r7, pc}

08007598 <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	4603      	mov	r3, r0
 80075a0:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 80075a2:	2300      	movs	r3, #0
 80075a4:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 80075a6:	f7ff ff35 	bl	8007414 <W25_SELECT>

    switch (SelectStatusReg) {
 80075aa:	79fb      	ldrb	r3, [r7, #7]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d002      	beq.n	80075b6 <W25qxx_ReadStatusRegister+0x1e>
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d00d      	beq.n	80075d0 <W25qxx_ReadStatusRegister+0x38>
 80075b4:	e019      	b.n	80075ea <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 80075b6:	2005      	movs	r0, #5
 80075b8:	f7ff ff44 	bl	8007444 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80075bc:	20a5      	movs	r0, #165	; 0xa5
 80075be:	f7ff ff41 	bl	8007444 <W25qxx_Spi>
 80075c2:	4603      	mov	r3, r0
 80075c4:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 80075c6:	4a12      	ldr	r2, [pc, #72]	; (8007610 <W25qxx_ReadStatusRegister+0x78>)
 80075c8:	7bfb      	ldrb	r3, [r7, #15]
 80075ca:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 80075ce:	e018      	b.n	8007602 <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 80075d0:	2035      	movs	r0, #53	; 0x35
 80075d2:	f7ff ff37 	bl	8007444 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80075d6:	20a5      	movs	r0, #165	; 0xa5
 80075d8:	f7ff ff34 	bl	8007444 <W25qxx_Spi>
 80075dc:	4603      	mov	r3, r0
 80075de:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 80075e0:	4a0b      	ldr	r2, [pc, #44]	; (8007610 <W25qxx_ReadStatusRegister+0x78>)
 80075e2:	7bfb      	ldrb	r3, [r7, #15]
 80075e4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 80075e8:	e00b      	b.n	8007602 <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 80075ea:	2015      	movs	r0, #21
 80075ec:	f7ff ff2a 	bl	8007444 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80075f0:	20a5      	movs	r0, #165	; 0xa5
 80075f2:	f7ff ff27 	bl	8007444 <W25qxx_Spi>
 80075f6:	4603      	mov	r3, r0
 80075f8:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 80075fa:	4a05      	ldr	r2, [pc, #20]	; (8007610 <W25qxx_ReadStatusRegister+0x78>)
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
 80075fe:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 8007602:	f7ff ff13 	bl	800742c <W25_UNSELECT>

    return status;
 8007606:	7bfb      	ldrb	r3, [r7, #15]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}
 8007610:	2000344c 	.word	0x2000344c

08007614 <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 8007618:	2001      	movs	r0, #1
 800761a:	f000 fccf 	bl	8007fbc <HAL_Delay>

    W25_SELECT();
 800761e:	f7ff fef9 	bl	8007414 <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 8007622:	2005      	movs	r0, #5
 8007624:	f7ff ff0e 	bl	8007444 <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8007628:	20a5      	movs	r0, #165	; 0xa5
 800762a:	f7ff ff0b 	bl	8007444 <W25qxx_Spi>
 800762e:	4603      	mov	r3, r0
 8007630:	461a      	mov	r2, r3
 8007632:	4b08      	ldr	r3, [pc, #32]	; (8007654 <W25qxx_WaitForWriteEnd+0x40>)
 8007634:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 8007638:	2001      	movs	r0, #1
 800763a:	f000 fcbf 	bl	8007fbc <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800763e:	4b05      	ldr	r3, [pc, #20]	; (8007654 <W25qxx_WaitForWriteEnd+0x40>)
 8007640:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1ed      	bne.n	8007628 <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 800764c:	f7ff feee 	bl	800742c <W25_UNSELECT>
}
 8007650:	bf00      	nop
 8007652:	bd80      	pop	{r7, pc}
 8007654:	2000344c 	.word	0x2000344c

08007658 <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 8007658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800765a:	b089      	sub	sp, #36	; 0x24
 800765c:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 800765e:	f7ff ff13 	bl	8007488 <W25qxx_Reset>


    w25qxx.Lock = 1;
 8007662:	4b54      	ldr	r3, [pc, #336]	; (80077b4 <W25qxx_Init+0x15c>)
 8007664:	2201      	movs	r2, #1
 8007666:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 800766a:	2300      	movs	r3, #0
 800766c:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 800766e:	f7ff fedd 	bl	800742c <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 8007672:	f7ff ff1d 	bl	80074b0 <W25qxx_ReadID>
 8007676:	4603      	mov	r3, r0
 8007678:	b29b      	uxth	r3, r3
 800767a:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	494e      	ldr	r1, [pc, #312]	; (80077b8 <W25qxx_Init+0x160>)
 8007680:	2001      	movs	r0, #1
 8007682:	f7fb fd11 	bl	80030a8 <Report>
//#endif
    id &= 0xff;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	b2db      	uxtb	r3, r3
 800768a:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	3b10      	subs	r3, #16
 8007690:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	2b0a      	cmp	r3, #10
 8007696:	d901      	bls.n	800769c <W25qxx_Init+0x44>
 8007698:	2300      	movs	r3, #0
 800769a:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	b2da      	uxtb	r2, r3
 80076a0:	4b44      	ldr	r3, [pc, #272]	; (80077b4 <W25qxx_Init+0x15c>)
 80076a2:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 80076a4:	4a45      	ldr	r2, [pc, #276]	; (80077bc <W25qxx_Init+0x164>)
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076ac:	4a41      	ldr	r2, [pc, #260]	; (80077b4 <W25qxx_Init+0x15c>)
 80076ae:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 80076b2:	4a43      	ldr	r2, [pc, #268]	; (80077c0 <W25qxx_Init+0x168>)
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076ba:	461a      	mov	r2, r3
 80076bc:	4941      	ldr	r1, [pc, #260]	; (80077c4 <W25qxx_Init+0x16c>)
 80076be:	2001      	movs	r0, #1
 80076c0:	f7fb fcf2 	bl	80030a8 <Report>
//#endif

    if (id) {
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d06b      	beq.n	80077a2 <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 80076ca:	4b3a      	ldr	r3, [pc, #232]	; (80077b4 <W25qxx_Init+0x15c>)
 80076cc:	2200      	movs	r2, #0
 80076ce:	725a      	strb	r2, [r3, #9]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f042 0201 	orr.w	r2, r2, #1
 80076d6:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 80076d8:	4b36      	ldr	r3, [pc, #216]	; (80077b4 <W25qxx_Init+0x15c>)
 80076da:	2200      	movs	r2, #0
 80076dc:	73da      	strb	r2, [r3, #15]
 80076de:	2200      	movs	r2, #0
 80076e0:	f042 0210 	orr.w	r2, r2, #16
 80076e4:	741a      	strb	r2, [r3, #16]
 80076e6:	2200      	movs	r2, #0
 80076e8:	745a      	strb	r2, [r3, #17]
 80076ea:	2200      	movs	r2, #0
 80076ec:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80076ee:	4b31      	ldr	r3, [pc, #196]	; (80077b4 <W25qxx_Init+0x15c>)
 80076f0:	f8d3 301b 	ldr.w	r3, [r3, #27]
 80076f4:	011b      	lsls	r3, r3, #4
 80076f6:	4a2f      	ldr	r2, [pc, #188]	; (80077b4 <W25qxx_Init+0x15c>)
 80076f8:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80076fc:	4b2d      	ldr	r3, [pc, #180]	; (80077b4 <W25qxx_Init+0x15c>)
 80076fe:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8007702:	4a2c      	ldr	r2, [pc, #176]	; (80077b4 <W25qxx_Init+0x15c>)
 8007704:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8007708:	fb02 f303 	mul.w	r3, r2, r3
 800770c:	4a29      	ldr	r2, [pc, #164]	; (80077b4 <W25qxx_Init+0x15c>)
 800770e:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007712:	b292      	uxth	r2, r2
 8007714:	fbb3 f3f2 	udiv	r3, r3, r2
 8007718:	4a26      	ldr	r2, [pc, #152]	; (80077b4 <W25qxx_Init+0x15c>)
 800771a:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 800771e:	4b25      	ldr	r3, [pc, #148]	; (80077b4 <W25qxx_Init+0x15c>)
 8007720:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	4a23      	ldr	r2, [pc, #140]	; (80077b4 <W25qxx_Init+0x15c>)
 8007728:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800772c:	4b21      	ldr	r3, [pc, #132]	; (80077b4 <W25qxx_Init+0x15c>)
 800772e:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8007732:	4a20      	ldr	r2, [pc, #128]	; (80077b4 <W25qxx_Init+0x15c>)
 8007734:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8007738:	fb02 f303 	mul.w	r3, r2, r3
 800773c:	0a9b      	lsrs	r3, r3, #10
 800773e:	4a1d      	ldr	r2, [pc, #116]	; (80077b4 <W25qxx_Init+0x15c>)
 8007740:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 8007744:	f7ff fede 	bl	8007504 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 8007748:	2001      	movs	r0, #1
 800774a:	f7ff ff25 	bl	8007598 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 800774e:	2002      	movs	r0, #2
 8007750:	f7ff ff22 	bl	8007598 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 8007754:	2003      	movs	r0, #3
 8007756:	f7ff ff1f 	bl	8007598 <W25qxx_ReadStatusRegister>
    	ret = true;
 800775a:	2301      	movs	r3, #1
 800775c:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 800775e:	4b15      	ldr	r3, [pc, #84]	; (80077b4 <W25qxx_Init+0x15c>)
 8007760:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007764:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 8007766:	461e      	mov	r6, r3
 8007768:	4b12      	ldr	r3, [pc, #72]	; (80077b4 <W25qxx_Init+0x15c>)
 800776a:	f8d3 500b 	ldr.w	r5, [r3, #11]
 800776e:	4b11      	ldr	r3, [pc, #68]	; (80077b4 <W25qxx_Init+0x15c>)
 8007770:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007774:	4a0f      	ldr	r2, [pc, #60]	; (80077b4 <W25qxx_Init+0x15c>)
 8007776:	f8d2 2013 	ldr.w	r2, [r2, #19]
 800777a:	490e      	ldr	r1, [pc, #56]	; (80077b4 <W25qxx_Init+0x15c>)
 800777c:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8007780:	480c      	ldr	r0, [pc, #48]	; (80077b4 <W25qxx_Init+0x15c>)
 8007782:	f8d0 001b 	ldr.w	r0, [r0, #27]
 8007786:	4c0b      	ldr	r4, [pc, #44]	; (80077b4 <W25qxx_Init+0x15c>)
 8007788:	f8d4 401f 	ldr.w	r4, [r4, #31]
 800778c:	9404      	str	r4, [sp, #16]
 800778e:	9003      	str	r0, [sp, #12]
 8007790:	9102      	str	r1, [sp, #8]
 8007792:	9201      	str	r2, [sp, #4]
 8007794:	9300      	str	r3, [sp, #0]
 8007796:	462b      	mov	r3, r5
 8007798:	4632      	mov	r2, r6
 800779a:	490b      	ldr	r1, [pc, #44]	; (80077c8 <W25qxx_Init+0x170>)
 800779c:	2000      	movs	r0, #0
 800779e:	f7fb fc83 	bl	80030a8 <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 80077a2:	4b04      	ldr	r3, [pc, #16]	; (80077b4 <W25qxx_Init+0x15c>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 80077aa:	79fb      	ldrb	r3, [r7, #7]
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b4:	2000344c 	.word	0x2000344c
 80077b8:	08018988 	.word	0x08018988
 80077bc:	08019a8c 	.word	0x08019a8c
 80077c0:	200001c4 	.word	0x200001c4
 80077c4:	080189ac 	.word	0x080189ac
 80077c8:	080189b8 	.word	0x080189b8

080077cc <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 80077d0:	4b03      	ldr	r3, [pc, #12]	; (80077e0 <W25qxx_getChipID+0x14>)
 80077d2:	781b      	ldrb	r3, [r3, #0]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	2000344c 	.word	0x2000344c

080077e4 <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 80077e4:	b480      	push	{r7}
 80077e6:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 80077e8:	4b03      	ldr	r3, [pc, #12]	; (80077f8 <W25qxx_getSectorCount+0x14>)
 80077ea:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	2000344c 	.word	0x2000344c

080077fc <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 80077fc:	b480      	push	{r7}
 80077fe:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 8007800:	4b03      	ldr	r3, [pc, #12]	; (8007810 <W25qxx_getSectorSize+0x14>)
 8007802:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 8007806:	4618      	mov	r0, r3
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr
 8007810:	2000344c 	.word	0x2000344c

08007814 <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 8007818:	4b04      	ldr	r3, [pc, #16]	; (800782c <W25qxx_getPageSize+0x18>)
 800781a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800781e:	b29b      	uxth	r3, r3
}
 8007820:	4618      	mov	r0, r3
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	2000344c 	.word	0x2000344c

08007830 <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b082      	sub	sp, #8
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007838:	e002      	b.n	8007840 <W25qxx_EraseSector+0x10>
 800783a:	2001      	movs	r0, #1
 800783c:	f000 fbbe 	bl	8007fbc <HAL_Delay>
 8007840:	4b1c      	ldr	r3, [pc, #112]	; (80078b4 <W25qxx_EraseSector+0x84>)
 8007842:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1f7      	bne.n	800783a <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 800784a:	4b1a      	ldr	r3, [pc, #104]	; (80078b4 <W25qxx_EraseSector+0x84>)
 800784c:	2201      	movs	r2, #1
 800784e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 8007852:	f7ff fedf 	bl	8007614 <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 8007856:	4b17      	ldr	r3, [pc, #92]	; (80078b4 <W25qxx_EraseSector+0x84>)
 8007858:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	fb02 f303 	mul.w	r3, r2, r3
 8007862:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 8007864:	f7ff fe8a 	bl	800757c <W25qxx_WriteEnable>

    W25_SELECT();
 8007868:	f7ff fdd4 	bl	8007414 <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 800786c:	2020      	movs	r0, #32
 800786e:	f7ff fde9 	bl	8007444 <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	0c1b      	lsrs	r3, r3, #16
 8007876:	b2db      	uxtb	r3, r3
 8007878:	4618      	mov	r0, r3
 800787a:	f7ff fde3 	bl	8007444 <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	0a1b      	lsrs	r3, r3, #8
 8007882:	b2db      	uxtb	r3, r3
 8007884:	4618      	mov	r0, r3
 8007886:	f7ff fddd 	bl	8007444 <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	b2db      	uxtb	r3, r3
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff fdd8 	bl	8007444 <W25qxx_Spi>
    W25_UNSELECT();
 8007894:	f7ff fdca 	bl	800742c <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 8007898:	f7ff febc 	bl	8007614 <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 800789c:	2001      	movs	r0, #1
 800789e:	f000 fb8d 	bl	8007fbc <HAL_Delay>

    w25qxx.Lock = 0;
 80078a2:	4b04      	ldr	r3, [pc, #16]	; (80078b4 <W25qxx_EraseSector+0x84>)
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 80078aa:	bf00      	nop
 80078ac:	3708      	adds	r7, #8
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	2000344c 	.word	0x2000344c

080078b8 <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80078c0:	4b08      	ldr	r3, [pc, #32]	; (80078e4 <W25qxx_SectorToPage+0x2c>)
 80078c2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	fb02 f303 	mul.w	r3, r2, r3
 80078cc:	4a05      	ldr	r2, [pc, #20]	; (80078e4 <W25qxx_SectorToPage+0x2c>)
 80078ce:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80078d2:	b292      	uxth	r2, r2
 80078d4:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80078d8:	4618      	mov	r0, r3
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	2000344c 	.word	0x2000344c

080078e8 <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b090      	sub	sp, #64	; 0x40
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80078f4:	e002      	b.n	80078fc <W25qxx_IsEmptySector+0x14>
 80078f6:	2001      	movs	r0, #1
 80078f8:	f000 fb60 	bl	8007fbc <HAL_Delay>
 80078fc:	4b59      	ldr	r3, [pc, #356]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 80078fe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1f7      	bne.n	80078f6 <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 8007906:	4b57      	ldr	r3, [pc, #348]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007908:	2201      	movs	r2, #1
 800790a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 800790e:	4b55      	ldr	r3, [pc, #340]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007910:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	429a      	cmp	r2, r3
 8007918:	d802      	bhi.n	8007920 <W25qxx_IsEmptySector+0x38>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d103      	bne.n	8007928 <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8007920:	4b50      	ldr	r3, [pc, #320]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007922:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007926:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800792c:	e040      	b.n	80079b0 <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 800792e:	f7ff fd71 	bl	8007414 <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8007932:	4b4c      	ldr	r3, [pc, #304]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007934:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	fb02 f303 	mul.w	r3, r2, r3
 800793e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007940:	4413      	add	r3, r2
 8007942:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 8007944:	2003      	movs	r0, #3
 8007946:	f7ff fd7d 	bl	8007444 <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800794a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794c:	0c1b      	lsrs	r3, r3, #16
 800794e:	b2db      	uxtb	r3, r3
 8007950:	4618      	mov	r0, r3
 8007952:	f7ff fd77 	bl	8007444 <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8007956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007958:	0a1b      	lsrs	r3, r3, #8
 800795a:	b2db      	uxtb	r3, r3
 800795c:	4618      	mov	r0, r3
 800795e:	f7ff fd71 	bl	8007444 <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 8007962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007964:	b2db      	uxtb	r3, r3
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff fd6c 	bl	8007444 <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 800796c:	4b3e      	ldr	r3, [pc, #248]	; (8007a68 <W25qxx_IsEmptySector+0x180>)
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	23fa      	movs	r3, #250	; 0xfa
 8007972:	f107 0114 	add.w	r1, r7, #20
 8007976:	2220      	movs	r2, #32
 8007978:	f004 fe49 	bl	800c60e <HAL_SPI_Receive>
        W25_UNSELECT();
 800797c:	f7ff fd56 	bl	800742c <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8007980:	2300      	movs	r3, #0
 8007982:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007986:	e00c      	b.n	80079a2 <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8007988:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800798c:	3340      	adds	r3, #64	; 0x40
 800798e:	443b      	add	r3, r7
 8007990:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8007994:	2bff      	cmp	r3, #255	; 0xff
 8007996:	d159      	bne.n	8007a4c <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8007998:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800799c:	3301      	adds	r3, #1
 800799e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80079a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80079a6:	2b1f      	cmp	r3, #31
 80079a8:	d9ee      	bls.n	8007988 <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 80079aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ac:	3320      	adds	r3, #32
 80079ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079b0:	4b2c      	ldr	r3, [pc, #176]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 80079b2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80079b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d3b8      	bcc.n	800792e <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 80079bc:	4b29      	ldr	r3, [pc, #164]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 80079be:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	4413      	add	r3, r2
 80079c6:	f003 031f 	and.w	r3, r3, #31
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d038      	beq.n	8007a40 <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 80079ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079d0:	3b20      	subs	r3, #32
 80079d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 80079d4:	e02e      	b.n	8007a34 <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 80079d6:	f7ff fd1d 	bl	8007414 <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80079da:	4b22      	ldr	r3, [pc, #136]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 80079dc:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	fb02 f303 	mul.w	r3, r2, r3
 80079e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80079e8:	4413      	add	r3, r2
 80079ea:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 80079ec:	2003      	movs	r0, #3
 80079ee:	f7ff fd29 	bl	8007444 <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80079f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079f4:	0c1b      	lsrs	r3, r3, #16
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7ff fd23 	bl	8007444 <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80079fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a00:	0a1b      	lsrs	r3, r3, #8
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7ff fd1d 	bl	8007444 <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 8007a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7ff fd18 	bl	8007444 <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 8007a14:	4b14      	ldr	r3, [pc, #80]	; (8007a68 <W25qxx_IsEmptySector+0x180>)
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	23fa      	movs	r3, #250	; 0xfa
 8007a1a:	f107 0114 	add.w	r1, r7, #20
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f004 fdf5 	bl	800c60e <HAL_SPI_Receive>
            W25_UNSELECT();
 8007a24:	f7ff fd02 	bl	800742c <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8007a28:	7d3b      	ldrb	r3, [r7, #20]
 8007a2a:	2bff      	cmp	r3, #255	; 0xff
 8007a2c:	d110      	bne.n	8007a50 <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 8007a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a30:	3301      	adds	r3, #1
 8007a32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a34:	4b0b      	ldr	r3, [pc, #44]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007a36:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007a3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d3ca      	bcc.n	80079d6 <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8007a40:	4b08      	ldr	r3, [pc, #32]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e007      	b.n	8007a5c <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8007a4c:	bf00      	nop
 8007a4e:	e000      	b.n	8007a52 <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8007a50:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8007a52:	4b04      	ldr	r3, [pc, #16]	; (8007a64 <W25qxx_IsEmptySector+0x17c>)
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3740      	adds	r7, #64	; 0x40
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	2000344c 	.word	0x2000344c
 8007a68:	20000010 	.word	0x20000010

08007a6c <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b086      	sub	sp, #24
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	607a      	str	r2, [r7, #4]
 8007a78:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007a7a:	e002      	b.n	8007a82 <W25qxx_WritePage+0x16>
 8007a7c:	2001      	movs	r0, #1
 8007a7e:	f000 fa9d 	bl	8007fbc <HAL_Delay>
 8007a82:	4b4d      	ldr	r3, [pc, #308]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007a84:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1f7      	bne.n	8007a7c <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 8007a8c:	4b4a      	ldr	r3, [pc, #296]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 8007a94:	683a      	ldr	r2, [r7, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	4a47      	ldr	r2, [pc, #284]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007a9c:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007aa0:	b292      	uxth	r2, r2
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d802      	bhi.n	8007aac <W25qxx_WritePage+0x40>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d107      	bne.n	8007abc <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8007aac:	4b42      	ldr	r3, [pc, #264]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007aae:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	4a3d      	ldr	r2, [pc, #244]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007ac4:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007ac8:	b292      	uxth	r2, r2
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d907      	bls.n	8007ade <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8007ace:	4b3a      	ldr	r3, [pc, #232]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007ad0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 8007ade:	f7ff fd99 	bl	8007614 <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 8007ae2:	f7ff fd4b 	bl	800757c <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8007ae6:	4b34      	ldr	r3, [pc, #208]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007ae8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	461a      	mov	r2, r3
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	fb02 f303 	mul.w	r3, r2, r3
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	4413      	add	r3, r2
 8007afa:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	3304      	adds	r3, #4
 8007b02:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8007b04:	2300      	movs	r3, #0
 8007b06:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	1c5a      	adds	r2, r3, #1
 8007b0c:	613a      	str	r2, [r7, #16]
 8007b0e:	4a2b      	ldr	r2, [pc, #172]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b10:	2102      	movs	r1, #2
 8007b12:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	0c19      	lsrs	r1, r3, #16
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	1c5a      	adds	r2, r3, #1
 8007b1c:	613a      	str	r2, [r7, #16]
 8007b1e:	b2c9      	uxtb	r1, r1
 8007b20:	4a26      	ldr	r2, [pc, #152]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b22:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	0a19      	lsrs	r1, r3, #8
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	1c5a      	adds	r2, r3, #1
 8007b2c:	613a      	str	r2, [r7, #16]
 8007b2e:	b2c9      	uxtb	r1, r1
 8007b30:	4a22      	ldr	r2, [pc, #136]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b32:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	613a      	str	r2, [r7, #16]
 8007b3a:	68ba      	ldr	r2, [r7, #8]
 8007b3c:	b2d1      	uxtb	r1, r2
 8007b3e:	4a1f      	ldr	r2, [pc, #124]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b40:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	68f9      	ldr	r1, [r7, #12]
 8007b46:	481e      	ldr	r0, [pc, #120]	; (8007bc0 <W25qxx_WritePage+0x154>)
 8007b48:	f00b ff03 	bl	8013952 <memcpy>

    spiRdy = 0;
 8007b4c:	4b1d      	ldr	r3, [pc, #116]	; (8007bc4 <W25qxx_WritePage+0x158>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8007b52:	4b1d      	ldr	r3, [pc, #116]	; (8007bc8 <W25qxx_WritePage+0x15c>)
 8007b54:	2201      	movs	r2, #1
 8007b56:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8007b58:	f7ff fc5c 	bl	8007414 <W25_SELECT>
    if (w25_withDMA) {
 8007b5c:	4b1a      	ldr	r3, [pc, #104]	; (8007bc8 <W25qxx_WritePage+0x15c>)
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d013      	beq.n	8007b8c <W25qxx_WritePage+0x120>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 8007b64:	4b19      	ldr	r3, [pc, #100]	; (8007bcc <W25qxx_WritePage+0x160>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	8afa      	ldrh	r2, [r7, #22]
 8007b6a:	4914      	ldr	r1, [pc, #80]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f005 f891 	bl	800cc94 <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 8007b72:	e002      	b.n	8007b7a <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 8007b74:	2001      	movs	r0, #1
 8007b76:	f000 fa21 	bl	8007fbc <HAL_Delay>
    	while (!spiRdy) {
 8007b7a:	4b12      	ldr	r3, [pc, #72]	; (8007bc4 <W25qxx_WritePage+0x158>)
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d0f7      	beq.n	8007b74 <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 8007b84:	4b10      	ldr	r3, [pc, #64]	; (8007bc8 <W25qxx_WritePage+0x15c>)
 8007b86:	2200      	movs	r2, #0
 8007b88:	701a      	strb	r2, [r3, #0]
 8007b8a:	e00d      	b.n	8007ba8 <W25qxx_WritePage+0x13c>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 8007b8c:	4b0f      	ldr	r3, [pc, #60]	; (8007bcc <W25qxx_WritePage+0x160>)
 8007b8e:	6818      	ldr	r0, [r3, #0]
 8007b90:	23fa      	movs	r3, #250	; 0xfa
 8007b92:	8afa      	ldrh	r2, [r7, #22]
 8007b94:	4909      	ldr	r1, [pc, #36]	; (8007bbc <W25qxx_WritePage+0x150>)
 8007b96:	f004 fbcc 	bl	800c332 <HAL_SPI_Transmit>

    	W25_UNSELECT();
 8007b9a:	f7ff fc47 	bl	800742c <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 8007b9e:	f7ff fd39 	bl	8007614 <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 8007ba2:	4b08      	ldr	r3, [pc, #32]	; (8007bc4 <W25qxx_WritePage+0x158>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 8007ba8:	4b03      	ldr	r3, [pc, #12]	; (8007bb8 <W25qxx_WritePage+0x14c>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8007bb0:	bf00      	nop
 8007bb2:	3718      	adds	r7, #24
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	2000344c 	.word	0x2000344c
 8007bbc:	20003474 	.word	0x20003474
 8007bc0:	20003478 	.word	0x20003478
 8007bc4:	200000fc 	.word	0x200000fc
 8007bc8:	20003579 	.word	0x20003579
 8007bcc:	20000010 	.word	0x20000010

08007bd0 <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b088      	sub	sp, #32
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
 8007bdc:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 8007bde:	4b31      	ldr	r3, [pc, #196]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007be0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d802      	bhi.n	8007bf0 <W25qxx_WriteSector+0x20>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d103      	bne.n	8007bf8 <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8007bf0:	4b2c      	ldr	r3, [pc, #176]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007bf2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007bf6:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8007bf8:	4b2a      	ldr	r3, [pc, #168]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007bfa:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d24b      	bcs.n	8007c9c <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	441a      	add	r2, r3
 8007c0a:	4b26      	ldr	r3, [pc, #152]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c0c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d906      	bls.n	8007c22 <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8007c14:	4b23      	ldr	r3, [pc, #140]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c16:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	61fb      	str	r3, [r7, #28]
 8007c20:	e001      	b.n	8007c26 <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8007c26:	68b8      	ldr	r0, [r7, #8]
 8007c28:	f7ff fe46 	bl	80078b8 <W25qxx_SectorToPage>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c30:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	4619      	mov	r1, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c3e:	4413      	add	r3, r2
 8007c40:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8007c42:	4b18      	ldr	r3, [pc, #96]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c44:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c52:	fb01 f202 	mul.w	r2, r1, r2
 8007c56:	1a9b      	subs	r3, r3, r2
 8007c58:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8007c5a:	69fb      	ldr	r3, [r7, #28]
 8007c5c:	69ba      	ldr	r2, [r7, #24]
 8007c5e:	6979      	ldr	r1, [r7, #20]
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f7ff ff03 	bl	8007a6c <W25qxx_WritePage>
        StartPage++;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	3301      	adds	r3, #1
 8007c6a:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8007c6c:	4b0d      	ldr	r3, [pc, #52]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c6e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	461a      	mov	r2, r3
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	1a9a      	subs	r2, r3, r2
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8007c80:	4b08      	ldr	r3, [pc, #32]	; (8007ca4 <W25qxx_WriteSector+0xd4>)
 8007c82:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	461a      	mov	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8007c90:	2300      	movs	r3, #0
 8007c92:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	dcdf      	bgt.n	8007c5a <W25qxx_WriteSector+0x8a>
 8007c9a:	e000      	b.n	8007c9e <W25qxx_WriteSector+0xce>
        return;
 8007c9c:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	2000344c 	.word	0x2000344c

08007ca8 <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]
 8007cb4:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007cb6:	e002      	b.n	8007cbe <W25qxx_ReadPage+0x16>
 8007cb8:	2001      	movs	r0, #1
 8007cba:	f000 f97f 	bl	8007fbc <HAL_Delay>
 8007cbe:	4b51      	ldr	r3, [pc, #324]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007cc0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1f7      	bne.n	8007cb8 <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 8007cc8:	4b4e      	ldr	r3, [pc, #312]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 8007cd0:	4b4c      	ldr	r3, [pc, #304]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007cd2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d802      	bhi.n	8007ce6 <W25qxx_ReadPage+0x3e>
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d104      	bne.n	8007cf0 <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8007ce6:	4b47      	ldr	r3, [pc, #284]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007ce8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	4a43      	ldr	r2, [pc, #268]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007cf8:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007cfc:	b292      	uxth	r2, r2
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d907      	bls.n	8007d12 <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8007d02:	4b40      	ldr	r3, [pc, #256]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007d04:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8007d12:	4b3c      	ldr	r3, [pc, #240]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007d14:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	fb02 f303 	mul.w	r3, r2, r3
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	4413      	add	r3, r2
 8007d26:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 8007d28:	f240 1205 	movw	r2, #261	; 0x105
 8007d2c:	2100      	movs	r1, #0
 8007d2e:	4836      	ldr	r0, [pc, #216]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d30:	f00b fe1d 	bl	801396e <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	3304      	adds	r3, #4
 8007d3a:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	613a      	str	r2, [r7, #16]
 8007d46:	4a30      	ldr	r2, [pc, #192]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d48:	2103      	movs	r1, #3
 8007d4a:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	0c19      	lsrs	r1, r3, #16
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	613a      	str	r2, [r7, #16]
 8007d56:	b2c9      	uxtb	r1, r1
 8007d58:	4a2b      	ldr	r2, [pc, #172]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d5a:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	0a19      	lsrs	r1, r3, #8
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	1c5a      	adds	r2, r3, #1
 8007d64:	613a      	str	r2, [r7, #16]
 8007d66:	b2c9      	uxtb	r1, r1
 8007d68:	4a27      	ldr	r2, [pc, #156]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d6a:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	1c5a      	adds	r2, r3, #1
 8007d70:	613a      	str	r2, [r7, #16]
 8007d72:	68ba      	ldr	r2, [r7, #8]
 8007d74:	b2d1      	uxtb	r1, r2
 8007d76:	4a24      	ldr	r2, [pc, #144]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d78:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 8007d7a:	4b24      	ldr	r3, [pc, #144]	; (8007e0c <W25qxx_ReadPage+0x164>)
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8007d80:	4b23      	ldr	r3, [pc, #140]	; (8007e10 <W25qxx_ReadPage+0x168>)
 8007d82:	2201      	movs	r2, #1
 8007d84:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8007d86:	f7ff fb45 	bl	8007414 <W25_SELECT>
    if (w25_withDMA) {
 8007d8a:	4b21      	ldr	r3, [pc, #132]	; (8007e10 <W25qxx_ReadPage+0x168>)
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d013      	beq.n	8007dba <W25qxx_ReadPage+0x112>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 8007d92:	4b20      	ldr	r3, [pc, #128]	; (8007e14 <W25qxx_ReadPage+0x16c>)
 8007d94:	6818      	ldr	r0, [r3, #0]
 8007d96:	8afb      	ldrh	r3, [r7, #22]
 8007d98:	4a1b      	ldr	r2, [pc, #108]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d9a:	491b      	ldr	r1, [pc, #108]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007d9c:	f005 f86e 	bl	800ce7c <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 8007da0:	e002      	b.n	8007da8 <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 8007da2:	2001      	movs	r0, #1
 8007da4:	f000 f90a 	bl	8007fbc <HAL_Delay>
    	while (!spiRdy) {
 8007da8:	4b18      	ldr	r3, [pc, #96]	; (8007e0c <W25qxx_ReadPage+0x164>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d0f7      	beq.n	8007da2 <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 8007db2:	4b17      	ldr	r3, [pc, #92]	; (8007e10 <W25qxx_ReadPage+0x168>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	701a      	strb	r2, [r3, #0]
 8007db8:	e017      	b.n	8007dea <W25qxx_ReadPage+0x142>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 8007dba:	4b16      	ldr	r3, [pc, #88]	; (8007e14 <W25qxx_ReadPage+0x16c>)
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	22fa      	movs	r2, #250	; 0xfa
 8007dc0:	8afb      	ldrh	r3, [r7, #22]
 8007dc2:	9200      	str	r2, [sp, #0]
 8007dc4:	4a10      	ldr	r2, [pc, #64]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007dc6:	4910      	ldr	r1, [pc, #64]	; (8007e08 <W25qxx_ReadPage+0x160>)
 8007dc8:	f004 fd51 	bl	800c86e <HAL_SPI_TransmitReceive>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d006      	beq.n	8007de0 <W25qxx_ReadPage+0x138>
 8007dd2:	4b11      	ldr	r3, [pc, #68]	; (8007e18 <W25qxx_ReadPage+0x170>)
 8007dd4:	881b      	ldrh	r3, [r3, #0]
 8007dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	4b0e      	ldr	r3, [pc, #56]	; (8007e18 <W25qxx_ReadPage+0x170>)
 8007dde:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 8007de0:	f7ff fb24 	bl	800742c <W25_UNSELECT>

    	spiRdy = 1;
 8007de4:	4b09      	ldr	r3, [pc, #36]	; (8007e0c <W25qxx_ReadPage+0x164>)
 8007de6:	2201      	movs	r2, #1
 8007de8:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	490b      	ldr	r1, [pc, #44]	; (8007e1c <W25qxx_ReadPage+0x174>)
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f00b fdaf 	bl	8013952 <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 8007df4:	4b03      	ldr	r3, [pc, #12]	; (8007e04 <W25qxx_ReadPage+0x15c>)
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8007dfc:	bf00      	nop
 8007dfe:	3718      	adds	r7, #24
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	2000344c 	.word	0x2000344c
 8007e08:	20003474 	.word	0x20003474
 8007e0c:	200000fc 	.word	0x200000fc
 8007e10:	20003579 	.word	0x20003579
 8007e14:	20000010 	.word	0x20000010
 8007e18:	20001b88 	.word	0x20001b88
 8007e1c:	20003478 	.word	0x20003478

08007e20 <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b088      	sub	sp, #32
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
 8007e2c:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 8007e2e:	4b31      	ldr	r3, [pc, #196]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e30:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007e34:	683a      	ldr	r2, [r7, #0]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d802      	bhi.n	8007e40 <W25qxx_ReadSector+0x20>
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d103      	bne.n	8007e48 <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8007e40:	4b2c      	ldr	r3, [pc, #176]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e42:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007e46:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8007e48:	4b2a      	ldr	r3, [pc, #168]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e4a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d24b      	bcs.n	8007eec <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	441a      	add	r2, r3
 8007e5a:	4b26      	ldr	r3, [pc, #152]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e5c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d906      	bls.n	8007e72 <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8007e64:	4b23      	ldr	r3, [pc, #140]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e66:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	61fb      	str	r3, [r7, #28]
 8007e70:	e001      	b.n	8007e76 <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8007e76:	68b8      	ldr	r0, [r7, #8]
 8007e78:	f7ff fd1e 	bl	80078b8 <W25qxx_SectorToPage>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	4b1d      	ldr	r3, [pc, #116]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e80:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	4619      	mov	r1, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e8e:	4413      	add	r3, r2
 8007e90:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8007e92:	4b18      	ldr	r3, [pc, #96]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007e94:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ea2:	fb01 f202 	mul.w	r2, r1, r2
 8007ea6:	1a9b      	subs	r3, r3, r2
 8007ea8:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	69ba      	ldr	r2, [r7, #24]
 8007eae:	6979      	ldr	r1, [r7, #20]
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f7ff fef9 	bl	8007ca8 <W25qxx_ReadPage>
        StartPage++;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 8007ebc:	4b0d      	ldr	r3, [pc, #52]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007ebe:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	1a9a      	subs	r2, r3, r2
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	4413      	add	r3, r2
 8007ece:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8007ed0:	4b08      	ldr	r3, [pc, #32]	; (8007ef4 <W25qxx_ReadSector+0xd4>)
 8007ed2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	461a      	mov	r2, r3
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	4413      	add	r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	dcdf      	bgt.n	8007eaa <W25qxx_ReadSector+0x8a>
 8007eea:	e000      	b.n	8007eee <W25qxx_ReadSector+0xce>
        return;
 8007eec:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8007eee:	3720      	adds	r7, #32
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	2000344c 	.word	0x2000344c

08007ef8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007f30 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007efc:	f7ff fa78 	bl	80073f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007f00:	480c      	ldr	r0, [pc, #48]	; (8007f34 <LoopForever+0x6>)
  ldr r1, =_edata
 8007f02:	490d      	ldr	r1, [pc, #52]	; (8007f38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007f04:	4a0d      	ldr	r2, [pc, #52]	; (8007f3c <LoopForever+0xe>)
  movs r3, #0
 8007f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007f08:	e002      	b.n	8007f10 <LoopCopyDataInit>

08007f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007f0e:	3304      	adds	r3, #4

08007f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007f14:	d3f9      	bcc.n	8007f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007f16:	4a0a      	ldr	r2, [pc, #40]	; (8007f40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007f18:	4c0a      	ldr	r4, [pc, #40]	; (8007f44 <LoopForever+0x16>)
  movs r3, #0
 8007f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007f1c:	e001      	b.n	8007f22 <LoopFillZerobss>

08007f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007f20:	3204      	adds	r2, #4

08007f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007f24:	d3fb      	bcc.n	8007f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007f26:	f00b fced 	bl	8013904 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007f2a:	f7fa f8db 	bl	80020e4 <main>

08007f2e <LoopForever>:

LoopForever:
    b LoopForever
 8007f2e:	e7fe      	b.n	8007f2e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007f30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8007f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007f38:	200003e0 	.word	0x200003e0
  ldr r2, =_sidata
 8007f3c:	08019f6c 	.word	0x08019f6c
  ldr r2, =_sbss
 8007f40:	200003e0 	.word	0x200003e0
  ldr r4, =_ebss
 8007f44:	200083a0 	.word	0x200083a0

08007f48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007f48:	e7fe      	b.n	8007f48 <ADC1_2_IRQHandler>

08007f4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b082      	sub	sp, #8
 8007f4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007f54:	2003      	movs	r0, #3
 8007f56:	f000 f902 	bl	800815e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007f5a:	200f      	movs	r0, #15
 8007f5c:	f7ff f844 	bl	8006fe8 <HAL_InitTick>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d002      	beq.n	8007f6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	71fb      	strb	r3, [r7, #7]
 8007f6a:	e001      	b.n	8007f70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007f6c:	f7fe fcb0 	bl	80068d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007f70:	79fb      	ldrb	r3, [r7, #7]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3708      	adds	r7, #8
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
	...

08007f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007f80:	4b06      	ldr	r3, [pc, #24]	; (8007f9c <HAL_IncTick+0x20>)
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	461a      	mov	r2, r3
 8007f86:	4b06      	ldr	r3, [pc, #24]	; (8007fa0 <HAL_IncTick+0x24>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	4a04      	ldr	r2, [pc, #16]	; (8007fa0 <HAL_IncTick+0x24>)
 8007f8e:	6013      	str	r3, [r2, #0]
}
 8007f90:	bf00      	nop
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	200001f4 	.word	0x200001f4
 8007fa0:	2000357c 	.word	0x2000357c

08007fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8007fa8:	4b03      	ldr	r3, [pc, #12]	; (8007fb8 <HAL_GetTick+0x14>)
 8007faa:	681b      	ldr	r3, [r3, #0]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop
 8007fb8:	2000357c 	.word	0x2000357c

08007fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007fc4:	f7ff ffee 	bl	8007fa4 <HAL_GetTick>
 8007fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fd4:	d005      	beq.n	8007fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8007fd6:	4b0a      	ldr	r3, [pc, #40]	; (8008000 <HAL_Delay+0x44>)
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	4413      	add	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007fe2:	bf00      	nop
 8007fe4:	f7ff ffde 	bl	8007fa4 <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d8f7      	bhi.n	8007fe4 <HAL_Delay+0x28>
  {
  }
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	200001f4 	.word	0x200001f4

08008004 <__NVIC_SetPriorityGrouping>:
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f003 0307 	and.w	r3, r3, #7
 8008012:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008014:	4b0c      	ldr	r3, [pc, #48]	; (8008048 <__NVIC_SetPriorityGrouping+0x44>)
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800801a:	68ba      	ldr	r2, [r7, #8]
 800801c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008020:	4013      	ands	r3, r2
 8008022:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800802c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008036:	4a04      	ldr	r2, [pc, #16]	; (8008048 <__NVIC_SetPriorityGrouping+0x44>)
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	60d3      	str	r3, [r2, #12]
}
 800803c:	bf00      	nop
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr
 8008048:	e000ed00 	.word	0xe000ed00

0800804c <__NVIC_GetPriorityGrouping>:
{
 800804c:	b480      	push	{r7}
 800804e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008050:	4b04      	ldr	r3, [pc, #16]	; (8008064 <__NVIC_GetPriorityGrouping+0x18>)
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	0a1b      	lsrs	r3, r3, #8
 8008056:	f003 0307 	and.w	r3, r3, #7
}
 800805a:	4618      	mov	r0, r3
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr
 8008064:	e000ed00 	.word	0xe000ed00

08008068 <__NVIC_EnableIRQ>:
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	4603      	mov	r3, r0
 8008070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008076:	2b00      	cmp	r3, #0
 8008078:	db0b      	blt.n	8008092 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800807a:	79fb      	ldrb	r3, [r7, #7]
 800807c:	f003 021f 	and.w	r2, r3, #31
 8008080:	4907      	ldr	r1, [pc, #28]	; (80080a0 <__NVIC_EnableIRQ+0x38>)
 8008082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008086:	095b      	lsrs	r3, r3, #5
 8008088:	2001      	movs	r0, #1
 800808a:	fa00 f202 	lsl.w	r2, r0, r2
 800808e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008092:	bf00      	nop
 8008094:	370c      	adds	r7, #12
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	e000e100 	.word	0xe000e100

080080a4 <__NVIC_SetPriority>:
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	4603      	mov	r3, r0
 80080ac:	6039      	str	r1, [r7, #0]
 80080ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	db0a      	blt.n	80080ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	b2da      	uxtb	r2, r3
 80080bc:	490c      	ldr	r1, [pc, #48]	; (80080f0 <__NVIC_SetPriority+0x4c>)
 80080be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080c2:	0112      	lsls	r2, r2, #4
 80080c4:	b2d2      	uxtb	r2, r2
 80080c6:	440b      	add	r3, r1
 80080c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80080cc:	e00a      	b.n	80080e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	4908      	ldr	r1, [pc, #32]	; (80080f4 <__NVIC_SetPriority+0x50>)
 80080d4:	79fb      	ldrb	r3, [r7, #7]
 80080d6:	f003 030f 	and.w	r3, r3, #15
 80080da:	3b04      	subs	r3, #4
 80080dc:	0112      	lsls	r2, r2, #4
 80080de:	b2d2      	uxtb	r2, r2
 80080e0:	440b      	add	r3, r1
 80080e2:	761a      	strb	r2, [r3, #24]
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr
 80080f0:	e000e100 	.word	0xe000e100
 80080f4:	e000ed00 	.word	0xe000ed00

080080f8 <NVIC_EncodePriority>:
{
 80080f8:	b480      	push	{r7}
 80080fa:	b089      	sub	sp, #36	; 0x24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f003 0307 	and.w	r3, r3, #7
 800810a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f1c3 0307 	rsb	r3, r3, #7
 8008112:	2b04      	cmp	r3, #4
 8008114:	bf28      	it	cs
 8008116:	2304      	movcs	r3, #4
 8008118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	3304      	adds	r3, #4
 800811e:	2b06      	cmp	r3, #6
 8008120:	d902      	bls.n	8008128 <NVIC_EncodePriority+0x30>
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	3b03      	subs	r3, #3
 8008126:	e000      	b.n	800812a <NVIC_EncodePriority+0x32>
 8008128:	2300      	movs	r3, #0
 800812a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800812c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	fa02 f303 	lsl.w	r3, r2, r3
 8008136:	43da      	mvns	r2, r3
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	401a      	ands	r2, r3
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008140:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	fa01 f303 	lsl.w	r3, r1, r3
 800814a:	43d9      	mvns	r1, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008150:	4313      	orrs	r3, r2
}
 8008152:	4618      	mov	r0, r3
 8008154:	3724      	adds	r7, #36	; 0x24
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b082      	sub	sp, #8
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7ff ff4c 	bl	8008004 <__NVIC_SetPriorityGrouping>
}
 800816c:	bf00      	nop
 800816e:	3708      	adds	r7, #8
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af00      	add	r7, sp, #0
 800817a:	4603      	mov	r3, r0
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
 8008180:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008182:	2300      	movs	r3, #0
 8008184:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008186:	f7ff ff61 	bl	800804c <__NVIC_GetPriorityGrouping>
 800818a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	68b9      	ldr	r1, [r7, #8]
 8008190:	6978      	ldr	r0, [r7, #20]
 8008192:	f7ff ffb1 	bl	80080f8 <NVIC_EncodePriority>
 8008196:	4602      	mov	r2, r0
 8008198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800819c:	4611      	mov	r1, r2
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff ff80 	bl	80080a4 <__NVIC_SetPriority>
}
 80081a4:	bf00      	nop
 80081a6:	3718      	adds	r7, #24
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	4603      	mov	r3, r0
 80081b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7ff ff54 	bl	8008068 <__NVIC_EnableIRQ>
}
 80081c0:	bf00      	nop
 80081c2:	3708      	adds	r7, #8
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e098      	b.n	800830c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	461a      	mov	r2, r3
 80081e0:	4b4d      	ldr	r3, [pc, #308]	; (8008318 <HAL_DMA_Init+0x150>)
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d80f      	bhi.n	8008206 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	4b4b      	ldr	r3, [pc, #300]	; (800831c <HAL_DMA_Init+0x154>)
 80081ee:	4413      	add	r3, r2
 80081f0:	4a4b      	ldr	r2, [pc, #300]	; (8008320 <HAL_DMA_Init+0x158>)
 80081f2:	fba2 2303 	umull	r2, r3, r2, r3
 80081f6:	091b      	lsrs	r3, r3, #4
 80081f8:	009a      	lsls	r2, r3, #2
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a48      	ldr	r2, [pc, #288]	; (8008324 <HAL_DMA_Init+0x15c>)
 8008202:	641a      	str	r2, [r3, #64]	; 0x40
 8008204:	e00e      	b.n	8008224 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	4b46      	ldr	r3, [pc, #280]	; (8008328 <HAL_DMA_Init+0x160>)
 800820e:	4413      	add	r3, r2
 8008210:	4a43      	ldr	r2, [pc, #268]	; (8008320 <HAL_DMA_Init+0x158>)
 8008212:	fba2 2303 	umull	r2, r3, r2, r3
 8008216:	091b      	lsrs	r3, r3, #4
 8008218:	009a      	lsls	r2, r3, #2
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a42      	ldr	r2, [pc, #264]	; (800832c <HAL_DMA_Init+0x164>)
 8008222:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800823a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800823e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008248:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008254:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008260:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	4313      	orrs	r3, r2
 800826c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800827e:	d039      	beq.n	80082f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008284:	4a27      	ldr	r2, [pc, #156]	; (8008324 <HAL_DMA_Init+0x15c>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d11a      	bne.n	80082c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800828a:	4b29      	ldr	r3, [pc, #164]	; (8008330 <HAL_DMA_Init+0x168>)
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008292:	f003 031c 	and.w	r3, r3, #28
 8008296:	210f      	movs	r1, #15
 8008298:	fa01 f303 	lsl.w	r3, r1, r3
 800829c:	43db      	mvns	r3, r3
 800829e:	4924      	ldr	r1, [pc, #144]	; (8008330 <HAL_DMA_Init+0x168>)
 80082a0:	4013      	ands	r3, r2
 80082a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80082a4:	4b22      	ldr	r3, [pc, #136]	; (8008330 <HAL_DMA_Init+0x168>)
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6859      	ldr	r1, [r3, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b0:	f003 031c 	and.w	r3, r3, #28
 80082b4:	fa01 f303 	lsl.w	r3, r1, r3
 80082b8:	491d      	ldr	r1, [pc, #116]	; (8008330 <HAL_DMA_Init+0x168>)
 80082ba:	4313      	orrs	r3, r2
 80082bc:	600b      	str	r3, [r1, #0]
 80082be:	e019      	b.n	80082f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80082c0:	4b1c      	ldr	r3, [pc, #112]	; (8008334 <HAL_DMA_Init+0x16c>)
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082c8:	f003 031c 	and.w	r3, r3, #28
 80082cc:	210f      	movs	r1, #15
 80082ce:	fa01 f303 	lsl.w	r3, r1, r3
 80082d2:	43db      	mvns	r3, r3
 80082d4:	4917      	ldr	r1, [pc, #92]	; (8008334 <HAL_DMA_Init+0x16c>)
 80082d6:	4013      	ands	r3, r2
 80082d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80082da:	4b16      	ldr	r3, [pc, #88]	; (8008334 <HAL_DMA_Init+0x16c>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6859      	ldr	r1, [r3, #4]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e6:	f003 031c 	and.w	r3, r3, #28
 80082ea:	fa01 f303 	lsl.w	r3, r1, r3
 80082ee:	4911      	ldr	r1, [pc, #68]	; (8008334 <HAL_DMA_Init+0x16c>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2201      	movs	r2, #1
 80082fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	40020407 	.word	0x40020407
 800831c:	bffdfff8 	.word	0xbffdfff8
 8008320:	cccccccd 	.word	0xcccccccd
 8008324:	40020000 	.word	0x40020000
 8008328:	bffdfbf8 	.word	0xbffdfbf8
 800832c:	40020400 	.word	0x40020400
 8008330:	400200a8 	.word	0x400200a8
 8008334:	400204a8 	.word	0x400204a8

08008338 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
 8008344:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008346:	2300      	movs	r3, #0
 8008348:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008350:	2b01      	cmp	r3, #1
 8008352:	d101      	bne.n	8008358 <HAL_DMA_Start_IT+0x20>
 8008354:	2302      	movs	r3, #2
 8008356:	e04b      	b.n	80083f0 <HAL_DMA_Start_IT+0xb8>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008366:	b2db      	uxtb	r3, r3
 8008368:	2b01      	cmp	r3, #1
 800836a:	d13a      	bne.n	80083e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2202      	movs	r2, #2
 8008370:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0201 	bic.w	r2, r2, #1
 8008388:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	68b9      	ldr	r1, [r7, #8]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 f96d 	bl	8008670 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800839a:	2b00      	cmp	r3, #0
 800839c:	d008      	beq.n	80083b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f042 020e 	orr.w	r2, r2, #14
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	e00f      	b.n	80083d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f022 0204 	bic.w	r2, r2, #4
 80083be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 020a 	orr.w	r2, r2, #10
 80083ce:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f042 0201 	orr.w	r2, r2, #1
 80083de:	601a      	str	r2, [r3, #0]
 80083e0:	e005      	b.n	80083ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80083ea:	2302      	movs	r3, #2
 80083ec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80083ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3718      	adds	r7, #24
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008400:	2300      	movs	r3, #0
 8008402:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b02      	cmp	r3, #2
 800840e:	d008      	beq.n	8008422 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2204      	movs	r2, #4
 8008414:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e022      	b.n	8008468 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f022 020e 	bic.w	r2, r2, #14
 8008430:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f022 0201 	bic.w	r2, r2, #1
 8008440:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008446:	f003 021c 	and.w	r2, r3, #28
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844e:	2101      	movs	r1, #1
 8008450:	fa01 f202 	lsl.w	r2, r1, r2
 8008454:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8008466:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8008468:	4618      	mov	r0, r3
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800847c:	2300      	movs	r3, #0
 800847e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b02      	cmp	r3, #2
 800848a:	d005      	beq.n	8008498 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2204      	movs	r2, #4
 8008490:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	73fb      	strb	r3, [r7, #15]
 8008496:	e029      	b.n	80084ec <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f022 020e 	bic.w	r2, r2, #14
 80084a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f022 0201 	bic.w	r2, r2, #1
 80084b6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084bc:	f003 021c 	and.w	r2, r3, #28
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c4:	2101      	movs	r1, #1
 80084c6:	fa01 f202 	lsl.w	r2, r1, r2
 80084ca:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d003      	beq.n	80084ec <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	4798      	blx	r3
    }
  }
  return status;
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008512:	f003 031c 	and.w	r3, r3, #28
 8008516:	2204      	movs	r2, #4
 8008518:	409a      	lsls	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	4013      	ands	r3, r2
 800851e:	2b00      	cmp	r3, #0
 8008520:	d026      	beq.n	8008570 <HAL_DMA_IRQHandler+0x7a>
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	f003 0304 	and.w	r3, r3, #4
 8008528:	2b00      	cmp	r3, #0
 800852a:	d021      	beq.n	8008570 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 0320 	and.w	r3, r3, #32
 8008536:	2b00      	cmp	r3, #0
 8008538:	d107      	bne.n	800854a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f022 0204 	bic.w	r2, r2, #4
 8008548:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800854e:	f003 021c 	and.w	r2, r3, #28
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008556:	2104      	movs	r1, #4
 8008558:	fa01 f202 	lsl.w	r2, r1, r2
 800855c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008562:	2b00      	cmp	r3, #0
 8008564:	d071      	beq.n	800864a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800856e:	e06c      	b.n	800864a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008574:	f003 031c 	and.w	r3, r3, #28
 8008578:	2202      	movs	r2, #2
 800857a:	409a      	lsls	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	4013      	ands	r3, r2
 8008580:	2b00      	cmp	r3, #0
 8008582:	d02e      	beq.n	80085e2 <HAL_DMA_IRQHandler+0xec>
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b00      	cmp	r3, #0
 800858c:	d029      	beq.n	80085e2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 0320 	and.w	r3, r3, #32
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10b      	bne.n	80085b4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f022 020a 	bic.w	r2, r2, #10
 80085aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085b8:	f003 021c 	and.w	r2, r3, #28
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c0:	2102      	movs	r1, #2
 80085c2:	fa01 f202 	lsl.w	r2, r1, r2
 80085c6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d038      	beq.n	800864a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80085e0:	e033      	b.n	800864a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085e6:	f003 031c 	and.w	r3, r3, #28
 80085ea:	2208      	movs	r2, #8
 80085ec:	409a      	lsls	r2, r3
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	4013      	ands	r3, r2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d02a      	beq.n	800864c <HAL_DMA_IRQHandler+0x156>
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	f003 0308 	and.w	r3, r3, #8
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d025      	beq.n	800864c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 020e 	bic.w	r2, r2, #14
 800860e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008614:	f003 021c 	and.w	r2, r3, #28
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800861c:	2101      	movs	r1, #1
 800861e:	fa01 f202 	lsl.w	r2, r1, r2
 8008622:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800863e:	2b00      	cmp	r3, #0
 8008640:	d004      	beq.n	800864c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800864a:	bf00      	nop
 800864c:	bf00      	nop
}
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008662:	b2db      	uxtb	r3, r3
}
 8008664:	4618      	mov	r0, r3
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
 800867c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008682:	f003 021c 	and.w	r2, r3, #28
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868a:	2101      	movs	r1, #1
 800868c:	fa01 f202 	lsl.w	r2, r1, r2
 8008690:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	2b10      	cmp	r3, #16
 80086a0:	d108      	bne.n	80086b4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	68ba      	ldr	r2, [r7, #8]
 80086b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80086b2:	e007      	b.n	80086c4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	60da      	str	r2, [r3, #12]
}
 80086c4:	bf00      	nop
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b087      	sub	sp, #28
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80086da:	2300      	movs	r3, #0
 80086dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80086de:	e17f      	b.n	80089e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	2101      	movs	r1, #1
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	fa01 f303 	lsl.w	r3, r1, r3
 80086ec:	4013      	ands	r3, r2
 80086ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 8171 	beq.w	80089da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	f003 0303 	and.w	r3, r3, #3
 8008700:	2b01      	cmp	r3, #1
 8008702:	d005      	beq.n	8008710 <HAL_GPIO_Init+0x40>
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	f003 0303 	and.w	r3, r3, #3
 800870c:	2b02      	cmp	r3, #2
 800870e:	d130      	bne.n	8008772 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	005b      	lsls	r3, r3, #1
 800871a:	2203      	movs	r2, #3
 800871c:	fa02 f303 	lsl.w	r3, r2, r3
 8008720:	43db      	mvns	r3, r3
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	4013      	ands	r3, r2
 8008726:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	68da      	ldr	r2, [r3, #12]
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	fa02 f303 	lsl.w	r3, r2, r3
 8008734:	693a      	ldr	r2, [r7, #16]
 8008736:	4313      	orrs	r3, r2
 8008738:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008746:	2201      	movs	r2, #1
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	fa02 f303 	lsl.w	r3, r2, r3
 800874e:	43db      	mvns	r3, r3
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	4013      	ands	r3, r2
 8008754:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	091b      	lsrs	r3, r3, #4
 800875c:	f003 0201 	and.w	r2, r3, #1
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	fa02 f303 	lsl.w	r3, r2, r3
 8008766:	693a      	ldr	r2, [r7, #16]
 8008768:	4313      	orrs	r3, r2
 800876a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	f003 0303 	and.w	r3, r3, #3
 800877a:	2b03      	cmp	r3, #3
 800877c:	d118      	bne.n	80087b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008782:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008784:	2201      	movs	r2, #1
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	fa02 f303 	lsl.w	r3, r2, r3
 800878c:	43db      	mvns	r3, r3
 800878e:	693a      	ldr	r2, [r7, #16]
 8008790:	4013      	ands	r3, r2
 8008792:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	08db      	lsrs	r3, r3, #3
 800879a:	f003 0201 	and.w	r2, r3, #1
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	fa02 f303 	lsl.w	r3, r2, r3
 80087a4:	693a      	ldr	r2, [r7, #16]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f003 0303 	and.w	r3, r3, #3
 80087b8:	2b03      	cmp	r3, #3
 80087ba:	d017      	beq.n	80087ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	005b      	lsls	r3, r3, #1
 80087c6:	2203      	movs	r2, #3
 80087c8:	fa02 f303 	lsl.w	r3, r2, r3
 80087cc:	43db      	mvns	r3, r3
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	4013      	ands	r3, r2
 80087d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	689a      	ldr	r2, [r3, #8]
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	005b      	lsls	r3, r3, #1
 80087dc:	fa02 f303 	lsl.w	r3, r2, r3
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	f003 0303 	and.w	r3, r3, #3
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d123      	bne.n	8008840 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	08da      	lsrs	r2, r3, #3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	3208      	adds	r2, #8
 8008800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008804:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f003 0307 	and.w	r3, r3, #7
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	220f      	movs	r2, #15
 8008810:	fa02 f303 	lsl.w	r3, r2, r3
 8008814:	43db      	mvns	r3, r3
 8008816:	693a      	ldr	r2, [r7, #16]
 8008818:	4013      	ands	r3, r2
 800881a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	691a      	ldr	r2, [r3, #16]
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	f003 0307 	and.w	r3, r3, #7
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	fa02 f303 	lsl.w	r3, r2, r3
 800882c:	693a      	ldr	r2, [r7, #16]
 800882e:	4313      	orrs	r3, r2
 8008830:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	08da      	lsrs	r2, r3, #3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	3208      	adds	r2, #8
 800883a:	6939      	ldr	r1, [r7, #16]
 800883c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	005b      	lsls	r3, r3, #1
 800884a:	2203      	movs	r2, #3
 800884c:	fa02 f303 	lsl.w	r3, r2, r3
 8008850:	43db      	mvns	r3, r3
 8008852:	693a      	ldr	r2, [r7, #16]
 8008854:	4013      	ands	r3, r2
 8008856:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	f003 0203 	and.w	r2, r3, #3
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	005b      	lsls	r3, r3, #1
 8008864:	fa02 f303 	lsl.w	r3, r2, r3
 8008868:	693a      	ldr	r2, [r7, #16]
 800886a:	4313      	orrs	r3, r2
 800886c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 80ac 	beq.w	80089da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008882:	4b5f      	ldr	r3, [pc, #380]	; (8008a00 <HAL_GPIO_Init+0x330>)
 8008884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008886:	4a5e      	ldr	r2, [pc, #376]	; (8008a00 <HAL_GPIO_Init+0x330>)
 8008888:	f043 0301 	orr.w	r3, r3, #1
 800888c:	6613      	str	r3, [r2, #96]	; 0x60
 800888e:	4b5c      	ldr	r3, [pc, #368]	; (8008a00 <HAL_GPIO_Init+0x330>)
 8008890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008892:	f003 0301 	and.w	r3, r3, #1
 8008896:	60bb      	str	r3, [r7, #8]
 8008898:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800889a:	4a5a      	ldr	r2, [pc, #360]	; (8008a04 <HAL_GPIO_Init+0x334>)
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	089b      	lsrs	r3, r3, #2
 80088a0:	3302      	adds	r3, #2
 80088a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f003 0303 	and.w	r3, r3, #3
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	220f      	movs	r2, #15
 80088b2:	fa02 f303 	lsl.w	r3, r2, r3
 80088b6:	43db      	mvns	r3, r3
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	4013      	ands	r3, r2
 80088bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80088c4:	d025      	beq.n	8008912 <HAL_GPIO_Init+0x242>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4a4f      	ldr	r2, [pc, #316]	; (8008a08 <HAL_GPIO_Init+0x338>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d01f      	beq.n	800890e <HAL_GPIO_Init+0x23e>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4a4e      	ldr	r2, [pc, #312]	; (8008a0c <HAL_GPIO_Init+0x33c>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d019      	beq.n	800890a <HAL_GPIO_Init+0x23a>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4a4d      	ldr	r2, [pc, #308]	; (8008a10 <HAL_GPIO_Init+0x340>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d013      	beq.n	8008906 <HAL_GPIO_Init+0x236>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	4a4c      	ldr	r2, [pc, #304]	; (8008a14 <HAL_GPIO_Init+0x344>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d00d      	beq.n	8008902 <HAL_GPIO_Init+0x232>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4a4b      	ldr	r2, [pc, #300]	; (8008a18 <HAL_GPIO_Init+0x348>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d007      	beq.n	80088fe <HAL_GPIO_Init+0x22e>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a4a      	ldr	r2, [pc, #296]	; (8008a1c <HAL_GPIO_Init+0x34c>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d101      	bne.n	80088fa <HAL_GPIO_Init+0x22a>
 80088f6:	2306      	movs	r3, #6
 80088f8:	e00c      	b.n	8008914 <HAL_GPIO_Init+0x244>
 80088fa:	2307      	movs	r3, #7
 80088fc:	e00a      	b.n	8008914 <HAL_GPIO_Init+0x244>
 80088fe:	2305      	movs	r3, #5
 8008900:	e008      	b.n	8008914 <HAL_GPIO_Init+0x244>
 8008902:	2304      	movs	r3, #4
 8008904:	e006      	b.n	8008914 <HAL_GPIO_Init+0x244>
 8008906:	2303      	movs	r3, #3
 8008908:	e004      	b.n	8008914 <HAL_GPIO_Init+0x244>
 800890a:	2302      	movs	r3, #2
 800890c:	e002      	b.n	8008914 <HAL_GPIO_Init+0x244>
 800890e:	2301      	movs	r3, #1
 8008910:	e000      	b.n	8008914 <HAL_GPIO_Init+0x244>
 8008912:	2300      	movs	r3, #0
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	f002 0203 	and.w	r2, r2, #3
 800891a:	0092      	lsls	r2, r2, #2
 800891c:	4093      	lsls	r3, r2
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	4313      	orrs	r3, r2
 8008922:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008924:	4937      	ldr	r1, [pc, #220]	; (8008a04 <HAL_GPIO_Init+0x334>)
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	089b      	lsrs	r3, r3, #2
 800892a:	3302      	adds	r3, #2
 800892c:	693a      	ldr	r2, [r7, #16]
 800892e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008932:	4b3b      	ldr	r3, [pc, #236]	; (8008a20 <HAL_GPIO_Init+0x350>)
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	43db      	mvns	r3, r3
 800893c:	693a      	ldr	r2, [r7, #16]
 800893e:	4013      	ands	r3, r2
 8008940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d003      	beq.n	8008956 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	4313      	orrs	r3, r2
 8008954:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008956:	4a32      	ldr	r2, [pc, #200]	; (8008a20 <HAL_GPIO_Init+0x350>)
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800895c:	4b30      	ldr	r3, [pc, #192]	; (8008a20 <HAL_GPIO_Init+0x350>)
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	43db      	mvns	r3, r3
 8008966:	693a      	ldr	r2, [r7, #16]
 8008968:	4013      	ands	r3, r2
 800896a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008974:	2b00      	cmp	r3, #0
 8008976:	d003      	beq.n	8008980 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	4313      	orrs	r3, r2
 800897e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008980:	4a27      	ldr	r2, [pc, #156]	; (8008a20 <HAL_GPIO_Init+0x350>)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008986:	4b26      	ldr	r3, [pc, #152]	; (8008a20 <HAL_GPIO_Init+0x350>)
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	43db      	mvns	r3, r3
 8008990:	693a      	ldr	r2, [r7, #16]
 8008992:	4013      	ands	r3, r2
 8008994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d003      	beq.n	80089aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80089aa:	4a1d      	ldr	r2, [pc, #116]	; (8008a20 <HAL_GPIO_Init+0x350>)
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80089b0:	4b1b      	ldr	r3, [pc, #108]	; (8008a20 <HAL_GPIO_Init+0x350>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	43db      	mvns	r3, r3
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	4013      	ands	r3, r2
 80089be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d003      	beq.n	80089d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80089d4:	4a12      	ldr	r2, [pc, #72]	; (8008a20 <HAL_GPIO_Init+0x350>)
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	3301      	adds	r3, #1
 80089de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	fa22 f303 	lsr.w	r3, r2, r3
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f47f ae78 	bne.w	80086e0 <HAL_GPIO_Init+0x10>
  }
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40021000 	.word	0x40021000
 8008a04:	40010000 	.word	0x40010000
 8008a08:	48000400 	.word	0x48000400
 8008a0c:	48000800 	.word	0x48000800
 8008a10:	48000c00 	.word	0x48000c00
 8008a14:	48001000 	.word	0x48001000
 8008a18:	48001400 	.word	0x48001400
 8008a1c:	48001800 	.word	0x48001800
 8008a20:	40010400 	.word	0x40010400

08008a24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	691a      	ldr	r2, [r3, #16]
 8008a34:	887b      	ldrh	r3, [r7, #2]
 8008a36:	4013      	ands	r3, r2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	73fb      	strb	r3, [r7, #15]
 8008a40:	e001      	b.n	8008a46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a42:	2300      	movs	r3, #0
 8008a44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	807b      	strh	r3, [r7, #2]
 8008a60:	4613      	mov	r3, r2
 8008a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008a64:	787b      	ldrb	r3, [r7, #1]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a6a:	887a      	ldrh	r2, [r7, #2]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a70:	e002      	b.n	8008a78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a72:	887a      	ldrh	r2, [r7, #2]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a78:	bf00      	nop
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	695b      	ldr	r3, [r3, #20]
 8008a94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008a96:	887a      	ldrh	r2, [r7, #2]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	041a      	lsls	r2, r3, #16
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	43d9      	mvns	r1, r3
 8008aa2:	887b      	ldrh	r3, [r7, #2]
 8008aa4:	400b      	ands	r3, r1
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	619a      	str	r2, [r3, #24]
}
 8008aac:	bf00      	nop
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	4603      	mov	r3, r0
 8008ac0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008ac2:	4b08      	ldr	r3, [pc, #32]	; (8008ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008ac4:	695a      	ldr	r2, [r3, #20]
 8008ac6:	88fb      	ldrh	r3, [r7, #6]
 8008ac8:	4013      	ands	r3, r2
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d006      	beq.n	8008adc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008ace:	4a05      	ldr	r2, [pc, #20]	; (8008ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008ad0:	88fb      	ldrh	r3, [r7, #6]
 8008ad2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008ad4:	88fb      	ldrh	r3, [r7, #6]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fa ffa4 	bl	8003a24 <HAL_GPIO_EXTI_Callback>
  }
}
 8008adc:	bf00      	nop
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	40010400 	.word	0x40010400

08008ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d101      	bne.n	8008afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e081      	b.n	8008bfe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d106      	bne.n	8008b14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f7fd ff06 	bl	8006920 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2224      	movs	r2, #36	; 0x24
 8008b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f022 0201 	bic.w	r2, r2, #1
 8008b2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685a      	ldr	r2, [r3, #4]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008b38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d107      	bne.n	8008b62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689a      	ldr	r2, [r3, #8]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b5e:	609a      	str	r2, [r3, #8]
 8008b60:	e006      	b.n	8008b70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	689a      	ldr	r2, [r3, #8]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008b6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	2b02      	cmp	r3, #2
 8008b76:	d104      	bne.n	8008b82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	6812      	ldr	r2, [r2, #0]
 8008b8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008b90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68da      	ldr	r2, [r3, #12]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ba4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	691a      	ldr	r2, [r3, #16]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	695b      	ldr	r3, [r3, #20]
 8008bae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	430a      	orrs	r2, r1
 8008bbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	69d9      	ldr	r1, [r3, #28]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6a1a      	ldr	r2, [r3, #32]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	430a      	orrs	r2, r1
 8008bce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f042 0201 	orr.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2220      	movs	r2, #32
 8008bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3708      	adds	r7, #8
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af02      	add	r7, sp, #8
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	607a      	str	r2, [r7, #4]
 8008c12:	461a      	mov	r2, r3
 8008c14:	460b      	mov	r3, r1
 8008c16:	817b      	strh	r3, [r7, #10]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	2b20      	cmp	r3, #32
 8008c26:	f040 80da 	bne.w	8008dde <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d101      	bne.n	8008c38 <HAL_I2C_Master_Transmit+0x30>
 8008c34:	2302      	movs	r3, #2
 8008c36:	e0d3      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c40:	f7ff f9b0 	bl	8007fa4 <HAL_GetTick>
 8008c44:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	2319      	movs	r3, #25
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f001 f8d1 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e0be      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2221      	movs	r2, #33	; 0x21
 8008c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2210      	movs	r2, #16
 8008c6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	893a      	ldrh	r2, [r7, #8]
 8008c82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2200      	movs	r2, #0
 8008c88:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	2bff      	cmp	r3, #255	; 0xff
 8008c92:	d90e      	bls.n	8008cb2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	22ff      	movs	r2, #255	; 0xff
 8008c98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c9e:	b2da      	uxtb	r2, r3
 8008ca0:	8979      	ldrh	r1, [r7, #10]
 8008ca2:	4b51      	ldr	r3, [pc, #324]	; (8008de8 <HAL_I2C_Master_Transmit+0x1e0>)
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008caa:	68f8      	ldr	r0, [r7, #12]
 8008cac:	f001 fa4e 	bl	800a14c <I2C_TransferConfig>
 8008cb0:	e06c      	b.n	8008d8c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cc0:	b2da      	uxtb	r2, r3
 8008cc2:	8979      	ldrh	r1, [r7, #10]
 8008cc4:	4b48      	ldr	r3, [pc, #288]	; (8008de8 <HAL_I2C_Master_Transmit+0x1e0>)
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f001 fa3d 	bl	800a14c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008cd2:	e05b      	b.n	8008d8c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008cd4:	697a      	ldr	r2, [r7, #20]
 8008cd6:	6a39      	ldr	r1, [r7, #32]
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f001 f8ce 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e07b      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cec:	781a      	ldrb	r2, [r3, #0]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf8:	1c5a      	adds	r2, r3, #1
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	3b01      	subs	r3, #1
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d10:	3b01      	subs	r3, #1
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d034      	beq.n	8008d8c <HAL_I2C_Master_Transmit+0x184>
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d130      	bne.n	8008d8c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	9300      	str	r3, [sp, #0]
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	2200      	movs	r2, #0
 8008d32:	2180      	movs	r1, #128	; 0x80
 8008d34:	68f8      	ldr	r0, [r7, #12]
 8008d36:	f001 f860 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d001      	beq.n	8008d44 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	e04d      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	2bff      	cmp	r3, #255	; 0xff
 8008d4c:	d90e      	bls.n	8008d6c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	22ff      	movs	r2, #255	; 0xff
 8008d52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	8979      	ldrh	r1, [r7, #10]
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	9300      	str	r3, [sp, #0]
 8008d60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f001 f9f1 	bl	800a14c <I2C_TransferConfig>
 8008d6a:	e00f      	b.n	8008d8c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	8979      	ldrh	r1, [r7, #10]
 8008d7e:	2300      	movs	r3, #0
 8008d80:	9300      	str	r3, [sp, #0]
 8008d82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f001 f9e0 	bl	800a14c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d19e      	bne.n	8008cd4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	6a39      	ldr	r1, [r7, #32]
 8008d9a:	68f8      	ldr	r0, [r7, #12]
 8008d9c:	f001 f8ad 	bl	8009efa <I2C_WaitOnSTOPFlagUntilTimeout>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d001      	beq.n	8008daa <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e01a      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2220      	movs	r2, #32
 8008db0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6859      	ldr	r1, [r3, #4]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	4b0b      	ldr	r3, [pc, #44]	; (8008dec <HAL_I2C_Master_Transmit+0x1e4>)
 8008dbe:	400b      	ands	r3, r1
 8008dc0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	e000      	b.n	8008de0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8008dde:	2302      	movs	r3, #2
  }
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	80002000 	.word	0x80002000
 8008dec:	fe00e800 	.word	0xfe00e800

08008df0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b088      	sub	sp, #32
 8008df4:	af02      	add	r7, sp, #8
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	4608      	mov	r0, r1
 8008dfa:	4611      	mov	r1, r2
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	4603      	mov	r3, r0
 8008e00:	817b      	strh	r3, [r7, #10]
 8008e02:	460b      	mov	r3, r1
 8008e04:	813b      	strh	r3, [r7, #8]
 8008e06:	4613      	mov	r3, r2
 8008e08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	2b20      	cmp	r3, #32
 8008e14:	f040 80f9 	bne.w	800900a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e18:	6a3b      	ldr	r3, [r7, #32]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d002      	beq.n	8008e24 <HAL_I2C_Mem_Write+0x34>
 8008e1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d105      	bne.n	8008e30 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e0ed      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d101      	bne.n	8008e3e <HAL_I2C_Mem_Write+0x4e>
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e0e6      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2201      	movs	r2, #1
 8008e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008e46:	f7ff f8ad 	bl	8007fa4 <HAL_GetTick>
 8008e4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	2319      	movs	r3, #25
 8008e52:	2201      	movs	r2, #1
 8008e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 ffce 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d001      	beq.n	8008e68 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e0d1      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2221      	movs	r2, #33	; 0x21
 8008e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2240      	movs	r2, #64	; 0x40
 8008e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6a3a      	ldr	r2, [r7, #32]
 8008e82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e90:	88f8      	ldrh	r0, [r7, #6]
 8008e92:	893a      	ldrh	r2, [r7, #8]
 8008e94:	8979      	ldrh	r1, [r7, #10]
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	9301      	str	r3, [sp, #4]
 8008e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9c:	9300      	str	r3, [sp, #0]
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f000 fb87 	bl	80095b4 <I2C_RequestMemoryWrite>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d005      	beq.n	8008eb8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e0a9      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	2bff      	cmp	r3, #255	; 0xff
 8008ec0:	d90e      	bls.n	8008ee0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	22ff      	movs	r2, #255	; 0xff
 8008ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ecc:	b2da      	uxtb	r2, r3
 8008ece:	8979      	ldrh	r1, [r7, #10]
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f001 f937 	bl	800a14c <I2C_TransferConfig>
 8008ede:	e00f      	b.n	8008f00 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eee:	b2da      	uxtb	r2, r3
 8008ef0:	8979      	ldrh	r1, [r7, #10]
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f001 f926 	bl	800a14c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f00:	697a      	ldr	r2, [r7, #20]
 8008f02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 ffb8 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d001      	beq.n	8008f14 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e07b      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f18:	781a      	ldrb	r2, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f24:	1c5a      	adds	r2, r3, #1
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	3b01      	subs	r3, #1
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d034      	beq.n	8008fb8 <HAL_I2C_Mem_Write+0x1c8>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d130      	bne.n	8008fb8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	2180      	movs	r1, #128	; 0x80
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f000 ff4a 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8008f66:	4603      	mov	r3, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d001      	beq.n	8008f70 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e04d      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	2bff      	cmp	r3, #255	; 0xff
 8008f78:	d90e      	bls.n	8008f98 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	22ff      	movs	r2, #255	; 0xff
 8008f7e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f84:	b2da      	uxtb	r2, r3
 8008f86:	8979      	ldrh	r1, [r7, #10]
 8008f88:	2300      	movs	r3, #0
 8008f8a:	9300      	str	r3, [sp, #0]
 8008f8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f90:	68f8      	ldr	r0, [r7, #12]
 8008f92:	f001 f8db 	bl	800a14c <I2C_TransferConfig>
 8008f96:	e00f      	b.n	8008fb8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f9c:	b29a      	uxth	r2, r3
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	8979      	ldrh	r1, [r7, #10]
 8008faa:	2300      	movs	r3, #0
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f001 f8ca 	bl	800a14c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d19e      	bne.n	8008f00 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fc2:	697a      	ldr	r2, [r7, #20]
 8008fc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fc6:	68f8      	ldr	r0, [r7, #12]
 8008fc8:	f000 ff97 	bl	8009efa <I2C_WaitOnSTOPFlagUntilTimeout>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e01a      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6859      	ldr	r1, [r3, #4]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	4b0a      	ldr	r3, [pc, #40]	; (8009014 <HAL_I2C_Mem_Write+0x224>)
 8008fea:	400b      	ands	r3, r1
 8008fec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2220      	movs	r2, #32
 8008ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009006:	2300      	movs	r3, #0
 8009008:	e000      	b.n	800900c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800900a:	2302      	movs	r3, #2
  }
}
 800900c:	4618      	mov	r0, r3
 800900e:	3718      	adds	r7, #24
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	fe00e800 	.word	0xfe00e800

08009018 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af02      	add	r7, sp, #8
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	4608      	mov	r0, r1
 8009022:	4611      	mov	r1, r2
 8009024:	461a      	mov	r2, r3
 8009026:	4603      	mov	r3, r0
 8009028:	817b      	strh	r3, [r7, #10]
 800902a:	460b      	mov	r3, r1
 800902c:	813b      	strh	r3, [r7, #8]
 800902e:	4613      	mov	r3, r2
 8009030:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009038:	b2db      	uxtb	r3, r3
 800903a:	2b20      	cmp	r3, #32
 800903c:	f040 80fd 	bne.w	800923a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009040:	6a3b      	ldr	r3, [r7, #32]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d002      	beq.n	800904c <HAL_I2C_Mem_Read+0x34>
 8009046:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009048:	2b00      	cmp	r3, #0
 800904a:	d105      	bne.n	8009058 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009052:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e0f1      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800905e:	2b01      	cmp	r3, #1
 8009060:	d101      	bne.n	8009066 <HAL_I2C_Mem_Read+0x4e>
 8009062:	2302      	movs	r3, #2
 8009064:	e0ea      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2201      	movs	r2, #1
 800906a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800906e:	f7fe ff99 	bl	8007fa4 <HAL_GetTick>
 8009072:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	2319      	movs	r3, #25
 800907a:	2201      	movs	r2, #1
 800907c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f000 feba 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d001      	beq.n	8009090 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e0d5      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2222      	movs	r2, #34	; 0x22
 8009094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2240      	movs	r2, #64	; 0x40
 800909c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6a3a      	ldr	r2, [r7, #32]
 80090aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80090b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80090b8:	88f8      	ldrh	r0, [r7, #6]
 80090ba:	893a      	ldrh	r2, [r7, #8]
 80090bc:	8979      	ldrh	r1, [r7, #10]
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	9301      	str	r3, [sp, #4]
 80090c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	4603      	mov	r3, r0
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f000 fac7 	bl	800965c <I2C_RequestMemoryRead>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2200      	movs	r2, #0
 80090d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	e0ad      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	2bff      	cmp	r3, #255	; 0xff
 80090e8:	d90e      	bls.n	8009108 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	22ff      	movs	r2, #255	; 0xff
 80090ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090f4:	b2da      	uxtb	r2, r3
 80090f6:	8979      	ldrh	r1, [r7, #10]
 80090f8:	4b52      	ldr	r3, [pc, #328]	; (8009244 <HAL_I2C_Mem_Read+0x22c>)
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f001 f823 	bl	800a14c <I2C_TransferConfig>
 8009106:	e00f      	b.n	8009128 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800910c:	b29a      	uxth	r2, r3
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009116:	b2da      	uxtb	r2, r3
 8009118:	8979      	ldrh	r1, [r7, #10]
 800911a:	4b4a      	ldr	r3, [pc, #296]	; (8009244 <HAL_I2C_Mem_Read+0x22c>)
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f001 f812 	bl	800a14c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	2200      	movs	r2, #0
 8009130:	2104      	movs	r1, #4
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f000 fe61 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e07c      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914c:	b2d2      	uxtb	r2, r2
 800914e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009154:	1c5a      	adds	r2, r3, #1
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915e:	3b01      	subs	r3, #1
 8009160:	b29a      	uxth	r2, r3
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009178:	b29b      	uxth	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	d034      	beq.n	80091e8 <HAL_I2C_Mem_Read+0x1d0>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009182:	2b00      	cmp	r3, #0
 8009184:	d130      	bne.n	80091e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918c:	2200      	movs	r2, #0
 800918e:	2180      	movs	r1, #128	; 0x80
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	f000 fe32 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d001      	beq.n	80091a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	e04d      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	2bff      	cmp	r3, #255	; 0xff
 80091a8:	d90e      	bls.n	80091c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	22ff      	movs	r2, #255	; 0xff
 80091ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	8979      	ldrh	r1, [r7, #10]
 80091b8:	2300      	movs	r3, #0
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	f000 ffc3 	bl	800a14c <I2C_TransferConfig>
 80091c6:	e00f      	b.n	80091e8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091cc:	b29a      	uxth	r2, r3
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	8979      	ldrh	r1, [r7, #10]
 80091da:	2300      	movs	r3, #0
 80091dc:	9300      	str	r3, [sp, #0]
 80091de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80091e2:	68f8      	ldr	r0, [r7, #12]
 80091e4:	f000 ffb2 	bl	800a14c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d19a      	bne.n	8009128 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091f2:	697a      	ldr	r2, [r7, #20]
 80091f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 fe7f 	bl	8009efa <I2C_WaitOnSTOPFlagUntilTimeout>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d001      	beq.n	8009206 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e01a      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2220      	movs	r2, #32
 800920c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	6859      	ldr	r1, [r3, #4]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	4b0b      	ldr	r3, [pc, #44]	; (8009248 <HAL_I2C_Mem_Read+0x230>)
 800921a:	400b      	ands	r3, r1
 800921c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2220      	movs	r2, #32
 8009222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	e000      	b.n	800923c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800923a:	2302      	movs	r3, #2
  }
}
 800923c:	4618      	mov	r0, r3
 800923e:	3718      	adds	r7, #24
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	80002400 	.word	0x80002400
 8009248:	fe00e800 	.word	0xfe00e800

0800924c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	699b      	ldr	r3, [r3, #24]
 800925a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009268:	2b00      	cmp	r3, #0
 800926a:	d005      	beq.n	8009278 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009270:	68ba      	ldr	r2, [r7, #8]
 8009272:	68f9      	ldr	r1, [r7, #12]
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	4798      	blx	r3
  }
}
 8009278:	bf00      	nop
 800927a:	3710      	adds	r7, #16
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	699b      	ldr	r3, [r3, #24]
 800928e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	0a1b      	lsrs	r3, r3, #8
 800929c:	f003 0301 	and.w	r3, r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d010      	beq.n	80092c6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	09db      	lsrs	r3, r3, #7
 80092a8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d00a      	beq.n	80092c6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092b4:	f043 0201 	orr.w	r2, r3, #1
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092c4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	0a9b      	lsrs	r3, r3, #10
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d010      	beq.n	80092f4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	09db      	lsrs	r3, r3, #7
 80092d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00a      	beq.n	80092f4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092e2:	f043 0208 	orr.w	r2, r3, #8
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80092f2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	0a5b      	lsrs	r3, r3, #9
 80092f8:	f003 0301 	and.w	r3, r3, #1
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d010      	beq.n	8009322 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	09db      	lsrs	r3, r3, #7
 8009304:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00a      	beq.n	8009322 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009310:	f043 0202 	orr.w	r2, r3, #2
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009320:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009326:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f003 030b 	and.w	r3, r3, #11
 800932e:	2b00      	cmp	r3, #0
 8009330:	d003      	beq.n	800933a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8009332:	68f9      	ldr	r1, [r7, #12]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 fc27 	bl	8009b88 <I2C_ITError>
  }
}
 800933a:	bf00      	nop
 800933c:	3718      	adds	r7, #24
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009342:	b480      	push	{r7}
 8009344:	b083      	sub	sp, #12
 8009346:	af00      	add	r7, sp, #0
 8009348:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800934a:	bf00      	nop
 800934c:	370c      	adds	r7, #12
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009356:	b480      	push	{r7}
 8009358:	b083      	sub	sp, #12
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800935e:	bf00      	nop
 8009360:	370c      	adds	r7, #12
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr

0800936a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800936a:	b480      	push	{r7}
 800936c:	b083      	sub	sp, #12
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
 8009372:	460b      	mov	r3, r1
 8009374:	70fb      	strb	r3, [r7, #3]
 8009376:	4613      	mov	r3, r2
 8009378:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800937a:	bf00      	nop
 800937c:	370c      	adds	r7, #12
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr

08009386 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009386:	b480      	push	{r7}
 8009388:	b083      	sub	sp, #12
 800938a:	af00      	add	r7, sp, #0
 800938c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800938e:	bf00      	nop
 8009390:	370c      	adds	r7, #12
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800939a:	b480      	push	{r7}
 800939c:	b083      	sub	sp, #12
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80093a2:	bf00      	nop
 80093a4:	370c      	adds	r7, #12
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr

080093ae <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b086      	sub	sp, #24
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	60f8      	str	r0, [r7, #12]
 80093b6:	60b9      	str	r1, [r7, #8]
 80093b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093be:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d101      	bne.n	80093d2 <I2C_Slave_ISR_IT+0x24>
 80093ce:	2302      	movs	r3, #2
 80093d0:	e0ec      	b.n	80095ac <I2C_Slave_ISR_IT+0x1fe>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2201      	movs	r2, #1
 80093d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	095b      	lsrs	r3, r3, #5
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d009      	beq.n	80093fa <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	095b      	lsrs	r3, r3, #5
 80093ea:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80093f2:	6939      	ldr	r1, [r7, #16]
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f000 fa67 	bl	80098c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	091b      	lsrs	r3, r3, #4
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	2b00      	cmp	r3, #0
 8009404:	d04d      	beq.n	80094a2 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	091b      	lsrs	r3, r3, #4
 800940a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800940e:	2b00      	cmp	r3, #0
 8009410:	d047      	beq.n	80094a2 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009416:	b29b      	uxth	r3, r3
 8009418:	2b00      	cmp	r3, #0
 800941a:	d128      	bne.n	800946e <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b28      	cmp	r3, #40	; 0x28
 8009426:	d108      	bne.n	800943a <I2C_Slave_ISR_IT+0x8c>
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800942e:	d104      	bne.n	800943a <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009430:	6939      	ldr	r1, [r7, #16]
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f000 fb52 	bl	8009adc <I2C_ITListenCplt>
 8009438:	e032      	b.n	80094a0 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009440:	b2db      	uxtb	r3, r3
 8009442:	2b29      	cmp	r3, #41	; 0x29
 8009444:	d10e      	bne.n	8009464 <I2C_Slave_ISR_IT+0xb6>
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800944c:	d00a      	beq.n	8009464 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2210      	movs	r2, #16
 8009454:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f000 fc8d 	bl	8009d76 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800945c:	68f8      	ldr	r0, [r7, #12]
 800945e:	f000 f9d5 	bl	800980c <I2C_ITSlaveSeqCplt>
 8009462:	e01d      	b.n	80094a0 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2210      	movs	r2, #16
 800946a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800946c:	e096      	b.n	800959c <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2210      	movs	r2, #16
 8009474:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800947a:	f043 0204 	orr.w	r2, r3, #4
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d004      	beq.n	8009492 <I2C_Slave_ISR_IT+0xe4>
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800948e:	f040 8085 	bne.w	800959c <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009496:	4619      	mov	r1, r3
 8009498:	68f8      	ldr	r0, [r7, #12]
 800949a:	f000 fb75 	bl	8009b88 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800949e:	e07d      	b.n	800959c <I2C_Slave_ISR_IT+0x1ee>
 80094a0:	e07c      	b.n	800959c <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	089b      	lsrs	r3, r3, #2
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d030      	beq.n	8009510 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	089b      	lsrs	r3, r3, #2
 80094b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d02a      	beq.n	8009510 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094be:	b29b      	uxth	r3, r3
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d018      	beq.n	80094f6 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ce:	b2d2      	uxtb	r2, r2
 80094d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d6:	1c5a      	adds	r2, r3, #1
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e0:	3b01      	subs	r3, #1
 80094e2:	b29a      	uxth	r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	3b01      	subs	r3, #1
 80094f0:	b29a      	uxth	r2, r3
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d14f      	bne.n	80095a0 <I2C_Slave_ISR_IT+0x1f2>
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009506:	d04b      	beq.n	80095a0 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 f97f 	bl	800980c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800950e:	e047      	b.n	80095a0 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	08db      	lsrs	r3, r3, #3
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	2b00      	cmp	r3, #0
 800951a:	d00a      	beq.n	8009532 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	08db      	lsrs	r3, r3, #3
 8009520:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009524:	2b00      	cmp	r3, #0
 8009526:	d004      	beq.n	8009532 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009528:	6939      	ldr	r1, [r7, #16]
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f000 f8ea 	bl	8009704 <I2C_ITAddrCplt>
 8009530:	e037      	b.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	085b      	lsrs	r3, r3, #1
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	2b00      	cmp	r3, #0
 800953c:	d031      	beq.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	085b      	lsrs	r3, r3, #1
 8009542:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009546:	2b00      	cmp	r3, #0
 8009548:	d02b      	beq.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800954e:	b29b      	uxth	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d018      	beq.n	8009586 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009558:	781a      	ldrb	r2, [r3, #0]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009564:	1c5a      	adds	r2, r3, #1
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800956e:	b29b      	uxth	r3, r3
 8009570:	3b01      	subs	r3, #1
 8009572:	b29a      	uxth	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800957c:	3b01      	subs	r3, #1
 800957e:	b29a      	uxth	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	851a      	strh	r2, [r3, #40]	; 0x28
 8009584:	e00d      	b.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800958c:	d002      	beq.n	8009594 <I2C_Slave_ISR_IT+0x1e6>
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d106      	bne.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009594:	68f8      	ldr	r0, [r7, #12]
 8009596:	f000 f939 	bl	800980c <I2C_ITSlaveSeqCplt>
 800959a:	e002      	b.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800959c:	bf00      	nop
 800959e:	e000      	b.n	80095a2 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80095a0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80095aa:	2300      	movs	r3, #0
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3718      	adds	r7, #24
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b086      	sub	sp, #24
 80095b8:	af02      	add	r7, sp, #8
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	4608      	mov	r0, r1
 80095be:	4611      	mov	r1, r2
 80095c0:	461a      	mov	r2, r3
 80095c2:	4603      	mov	r3, r0
 80095c4:	817b      	strh	r3, [r7, #10]
 80095c6:	460b      	mov	r3, r1
 80095c8:	813b      	strh	r3, [r7, #8]
 80095ca:	4613      	mov	r3, r2
 80095cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80095ce:	88fb      	ldrh	r3, [r7, #6]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	8979      	ldrh	r1, [r7, #10]
 80095d4:	4b20      	ldr	r3, [pc, #128]	; (8009658 <I2C_RequestMemoryWrite+0xa4>)
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f000 fdb5 	bl	800a14c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095e2:	69fa      	ldr	r2, [r7, #28]
 80095e4:	69b9      	ldr	r1, [r7, #24]
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 fc47 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	e02c      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80095f6:	88fb      	ldrh	r3, [r7, #6]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d105      	bne.n	8009608 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80095fc:	893b      	ldrh	r3, [r7, #8]
 80095fe:	b2da      	uxtb	r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	629a      	str	r2, [r3, #40]	; 0x28
 8009606:	e015      	b.n	8009634 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009608:	893b      	ldrh	r3, [r7, #8]
 800960a:	0a1b      	lsrs	r3, r3, #8
 800960c:	b29b      	uxth	r3, r3
 800960e:	b2da      	uxtb	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009616:	69fa      	ldr	r2, [r7, #28]
 8009618:	69b9      	ldr	r1, [r7, #24]
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 fc2d 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d001      	beq.n	800962a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	e012      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800962a:	893b      	ldrh	r3, [r7, #8]
 800962c:	b2da      	uxtb	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	9300      	str	r3, [sp, #0]
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	2200      	movs	r2, #0
 800963c:	2180      	movs	r1, #128	; 0x80
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f000 fbdb 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d001      	beq.n	800964e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e000      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	80002000 	.word	0x80002000

0800965c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af02      	add	r7, sp, #8
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	4608      	mov	r0, r1
 8009666:	4611      	mov	r1, r2
 8009668:	461a      	mov	r2, r3
 800966a:	4603      	mov	r3, r0
 800966c:	817b      	strh	r3, [r7, #10]
 800966e:	460b      	mov	r3, r1
 8009670:	813b      	strh	r3, [r7, #8]
 8009672:	4613      	mov	r3, r2
 8009674:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009676:	88fb      	ldrh	r3, [r7, #6]
 8009678:	b2da      	uxtb	r2, r3
 800967a:	8979      	ldrh	r1, [r7, #10]
 800967c:	4b20      	ldr	r3, [pc, #128]	; (8009700 <I2C_RequestMemoryRead+0xa4>)
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	2300      	movs	r3, #0
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f000 fd62 	bl	800a14c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	69b9      	ldr	r1, [r7, #24]
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fbf4 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d001      	beq.n	800969c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e02c      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800969c:	88fb      	ldrh	r3, [r7, #6]
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d105      	bne.n	80096ae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096a2:	893b      	ldrh	r3, [r7, #8]
 80096a4:	b2da      	uxtb	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	629a      	str	r2, [r3, #40]	; 0x28
 80096ac:	e015      	b.n	80096da <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80096ae:	893b      	ldrh	r3, [r7, #8]
 80096b0:	0a1b      	lsrs	r3, r3, #8
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80096bc:	69fa      	ldr	r2, [r7, #28]
 80096be:	69b9      	ldr	r1, [r7, #24]
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f000 fbda 	bl	8009e7a <I2C_WaitOnTXISFlagUntilTimeout>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d001      	beq.n	80096d0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	e012      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096d0:	893b      	ldrh	r3, [r7, #8]
 80096d2:	b2da      	uxtb	r2, r3
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	2200      	movs	r2, #0
 80096e2:	2140      	movs	r1, #64	; 0x40
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f000 fb88 	bl	8009dfa <I2C_WaitOnFlagUntilTimeout>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d001      	beq.n	80096f4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e000      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	80002000 	.word	0x80002000

08009704 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009714:	b2db      	uxtb	r3, r3
 8009716:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800971a:	2b28      	cmp	r3, #40	; 0x28
 800971c:	d16a      	bne.n	80097f4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	0c1b      	lsrs	r3, r3, #16
 8009726:	b2db      	uxtb	r3, r3
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	699b      	ldr	r3, [r3, #24]
 8009734:	0c1b      	lsrs	r3, r3, #16
 8009736:	b29b      	uxth	r3, r3
 8009738:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800973c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	b29b      	uxth	r3, r3
 8009746:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800974a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	b29b      	uxth	r3, r3
 8009754:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009758:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	2b02      	cmp	r3, #2
 8009760:	d138      	bne.n	80097d4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8009762:	897b      	ldrh	r3, [r7, #10]
 8009764:	09db      	lsrs	r3, r3, #7
 8009766:	b29a      	uxth	r2, r3
 8009768:	89bb      	ldrh	r3, [r7, #12]
 800976a:	4053      	eors	r3, r2
 800976c:	b29b      	uxth	r3, r3
 800976e:	f003 0306 	and.w	r3, r3, #6
 8009772:	2b00      	cmp	r3, #0
 8009774:	d11c      	bne.n	80097b0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009776:	897b      	ldrh	r3, [r7, #10]
 8009778:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800977e:	1c5a      	adds	r2, r3, #1
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009788:	2b02      	cmp	r3, #2
 800978a:	d13b      	bne.n	8009804 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2208      	movs	r2, #8
 8009798:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097a2:	89ba      	ldrh	r2, [r7, #12]
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff fdde 	bl	800936a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80097ae:	e029      	b.n	8009804 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80097b0:	893b      	ldrh	r3, [r7, #8]
 80097b2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80097b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 fcf9 	bl	800a1b0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097c6:	89ba      	ldrh	r2, [r7, #12]
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f7ff fdcc 	bl	800936a <HAL_I2C_AddrCallback>
}
 80097d2:	e017      	b.n	8009804 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80097d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fce9 	bl	800a1b0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097e6:	89ba      	ldrh	r2, [r7, #12]
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
 80097ea:	4619      	mov	r1, r3
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f7ff fdbc 	bl	800936a <HAL_I2C_AddrCallback>
}
 80097f2:	e007      	b.n	8009804 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2208      	movs	r2, #8
 80097fa:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009804:	bf00      	nop
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	0b9b      	lsrs	r3, r3, #14
 8009828:	f003 0301 	and.w	r3, r3, #1
 800982c:	2b00      	cmp	r3, #0
 800982e:	d008      	beq.n	8009842 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	e00d      	b.n	800985e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	0bdb      	lsrs	r3, r3, #15
 8009846:	f003 0301 	and.w	r3, r3, #1
 800984a:	2b00      	cmp	r3, #0
 800984c:	d007      	beq.n	800985e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800985c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009864:	b2db      	uxtb	r3, r3
 8009866:	2b29      	cmp	r3, #41	; 0x29
 8009868:	d112      	bne.n	8009890 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2228      	movs	r2, #40	; 0x28
 800986e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2221      	movs	r2, #33	; 0x21
 8009876:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009878:	2101      	movs	r1, #1
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 fc98 	bl	800a1b0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f7ff fd5a 	bl	8009342 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800988e:	e017      	b.n	80098c0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009896:	b2db      	uxtb	r3, r3
 8009898:	2b2a      	cmp	r3, #42	; 0x2a
 800989a:	d111      	bne.n	80098c0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2228      	movs	r2, #40	; 0x28
 80098a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2222      	movs	r2, #34	; 0x22
 80098a8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80098aa:	2102      	movs	r1, #2
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fc7f 	bl	800a1b0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f7ff fd4b 	bl	8009356 <HAL_I2C_SlaveRxCpltCallback>
}
 80098c0:	bf00      	nop
 80098c2:	3710      	adds	r7, #16
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098e4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	2220      	movs	r2, #32
 80098ec:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80098ee:	7bfb      	ldrb	r3, [r7, #15]
 80098f0:	2b21      	cmp	r3, #33	; 0x21
 80098f2:	d002      	beq.n	80098fa <I2C_ITSlaveCplt+0x32>
 80098f4:	7bfb      	ldrb	r3, [r7, #15]
 80098f6:	2b29      	cmp	r3, #41	; 0x29
 80098f8:	d108      	bne.n	800990c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80098fa:	f248 0101 	movw	r1, #32769	; 0x8001
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fc56 	bl	800a1b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2221      	movs	r2, #33	; 0x21
 8009908:	631a      	str	r2, [r3, #48]	; 0x30
 800990a:	e00d      	b.n	8009928 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800990c:	7bfb      	ldrb	r3, [r7, #15]
 800990e:	2b22      	cmp	r3, #34	; 0x22
 8009910:	d002      	beq.n	8009918 <I2C_ITSlaveCplt+0x50>
 8009912:	7bfb      	ldrb	r3, [r7, #15]
 8009914:	2b2a      	cmp	r3, #42	; 0x2a
 8009916:	d107      	bne.n	8009928 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009918:	f248 0102 	movw	r1, #32770	; 0x8002
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 fc47 	bl	800a1b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2222      	movs	r2, #34	; 0x22
 8009926:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	685a      	ldr	r2, [r3, #4]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009936:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	6859      	ldr	r1, [r3, #4]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	4b64      	ldr	r3, [pc, #400]	; (8009ad4 <I2C_ITSlaveCplt+0x20c>)
 8009944:	400b      	ands	r3, r1
 8009946:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fa14 	bl	8009d76 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	0b9b      	lsrs	r3, r3, #14
 8009952:	f003 0301 	and.w	r3, r3, #1
 8009956:	2b00      	cmp	r3, #0
 8009958:	d013      	beq.n	8009982 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009968:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800996e:	2b00      	cmp	r3, #0
 8009970:	d020      	beq.n	80099b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	b29a      	uxth	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009980:	e018      	b.n	80099b4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	0bdb      	lsrs	r3, r3, #15
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	2b00      	cmp	r3, #0
 800998c:	d012      	beq.n	80099b4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800999c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d006      	beq.n	80099b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	b29a      	uxth	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	089b      	lsrs	r3, r3, #2
 80099b8:	f003 0301 	and.w	r3, r3, #1
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d020      	beq.n	8009a02 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	f023 0304 	bic.w	r3, r3, #4
 80099c6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d2:	b2d2      	uxtb	r2, r2
 80099d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	1c5a      	adds	r2, r3, #1
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00c      	beq.n	8009a02 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099ec:	3b01      	subs	r3, #1
 80099ee:	b29a      	uxth	r2, r3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	3b01      	subs	r3, #1
 80099fc:	b29a      	uxth	r2, r3
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d005      	beq.n	8009a18 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a10:	f043 0204 	orr.w	r2, r3, #4
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d010      	beq.n	8009a50 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a32:	4619      	mov	r1, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 f8a7 	bl	8009b88 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b28      	cmp	r3, #40	; 0x28
 8009a44:	d141      	bne.n	8009aca <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009a46:	6979      	ldr	r1, [r7, #20]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 f847 	bl	8009adc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009a4e:	e03c      	b.n	8009aca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a58:	d014      	beq.n	8009a84 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7ff fed6 	bl	800980c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a1d      	ldr	r2, [pc, #116]	; (8009ad8 <I2C_ITSlaveCplt+0x210>)
 8009a64:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2220      	movs	r2, #32
 8009a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f7ff fc82 	bl	8009386 <HAL_I2C_ListenCpltCallback>
}
 8009a82:	e022      	b.n	8009aca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	2b22      	cmp	r3, #34	; 0x22
 8009a8e:	d10e      	bne.n	8009aae <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2220      	movs	r2, #32
 8009a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f7ff fc55 	bl	8009356 <HAL_I2C_SlaveRxCpltCallback>
}
 8009aac:	e00d      	b.n	8009aca <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2220      	movs	r2, #32
 8009ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f7ff fc3c 	bl	8009342 <HAL_I2C_SlaveTxCpltCallback>
}
 8009aca:	bf00      	nop
 8009acc:	3718      	adds	r7, #24
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	fe00e800 	.word	0xfe00e800
 8009ad8:	ffff0000 	.word	0xffff0000

08009adc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b082      	sub	sp, #8
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a26      	ldr	r2, [pc, #152]	; (8009b84 <I2C_ITListenCplt+0xa8>)
 8009aea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2220      	movs	r2, #32
 8009af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	089b      	lsrs	r3, r3, #2
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d022      	beq.n	8009b5a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1e:	b2d2      	uxtb	r2, r2
 8009b20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b26:	1c5a      	adds	r2, r3, #1
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d012      	beq.n	8009b5a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	b29a      	uxth	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b44:	b29b      	uxth	r3, r3
 8009b46:	3b01      	subs	r3, #1
 8009b48:	b29a      	uxth	r2, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b52:	f043 0204 	orr.w	r2, r3, #4
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009b5a:	f248 0103 	movw	r1, #32771	; 0x8003
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 fb26 	bl	800a1b0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2210      	movs	r2, #16
 8009b6a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f7ff fc06 	bl	8009386 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009b7a:	bf00      	nop
 8009b7c:	3708      	adds	r7, #8
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	ffff0000 	.word	0xffff0000

08009b88 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4a5d      	ldr	r2, [pc, #372]	; (8009d1c <I2C_ITError+0x194>)
 8009ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	431a      	orrs	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009bba:	7bfb      	ldrb	r3, [r7, #15]
 8009bbc:	2b28      	cmp	r3, #40	; 0x28
 8009bbe:	d005      	beq.n	8009bcc <I2C_ITError+0x44>
 8009bc0:	7bfb      	ldrb	r3, [r7, #15]
 8009bc2:	2b29      	cmp	r3, #41	; 0x29
 8009bc4:	d002      	beq.n	8009bcc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009bc6:	7bfb      	ldrb	r3, [r7, #15]
 8009bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8009bca:	d10b      	bne.n	8009be4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009bcc:	2103      	movs	r1, #3
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 faee 	bl	800a1b0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2228      	movs	r2, #40	; 0x28
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	4a50      	ldr	r2, [pc, #320]	; (8009d20 <I2C_ITError+0x198>)
 8009be0:	635a      	str	r2, [r3, #52]	; 0x34
 8009be2:	e011      	b.n	8009c08 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009be4:	f248 0103 	movw	r1, #32771	; 0x8003
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 fae1 	bl	800a1b0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b60      	cmp	r3, #96	; 0x60
 8009bf8:	d003      	beq.n	8009c02 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2220      	movs	r2, #32
 8009bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2200      	movs	r2, #0
 8009c06:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c0c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d039      	beq.n	8009c8a <I2C_ITError+0x102>
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	2b11      	cmp	r3, #17
 8009c1a:	d002      	beq.n	8009c22 <I2C_ITError+0x9a>
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	2b21      	cmp	r3, #33	; 0x21
 8009c20:	d133      	bne.n	8009c8a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c30:	d107      	bne.n	8009c42 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009c40:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fe fd04 	bl	8008654 <HAL_DMA_GetState>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d017      	beq.n	8009c82 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c56:	4a33      	ldr	r2, [pc, #204]	; (8009d24 <I2C_ITError+0x19c>)
 8009c58:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c66:	4618      	mov	r0, r3
 8009c68:	f7fe fc04 	bl	8008474 <HAL_DMA_Abort_IT>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d04d      	beq.n	8009d0e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c78:	687a      	ldr	r2, [r7, #4]
 8009c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009c80:	e045      	b.n	8009d0e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 f850 	bl	8009d28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009c88:	e041      	b.n	8009d0e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d039      	beq.n	8009d06 <I2C_ITError+0x17e>
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2b12      	cmp	r3, #18
 8009c96:	d002      	beq.n	8009c9e <I2C_ITError+0x116>
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2b22      	cmp	r3, #34	; 0x22
 8009c9c:	d133      	bne.n	8009d06 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009cac:	d107      	bne.n	8009cbe <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009cbc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7fe fcc6 	bl	8008654 <HAL_DMA_GetState>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d017      	beq.n	8009cfe <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cd2:	4a14      	ldr	r2, [pc, #80]	; (8009d24 <I2C_ITError+0x19c>)
 8009cd4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7fe fbc6 	bl	8008474 <HAL_DMA_Abort_IT>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d011      	beq.n	8009d12 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009cf8:	4610      	mov	r0, r2
 8009cfa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009cfc:	e009      	b.n	8009d12 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f812 	bl	8009d28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d04:	e005      	b.n	8009d12 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f80e 	bl	8009d28 <I2C_TreatErrorCallback>
  }
}
 8009d0c:	e002      	b.n	8009d14 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d0e:	bf00      	nop
 8009d10:	e000      	b.n	8009d14 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d12:	bf00      	nop
}
 8009d14:	bf00      	nop
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	ffff0000 	.word	0xffff0000
 8009d20:	080093af 	.word	0x080093af
 8009d24:	08009dbf 	.word	0x08009dbf

08009d28 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	2b60      	cmp	r3, #96	; 0x60
 8009d3a:	d10e      	bne.n	8009d5a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2220      	movs	r2, #32
 8009d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7ff fb21 	bl	800939a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009d58:	e009      	b.n	8009d6e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f7f9 fe41 	bl	80039f0 <HAL_I2C_ErrorCallback>
}
 8009d6e:	bf00      	nop
 8009d70:	3708      	adds	r7, #8
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b083      	sub	sp, #12
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	699b      	ldr	r3, [r3, #24]
 8009d84:	f003 0302 	and.w	r3, r3, #2
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d103      	bne.n	8009d94 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2200      	movs	r2, #0
 8009d92:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	699b      	ldr	r3, [r3, #24]
 8009d9a:	f003 0301 	and.w	r3, r3, #1
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d007      	beq.n	8009db2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	699a      	ldr	r2, [r3, #24]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f042 0201 	orr.w	r2, r2, #1
 8009db0:	619a      	str	r2, [r3, #24]
  }
}
 8009db2:	bf00      	nop
 8009db4:	370c      	adds	r7, #12
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009dbe:	b580      	push	{r7, lr}
 8009dc0:	b084      	sub	sp, #16
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d003      	beq.n	8009ddc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd8:	2200      	movs	r2, #0
 8009dda:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d003      	beq.n	8009dec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009de8:	2200      	movs	r2, #0
 8009dea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f7ff ff9b 	bl	8009d28 <I2C_TreatErrorCallback>
}
 8009df2:	bf00      	nop
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b084      	sub	sp, #16
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	60f8      	str	r0, [r7, #12]
 8009e02:	60b9      	str	r1, [r7, #8]
 8009e04:	603b      	str	r3, [r7, #0]
 8009e06:	4613      	mov	r3, r2
 8009e08:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e0a:	e022      	b.n	8009e52 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e12:	d01e      	beq.n	8009e52 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e14:	f7fe f8c6 	bl	8007fa4 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	683a      	ldr	r2, [r7, #0]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d302      	bcc.n	8009e2a <I2C_WaitOnFlagUntilTimeout+0x30>
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d113      	bne.n	8009e52 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e2e:	f043 0220 	orr.w	r2, r3, #32
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e00f      	b.n	8009e72 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	699a      	ldr	r2, [r3, #24]
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	4013      	ands	r3, r2
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	bf0c      	ite	eq
 8009e62:	2301      	moveq	r3, #1
 8009e64:	2300      	movne	r3, #0
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	461a      	mov	r2, r3
 8009e6a:	79fb      	ldrb	r3, [r7, #7]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d0cd      	beq.n	8009e0c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009e70:	2300      	movs	r3, #0
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}

08009e7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009e7a:	b580      	push	{r7, lr}
 8009e7c:	b084      	sub	sp, #16
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	60f8      	str	r0, [r7, #12]
 8009e82:	60b9      	str	r1, [r7, #8]
 8009e84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009e86:	e02c      	b.n	8009ee2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	68b9      	ldr	r1, [r7, #8]
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 f871 	bl	8009f74 <I2C_IsErrorOccurred>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d001      	beq.n	8009e9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e02a      	b.n	8009ef2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ea2:	d01e      	beq.n	8009ee2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ea4:	f7fe f87e 	bl	8007fa4 <HAL_GetTick>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	1ad3      	subs	r3, r2, r3
 8009eae:	68ba      	ldr	r2, [r7, #8]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d302      	bcc.n	8009eba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d113      	bne.n	8009ee2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ebe:	f043 0220 	orr.w	r2, r3, #32
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2220      	movs	r2, #32
 8009eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e007      	b.n	8009ef2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	699b      	ldr	r3, [r3, #24]
 8009ee8:	f003 0302 	and.w	r3, r3, #2
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d1cb      	bne.n	8009e88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b084      	sub	sp, #16
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	60f8      	str	r0, [r7, #12]
 8009f02:	60b9      	str	r1, [r7, #8]
 8009f04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f06:	e028      	b.n	8009f5a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	68b9      	ldr	r1, [r7, #8]
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	f000 f831 	bl	8009f74 <I2C_IsErrorOccurred>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d001      	beq.n	8009f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e026      	b.n	8009f6a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f1c:	f7fe f842 	bl	8007fa4 <HAL_GetTick>
 8009f20:	4602      	mov	r2, r0
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	68ba      	ldr	r2, [r7, #8]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d302      	bcc.n	8009f32 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d113      	bne.n	8009f5a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f36:	f043 0220 	orr.w	r2, r3, #32
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2220      	movs	r2, #32
 8009f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	e007      	b.n	8009f6a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	699b      	ldr	r3, [r3, #24]
 8009f60:	f003 0320 	and.w	r3, r3, #32
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d1cf      	bne.n	8009f08 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
	...

08009f74 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b08a      	sub	sp, #40	; 0x28
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f80:	2300      	movs	r3, #0
 8009f82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	699b      	ldr	r3, [r3, #24]
 8009f8c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	f003 0310 	and.w	r3, r3, #16
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d075      	beq.n	800a08c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2210      	movs	r2, #16
 8009fa6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009fa8:	e056      	b.n	800a058 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009fb0:	d052      	beq.n	800a058 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009fb2:	f7fd fff7 	bl	8007fa4 <HAL_GetTick>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	69fb      	ldr	r3, [r7, #28]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	68ba      	ldr	r2, [r7, #8]
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d302      	bcc.n	8009fc8 <I2C_IsErrorOccurred+0x54>
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d147      	bne.n	800a058 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fd2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009fda:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	699b      	ldr	r3, [r3, #24]
 8009fe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fe6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fea:	d12e      	bne.n	800a04a <I2C_IsErrorOccurred+0xd6>
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009ff2:	d02a      	beq.n	800a04a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009ff4:	7cfb      	ldrb	r3, [r7, #19]
 8009ff6:	2b20      	cmp	r3, #32
 8009ff8:	d027      	beq.n	800a04a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	685a      	ldr	r2, [r3, #4]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a008:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a00a:	f7fd ffcb 	bl	8007fa4 <HAL_GetTick>
 800a00e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a010:	e01b      	b.n	800a04a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a012:	f7fd ffc7 	bl	8007fa4 <HAL_GetTick>
 800a016:	4602      	mov	r2, r0
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	1ad3      	subs	r3, r2, r3
 800a01c:	2b19      	cmp	r3, #25
 800a01e:	d914      	bls.n	800a04a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a024:	f043 0220 	orr.w	r2, r3, #32
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2220      	movs	r2, #32
 800a030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	699b      	ldr	r3, [r3, #24]
 800a050:	f003 0320 	and.w	r3, r3, #32
 800a054:	2b20      	cmp	r3, #32
 800a056:	d1dc      	bne.n	800a012 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	699b      	ldr	r3, [r3, #24]
 800a05e:	f003 0320 	and.w	r3, r3, #32
 800a062:	2b20      	cmp	r3, #32
 800a064:	d003      	beq.n	800a06e <I2C_IsErrorOccurred+0xfa>
 800a066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d09d      	beq.n	8009faa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a06e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a072:	2b00      	cmp	r3, #0
 800a074:	d103      	bne.n	800a07e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2220      	movs	r2, #32
 800a07c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a07e:	6a3b      	ldr	r3, [r7, #32]
 800a080:	f043 0304 	orr.w	r3, r3, #4
 800a084:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	699b      	ldr	r3, [r3, #24]
 800a092:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a094:	69bb      	ldr	r3, [r7, #24]
 800a096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d00b      	beq.n	800a0b6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a09e:	6a3b      	ldr	r3, [r7, #32]
 800a0a0:	f043 0301 	orr.w	r3, r3, #1
 800a0a4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a0b6:	69bb      	ldr	r3, [r7, #24]
 800a0b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d00b      	beq.n	800a0d8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	f043 0308 	orr.w	r3, r3, #8
 800a0c6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a0d8:	69bb      	ldr	r3, [r7, #24]
 800a0da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00b      	beq.n	800a0fa <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a0e2:	6a3b      	ldr	r3, [r7, #32]
 800a0e4:	f043 0302 	orr.w	r3, r3, #2
 800a0e8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800a0fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d01c      	beq.n	800a13c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7ff fe37 	bl	8009d76 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	6859      	ldr	r1, [r3, #4]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	4b0d      	ldr	r3, [pc, #52]	; (800a148 <I2C_IsErrorOccurred+0x1d4>)
 800a114:	400b      	ands	r3, r1
 800a116:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	431a      	orrs	r2, r3
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2220      	movs	r2, #32
 800a128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2200      	movs	r2, #0
 800a130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800a13c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a140:	4618      	mov	r0, r3
 800a142:	3728      	adds	r7, #40	; 0x28
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}
 800a148:	fe00e800 	.word	0xfe00e800

0800a14c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b087      	sub	sp, #28
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	607b      	str	r3, [r7, #4]
 800a156:	460b      	mov	r3, r1
 800a158:	817b      	strh	r3, [r7, #10]
 800a15a:	4613      	mov	r3, r2
 800a15c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a15e:	897b      	ldrh	r3, [r7, #10]
 800a160:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a164:	7a7b      	ldrb	r3, [r7, #9]
 800a166:	041b      	lsls	r3, r3, #16
 800a168:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a16c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a172:	6a3b      	ldr	r3, [r7, #32]
 800a174:	4313      	orrs	r3, r2
 800a176:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a17a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	6a3b      	ldr	r3, [r7, #32]
 800a184:	0d5b      	lsrs	r3, r3, #21
 800a186:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a18a:	4b08      	ldr	r3, [pc, #32]	; (800a1ac <I2C_TransferConfig+0x60>)
 800a18c:	430b      	orrs	r3, r1
 800a18e:	43db      	mvns	r3, r3
 800a190:	ea02 0103 	and.w	r1, r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	697a      	ldr	r2, [r7, #20]
 800a19a:	430a      	orrs	r2, r1
 800a19c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a19e:	bf00      	nop
 800a1a0:	371c      	adds	r7, #28
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr
 800a1aa:	bf00      	nop
 800a1ac:	03ff63ff 	.word	0x03ff63ff

0800a1b0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a1c0:	887b      	ldrh	r3, [r7, #2]
 800a1c2:	f003 0301 	and.w	r3, r3, #1
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00f      	beq.n	800a1ea <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800a1d0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a1de:	2b28      	cmp	r3, #40	; 0x28
 800a1e0:	d003      	beq.n	800a1ea <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a1e8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a1ea:	887b      	ldrh	r3, [r7, #2]
 800a1ec:	f003 0302 	and.w	r3, r3, #2
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00f      	beq.n	800a214 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800a1fa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a202:	b2db      	uxtb	r3, r3
 800a204:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a208:	2b28      	cmp	r3, #40	; 0x28
 800a20a:	d003      	beq.n	800a214 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a212:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a214:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	da03      	bge.n	800a224 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a222:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a224:	887b      	ldrh	r3, [r7, #2]
 800a226:	2b10      	cmp	r3, #16
 800a228:	d103      	bne.n	800a232 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a230:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a232:	887b      	ldrh	r3, [r7, #2]
 800a234:	2b20      	cmp	r3, #32
 800a236:	d103      	bne.n	800a240 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f043 0320 	orr.w	r3, r3, #32
 800a23e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a240:	887b      	ldrh	r3, [r7, #2]
 800a242:	2b40      	cmp	r3, #64	; 0x40
 800a244:	d103      	bne.n	800a24e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a24c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	6819      	ldr	r1, [r3, #0]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	43da      	mvns	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	400a      	ands	r2, r1
 800a25e:	601a      	str	r2, [r3, #0]
}
 800a260:	bf00      	nop
 800a262:	3714      	adds	r7, #20
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b083      	sub	sp, #12
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	2b20      	cmp	r3, #32
 800a280:	d138      	bne.n	800a2f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d101      	bne.n	800a290 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a28c:	2302      	movs	r3, #2
 800a28e:	e032      	b.n	800a2f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2224      	movs	r2, #36	; 0x24
 800a29c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f022 0201 	bic.w	r2, r2, #1
 800a2ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a2be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	6819      	ldr	r1, [r3, #0]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	683a      	ldr	r2, [r7, #0]
 800a2cc:	430a      	orrs	r2, r1
 800a2ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0201 	orr.w	r2, r2, #1
 800a2de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2220      	movs	r2, #32
 800a2e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	e000      	b.n	800a2f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a2f4:	2302      	movs	r3, #2
  }
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	370c      	adds	r7, #12
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr

0800a302 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a302:	b480      	push	{r7}
 800a304:	b085      	sub	sp, #20
 800a306:	af00      	add	r7, sp, #0
 800a308:	6078      	str	r0, [r7, #4]
 800a30a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a312:	b2db      	uxtb	r3, r3
 800a314:	2b20      	cmp	r3, #32
 800a316:	d139      	bne.n	800a38c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d101      	bne.n	800a326 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a322:	2302      	movs	r3, #2
 800a324:	e033      	b.n	800a38e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2201      	movs	r2, #1
 800a32a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2224      	movs	r2, #36	; 0x24
 800a332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f022 0201 	bic.w	r2, r2, #1
 800a344:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a354:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	021b      	lsls	r3, r3, #8
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	4313      	orrs	r3, r2
 800a35e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f042 0201 	orr.w	r2, r2, #1
 800a376:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2220      	movs	r2, #32
 800a37c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a388:	2300      	movs	r3, #0
 800a38a:	e000      	b.n	800a38e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a38c:	2302      	movs	r3, #2
  }
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3714      	adds	r7, #20
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
	...

0800a39c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3a4:	4b0b      	ldr	r3, [pc, #44]	; (800a3d4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800a3a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3a8:	4a0a      	ldr	r2, [pc, #40]	; (800a3d4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800a3aa:	f043 0301 	orr.w	r3, r3, #1
 800a3ae:	6613      	str	r3, [r2, #96]	; 0x60
 800a3b0:	4b08      	ldr	r3, [pc, #32]	; (800a3d4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800a3b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3b4:	f003 0301 	and.w	r3, r3, #1
 800a3b8:	60fb      	str	r3, [r7, #12]
 800a3ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 800a3bc:	4b06      	ldr	r3, [pc, #24]	; (800a3d8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800a3be:	685a      	ldr	r2, [r3, #4]
 800a3c0:	4905      	ldr	r1, [pc, #20]	; (800a3d8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	604b      	str	r3, [r1, #4]
}
 800a3c8:	bf00      	nop
 800a3ca:	3714      	adds	r7, #20
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr
 800a3d4:	40021000 	.word	0x40021000
 800a3d8:	40010000 	.word	0x40010000

0800a3dc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	460b      	mov	r3, r1
 800a3e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d10c      	bne.n	800a408 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800a3ee:	4b13      	ldr	r3, [pc, #76]	; (800a43c <HAL_PWR_EnterSLEEPMode+0x60>)
 800a3f0:	695b      	ldr	r3, [r3, #20]
 800a3f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a3f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3fa:	d10e      	bne.n	800a41a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800a3fc:	f000 f8b6 	bl	800a56c <HAL_PWREx_DisableLowPowerRunMode>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d009      	beq.n	800a41a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800a406:	e016      	b.n	800a436 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800a408:	4b0c      	ldr	r3, [pc, #48]	; (800a43c <HAL_PWR_EnterSLEEPMode+0x60>)
 800a40a:	695b      	ldr	r3, [r3, #20]
 800a40c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a410:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a414:	d001      	beq.n	800a41a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800a416:	f000 f899 	bl	800a54c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a41a:	4b09      	ldr	r3, [pc, #36]	; (800a440 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	4a08      	ldr	r2, [pc, #32]	; (800a440 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a420:	f023 0304 	bic.w	r3, r3, #4
 800a424:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800a426:	78fb      	ldrb	r3, [r7, #3]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d101      	bne.n	800a430 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a42c:	bf30      	wfi
 800a42e:	e002      	b.n	800a436 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a430:	bf40      	sev
    __WFE();
 800a432:	bf20      	wfe
    __WFE();
 800a434:	bf20      	wfe
  }

}
 800a436:	3708      	adds	r7, #8
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	40007000 	.word	0x40007000
 800a440:	e000ed00 	.word	0xe000ed00

0800a444 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800a444:	b480      	push	{r7}
 800a446:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 800a448:	4b05      	ldr	r3, [pc, #20]	; (800a460 <HAL_PWR_EnableSleepOnExit+0x1c>)
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	4a04      	ldr	r2, [pc, #16]	; (800a460 <HAL_PWR_EnableSleepOnExit+0x1c>)
 800a44e:	f043 0302 	orr.w	r3, r3, #2
 800a452:	6113      	str	r3, [r2, #16]
}
 800a454:	bf00      	nop
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	e000ed00 	.word	0xe000ed00

0800a464 <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 800a464:	b480      	push	{r7}
 800a466:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 800a468:	4b05      	ldr	r3, [pc, #20]	; (800a480 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	4a04      	ldr	r2, [pc, #16]	; (800a480 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800a46e:	f023 0302 	bic.w	r3, r3, #2
 800a472:	6113      	str	r3, [r2, #16]
}
 800a474:	bf00      	nop
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	e000ed00 	.word	0xe000ed00

0800a484 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a484:	b480      	push	{r7}
 800a486:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a488:	4b04      	ldr	r3, [pc, #16]	; (800a49c <HAL_PWREx_GetVoltageRange+0x18>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800a490:	4618      	mov	r0, r3
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	40007000 	.word	0x40007000

0800a4a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4ae:	d130      	bne.n	800a512 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a4b0:	4b23      	ldr	r3, [pc, #140]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a4b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4bc:	d038      	beq.n	800a530 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a4be:	4b20      	ldr	r3, [pc, #128]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a4c6:	4a1e      	ldr	r2, [pc, #120]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a4c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a4ce:	4b1d      	ldr	r3, [pc, #116]	; (800a544 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	2232      	movs	r2, #50	; 0x32
 800a4d4:	fb02 f303 	mul.w	r3, r2, r3
 800a4d8:	4a1b      	ldr	r2, [pc, #108]	; (800a548 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a4da:	fba2 2303 	umull	r2, r3, r2, r3
 800a4de:	0c9b      	lsrs	r3, r3, #18
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4e4:	e002      	b.n	800a4ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4ec:	4b14      	ldr	r3, [pc, #80]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a4ee:	695b      	ldr	r3, [r3, #20]
 800a4f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4f8:	d102      	bne.n	800a500 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d1f2      	bne.n	800a4e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a500:	4b0f      	ldr	r3, [pc, #60]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a502:	695b      	ldr	r3, [r3, #20]
 800a504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a50c:	d110      	bne.n	800a530 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a50e:	2303      	movs	r3, #3
 800a510:	e00f      	b.n	800a532 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a512:	4b0b      	ldr	r3, [pc, #44]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a51a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a51e:	d007      	beq.n	800a530 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a520:	4b07      	ldr	r3, [pc, #28]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a528:	4a05      	ldr	r2, [pc, #20]	; (800a540 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a52a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a52e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	3714      	adds	r7, #20
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	40007000 	.word	0x40007000
 800a544:	200001c0 	.word	0x200001c0
 800a548:	431bde83 	.word	0x431bde83

0800a54c <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800a54c:	b480      	push	{r7}
 800a54e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800a550:	4b05      	ldr	r3, [pc, #20]	; (800a568 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a04      	ldr	r2, [pc, #16]	; (800a568 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a55a:	6013      	str	r3, [r2, #0]
}
 800a55c:	bf00      	nop
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	40007000 	.word	0x40007000

0800a56c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b083      	sub	sp, #12
 800a570:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800a572:	4b17      	ldr	r3, [pc, #92]	; (800a5d0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a16      	ldr	r2, [pc, #88]	; (800a5d0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a578:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a57c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a57e:	4b15      	ldr	r3, [pc, #84]	; (800a5d4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2232      	movs	r2, #50	; 0x32
 800a584:	fb02 f303 	mul.w	r3, r2, r3
 800a588:	4a13      	ldr	r2, [pc, #76]	; (800a5d8 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800a58a:	fba2 2303 	umull	r2, r3, r2, r3
 800a58e:	0c9b      	lsrs	r3, r3, #18
 800a590:	3301      	adds	r3, #1
 800a592:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a594:	e002      	b.n	800a59c <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	3b01      	subs	r3, #1
 800a59a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a59c:	4b0c      	ldr	r3, [pc, #48]	; (800a5d0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a59e:	695b      	ldr	r3, [r3, #20]
 800a5a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a5a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5a8:	d102      	bne.n	800a5b0 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d1f2      	bne.n	800a596 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800a5b0:	4b07      	ldr	r3, [pc, #28]	; (800a5d0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a5b2:	695b      	ldr	r3, [r3, #20]
 800a5b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a5b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5bc:	d101      	bne.n	800a5c2 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800a5be:	2303      	movs	r3, #3
 800a5c0:	e000      	b.n	800a5c4 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	40007000 	.word	0x40007000
 800a5d4:	200001c0 	.word	0x200001c0
 800a5d8:	431bde83 	.word	0x431bde83

0800a5dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d101      	bne.n	800a5ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	e3ca      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5ee:	4b97      	ldr	r3, [pc, #604]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	f003 030c 	and.w	r3, r3, #12
 800a5f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5f8:	4b94      	ldr	r3, [pc, #592]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	f003 0303 	and.w	r3, r3, #3
 800a600:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f003 0310 	and.w	r3, r3, #16
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f000 80e4 	beq.w	800a7d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d007      	beq.n	800a626 <HAL_RCC_OscConfig+0x4a>
 800a616:	69bb      	ldr	r3, [r7, #24]
 800a618:	2b0c      	cmp	r3, #12
 800a61a:	f040 808b 	bne.w	800a734 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	2b01      	cmp	r3, #1
 800a622:	f040 8087 	bne.w	800a734 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a626:	4b89      	ldr	r3, [pc, #548]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 0302 	and.w	r3, r3, #2
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d005      	beq.n	800a63e <HAL_RCC_OscConfig+0x62>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d101      	bne.n	800a63e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	e3a2      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6a1a      	ldr	r2, [r3, #32]
 800a642:	4b82      	ldr	r3, [pc, #520]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 0308 	and.w	r3, r3, #8
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d004      	beq.n	800a658 <HAL_RCC_OscConfig+0x7c>
 800a64e:	4b7f      	ldr	r3, [pc, #508]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a656:	e005      	b.n	800a664 <HAL_RCC_OscConfig+0x88>
 800a658:	4b7c      	ldr	r3, [pc, #496]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a65a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a65e:	091b      	lsrs	r3, r3, #4
 800a660:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a664:	4293      	cmp	r3, r2
 800a666:	d223      	bcs.n	800a6b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6a1b      	ldr	r3, [r3, #32]
 800a66c:	4618      	mov	r0, r3
 800a66e:	f000 fd87 	bl	800b180 <RCC_SetFlashLatencyFromMSIRange>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d001      	beq.n	800a67c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800a678:	2301      	movs	r3, #1
 800a67a:	e383      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a67c:	4b73      	ldr	r3, [pc, #460]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a72      	ldr	r2, [pc, #456]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a682:	f043 0308 	orr.w	r3, r3, #8
 800a686:	6013      	str	r3, [r2, #0]
 800a688:	4b70      	ldr	r3, [pc, #448]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6a1b      	ldr	r3, [r3, #32]
 800a694:	496d      	ldr	r1, [pc, #436]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a696:	4313      	orrs	r3, r2
 800a698:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a69a:	4b6c      	ldr	r3, [pc, #432]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	69db      	ldr	r3, [r3, #28]
 800a6a6:	021b      	lsls	r3, r3, #8
 800a6a8:	4968      	ldr	r1, [pc, #416]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	604b      	str	r3, [r1, #4]
 800a6ae:	e025      	b.n	800a6fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a6b0:	4b66      	ldr	r3, [pc, #408]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a65      	ldr	r2, [pc, #404]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6b6:	f043 0308 	orr.w	r3, r3, #8
 800a6ba:	6013      	str	r3, [r2, #0]
 800a6bc:	4b63      	ldr	r3, [pc, #396]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6a1b      	ldr	r3, [r3, #32]
 800a6c8:	4960      	ldr	r1, [pc, #384]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a6ce:	4b5f      	ldr	r3, [pc, #380]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	69db      	ldr	r3, [r3, #28]
 800a6da:	021b      	lsls	r3, r3, #8
 800a6dc:	495b      	ldr	r1, [pc, #364]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d109      	bne.n	800a6fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6a1b      	ldr	r3, [r3, #32]
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f000 fd47 	bl	800b180 <RCC_SetFlashLatencyFromMSIRange>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d001      	beq.n	800a6fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e343      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a6fc:	f000 fc4a 	bl	800af94 <HAL_RCC_GetSysClockFreq>
 800a700:	4602      	mov	r2, r0
 800a702:	4b52      	ldr	r3, [pc, #328]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	091b      	lsrs	r3, r3, #4
 800a708:	f003 030f 	and.w	r3, r3, #15
 800a70c:	4950      	ldr	r1, [pc, #320]	; (800a850 <HAL_RCC_OscConfig+0x274>)
 800a70e:	5ccb      	ldrb	r3, [r1, r3]
 800a710:	f003 031f 	and.w	r3, r3, #31
 800a714:	fa22 f303 	lsr.w	r3, r2, r3
 800a718:	4a4e      	ldr	r2, [pc, #312]	; (800a854 <HAL_RCC_OscConfig+0x278>)
 800a71a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a71c:	4b4e      	ldr	r3, [pc, #312]	; (800a858 <HAL_RCC_OscConfig+0x27c>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4618      	mov	r0, r3
 800a722:	f7fc fc61 	bl	8006fe8 <HAL_InitTick>
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d052      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800a730:	7bfb      	ldrb	r3, [r7, #15]
 800a732:	e327      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	699b      	ldr	r3, [r3, #24]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d032      	beq.n	800a7a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a73c:	4b43      	ldr	r3, [pc, #268]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a42      	ldr	r2, [pc, #264]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a742:	f043 0301 	orr.w	r3, r3, #1
 800a746:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a748:	f7fd fc2c 	bl	8007fa4 <HAL_GetTick>
 800a74c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a74e:	e008      	b.n	800a762 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a750:	f7fd fc28 	bl	8007fa4 <HAL_GetTick>
 800a754:	4602      	mov	r2, r0
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	1ad3      	subs	r3, r2, r3
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d901      	bls.n	800a762 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800a75e:	2303      	movs	r3, #3
 800a760:	e310      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a762:	4b3a      	ldr	r3, [pc, #232]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 0302 	and.w	r3, r3, #2
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d0f0      	beq.n	800a750 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a76e:	4b37      	ldr	r3, [pc, #220]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a36      	ldr	r2, [pc, #216]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a774:	f043 0308 	orr.w	r3, r3, #8
 800a778:	6013      	str	r3, [r2, #0]
 800a77a:	4b34      	ldr	r3, [pc, #208]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	4931      	ldr	r1, [pc, #196]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a788:	4313      	orrs	r3, r2
 800a78a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a78c:	4b2f      	ldr	r3, [pc, #188]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	69db      	ldr	r3, [r3, #28]
 800a798:	021b      	lsls	r3, r3, #8
 800a79a:	492c      	ldr	r1, [pc, #176]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a79c:	4313      	orrs	r3, r2
 800a79e:	604b      	str	r3, [r1, #4]
 800a7a0:	e01a      	b.n	800a7d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a7a2:	4b2a      	ldr	r3, [pc, #168]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a29      	ldr	r2, [pc, #164]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a7a8:	f023 0301 	bic.w	r3, r3, #1
 800a7ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a7ae:	f7fd fbf9 	bl	8007fa4 <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a7b6:	f7fd fbf5 	bl	8007fa4 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e2dd      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a7c8:	4b20      	ldr	r3, [pc, #128]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f003 0302 	and.w	r3, r3, #2
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x1da>
 800a7d4:	e000      	b.n	800a7d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a7d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d074      	beq.n	800a8ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	2b08      	cmp	r3, #8
 800a7e8:	d005      	beq.n	800a7f6 <HAL_RCC_OscConfig+0x21a>
 800a7ea:	69bb      	ldr	r3, [r7, #24]
 800a7ec:	2b0c      	cmp	r3, #12
 800a7ee:	d10e      	bne.n	800a80e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	2b03      	cmp	r3, #3
 800a7f4:	d10b      	bne.n	800a80e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7f6:	4b15      	ldr	r3, [pc, #84]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d064      	beq.n	800a8cc <HAL_RCC_OscConfig+0x2f0>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d160      	bne.n	800a8cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	e2ba      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	685b      	ldr	r3, [r3, #4]
 800a812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a816:	d106      	bne.n	800a826 <HAL_RCC_OscConfig+0x24a>
 800a818:	4b0c      	ldr	r3, [pc, #48]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a0b      	ldr	r2, [pc, #44]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a81e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a822:	6013      	str	r3, [r2, #0]
 800a824:	e026      	b.n	800a874 <HAL_RCC_OscConfig+0x298>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a82e:	d115      	bne.n	800a85c <HAL_RCC_OscConfig+0x280>
 800a830:	4b06      	ldr	r3, [pc, #24]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	4a05      	ldr	r2, [pc, #20]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a836:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	4b03      	ldr	r3, [pc, #12]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a02      	ldr	r2, [pc, #8]	; (800a84c <HAL_RCC_OscConfig+0x270>)
 800a842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a846:	6013      	str	r3, [r2, #0]
 800a848:	e014      	b.n	800a874 <HAL_RCC_OscConfig+0x298>
 800a84a:	bf00      	nop
 800a84c:	40021000 	.word	0x40021000
 800a850:	08019a44 	.word	0x08019a44
 800a854:	200001c0 	.word	0x200001c0
 800a858:	200001f0 	.word	0x200001f0
 800a85c:	4ba0      	ldr	r3, [pc, #640]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a9f      	ldr	r2, [pc, #636]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a862:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a866:	6013      	str	r3, [r2, #0]
 800a868:	4b9d      	ldr	r3, [pc, #628]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a9c      	ldr	r2, [pc, #624]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a86e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d013      	beq.n	800a8a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a87c:	f7fd fb92 	bl	8007fa4 <HAL_GetTick>
 800a880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a882:	e008      	b.n	800a896 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a884:	f7fd fb8e 	bl	8007fa4 <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	2b64      	cmp	r3, #100	; 0x64
 800a890:	d901      	bls.n	800a896 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a892:	2303      	movs	r3, #3
 800a894:	e276      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a896:	4b92      	ldr	r3, [pc, #584]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d0f0      	beq.n	800a884 <HAL_RCC_OscConfig+0x2a8>
 800a8a2:	e014      	b.n	800a8ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a4:	f7fd fb7e 	bl	8007fa4 <HAL_GetTick>
 800a8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a8aa:	e008      	b.n	800a8be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a8ac:	f7fd fb7a 	bl	8007fa4 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	2b64      	cmp	r3, #100	; 0x64
 800a8b8:	d901      	bls.n	800a8be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e262      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a8be:	4b88      	ldr	r3, [pc, #544]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1f0      	bne.n	800a8ac <HAL_RCC_OscConfig+0x2d0>
 800a8ca:	e000      	b.n	800a8ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f003 0302 	and.w	r3, r3, #2
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d060      	beq.n	800a99c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	2b04      	cmp	r3, #4
 800a8de:	d005      	beq.n	800a8ec <HAL_RCC_OscConfig+0x310>
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	2b0c      	cmp	r3, #12
 800a8e4:	d119      	bne.n	800a91a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2b02      	cmp	r3, #2
 800a8ea:	d116      	bne.n	800a91a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a8ec:	4b7c      	ldr	r3, [pc, #496]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d005      	beq.n	800a904 <HAL_RCC_OscConfig+0x328>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e23f      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a904:	4b76      	ldr	r3, [pc, #472]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	061b      	lsls	r3, r3, #24
 800a912:	4973      	ldr	r1, [pc, #460]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a914:	4313      	orrs	r3, r2
 800a916:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a918:	e040      	b.n	800a99c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d023      	beq.n	800a96a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a922:	4b6f      	ldr	r3, [pc, #444]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	4a6e      	ldr	r2, [pc, #440]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a92c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a92e:	f7fd fb39 	bl	8007fa4 <HAL_GetTick>
 800a932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a934:	e008      	b.n	800a948 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a936:	f7fd fb35 	bl	8007fa4 <HAL_GetTick>
 800a93a:	4602      	mov	r2, r0
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	1ad3      	subs	r3, r2, r3
 800a940:	2b02      	cmp	r3, #2
 800a942:	d901      	bls.n	800a948 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a944:	2303      	movs	r3, #3
 800a946:	e21d      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a948:	4b65      	ldr	r3, [pc, #404]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0f0      	beq.n	800a936 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a954:	4b62      	ldr	r3, [pc, #392]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	691b      	ldr	r3, [r3, #16]
 800a960:	061b      	lsls	r3, r3, #24
 800a962:	495f      	ldr	r1, [pc, #380]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a964:	4313      	orrs	r3, r2
 800a966:	604b      	str	r3, [r1, #4]
 800a968:	e018      	b.n	800a99c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a96a:	4b5d      	ldr	r3, [pc, #372]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a5c      	ldr	r2, [pc, #368]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a976:	f7fd fb15 	bl	8007fa4 <HAL_GetTick>
 800a97a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a97c:	e008      	b.n	800a990 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a97e:	f7fd fb11 	bl	8007fa4 <HAL_GetTick>
 800a982:	4602      	mov	r2, r0
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	1ad3      	subs	r3, r2, r3
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d901      	bls.n	800a990 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a98c:	2303      	movs	r3, #3
 800a98e:	e1f9      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a990:	4b53      	ldr	r3, [pc, #332]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d1f0      	bne.n	800a97e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 0308 	and.w	r3, r3, #8
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d03c      	beq.n	800aa22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	695b      	ldr	r3, [r3, #20]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d01c      	beq.n	800a9ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a9b0:	4b4b      	ldr	r3, [pc, #300]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a9b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a9b6:	4a4a      	ldr	r2, [pc, #296]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a9b8:	f043 0301 	orr.w	r3, r3, #1
 800a9bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9c0:	f7fd faf0 	bl	8007fa4 <HAL_GetTick>
 800a9c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a9c6:	e008      	b.n	800a9da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9c8:	f7fd faec 	bl	8007fa4 <HAL_GetTick>
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	1ad3      	subs	r3, r2, r3
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	d901      	bls.n	800a9da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	e1d4      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a9da:	4b41      	ldr	r3, [pc, #260]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a9dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a9e0:	f003 0302 	and.w	r3, r3, #2
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d0ef      	beq.n	800a9c8 <HAL_RCC_OscConfig+0x3ec>
 800a9e8:	e01b      	b.n	800aa22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a9ea:	4b3d      	ldr	r3, [pc, #244]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a9ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a9f0:	4a3b      	ldr	r2, [pc, #236]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800a9f2:	f023 0301 	bic.w	r3, r3, #1
 800a9f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9fa:	f7fd fad3 	bl	8007fa4 <HAL_GetTick>
 800a9fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aa00:	e008      	b.n	800aa14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa02:	f7fd facf 	bl	8007fa4 <HAL_GetTick>
 800aa06:	4602      	mov	r2, r0
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	1ad3      	subs	r3, r2, r3
 800aa0c:	2b02      	cmp	r3, #2
 800aa0e:	d901      	bls.n	800aa14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800aa10:	2303      	movs	r3, #3
 800aa12:	e1b7      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aa14:	4b32      	ldr	r3, [pc, #200]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aa16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aa1a:	f003 0302 	and.w	r3, r3, #2
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1ef      	bne.n	800aa02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f003 0304 	and.w	r3, r3, #4
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f000 80a6 	beq.w	800ab7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aa30:	2300      	movs	r3, #0
 800aa32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800aa34:	4b2a      	ldr	r3, [pc, #168]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aa36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10d      	bne.n	800aa5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa40:	4b27      	ldr	r3, [pc, #156]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aa42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa44:	4a26      	ldr	r2, [pc, #152]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aa46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa4a:	6593      	str	r3, [r2, #88]	; 0x58
 800aa4c:	4b24      	ldr	r3, [pc, #144]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aa4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa54:	60bb      	str	r3, [r7, #8]
 800aa56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aa58:	2301      	movs	r3, #1
 800aa5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa5c:	4b21      	ldr	r3, [pc, #132]	; (800aae4 <HAL_RCC_OscConfig+0x508>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d118      	bne.n	800aa9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa68:	4b1e      	ldr	r3, [pc, #120]	; (800aae4 <HAL_RCC_OscConfig+0x508>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	; (800aae4 <HAL_RCC_OscConfig+0x508>)
 800aa6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aa74:	f7fd fa96 	bl	8007fa4 <HAL_GetTick>
 800aa78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa7a:	e008      	b.n	800aa8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa7c:	f7fd fa92 	bl	8007fa4 <HAL_GetTick>
 800aa80:	4602      	mov	r2, r0
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	2b02      	cmp	r3, #2
 800aa88:	d901      	bls.n	800aa8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e17a      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa8e:	4b15      	ldr	r3, [pc, #84]	; (800aae4 <HAL_RCC_OscConfig+0x508>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d0f0      	beq.n	800aa7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	689b      	ldr	r3, [r3, #8]
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d108      	bne.n	800aab4 <HAL_RCC_OscConfig+0x4d8>
 800aaa2:	4b0f      	ldr	r3, [pc, #60]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aaa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aaa8:	4a0d      	ldr	r2, [pc, #52]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aaaa:	f043 0301 	orr.w	r3, r3, #1
 800aaae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aab2:	e029      	b.n	800ab08 <HAL_RCC_OscConfig+0x52c>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	689b      	ldr	r3, [r3, #8]
 800aab8:	2b05      	cmp	r3, #5
 800aaba:	d115      	bne.n	800aae8 <HAL_RCC_OscConfig+0x50c>
 800aabc:	4b08      	ldr	r3, [pc, #32]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aabe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aac2:	4a07      	ldr	r2, [pc, #28]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aac4:	f043 0304 	orr.w	r3, r3, #4
 800aac8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aacc:	4b04      	ldr	r3, [pc, #16]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aad2:	4a03      	ldr	r2, [pc, #12]	; (800aae0 <HAL_RCC_OscConfig+0x504>)
 800aad4:	f043 0301 	orr.w	r3, r3, #1
 800aad8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aadc:	e014      	b.n	800ab08 <HAL_RCC_OscConfig+0x52c>
 800aade:	bf00      	nop
 800aae0:	40021000 	.word	0x40021000
 800aae4:	40007000 	.word	0x40007000
 800aae8:	4b9c      	ldr	r3, [pc, #624]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800aaea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aaee:	4a9b      	ldr	r2, [pc, #620]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800aaf0:	f023 0301 	bic.w	r3, r3, #1
 800aaf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800aaf8:	4b98      	ldr	r3, [pc, #608]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800aafa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aafe:	4a97      	ldr	r2, [pc, #604]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab00:	f023 0304 	bic.w	r3, r3, #4
 800ab04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d016      	beq.n	800ab3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab10:	f7fd fa48 	bl	8007fa4 <HAL_GetTick>
 800ab14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab16:	e00a      	b.n	800ab2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab18:	f7fd fa44 	bl	8007fa4 <HAL_GetTick>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d901      	bls.n	800ab2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e12a      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab2e:	4b8b      	ldr	r3, [pc, #556]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab34:	f003 0302 	and.w	r3, r3, #2
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d0ed      	beq.n	800ab18 <HAL_RCC_OscConfig+0x53c>
 800ab3c:	e015      	b.n	800ab6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab3e:	f7fd fa31 	bl	8007fa4 <HAL_GetTick>
 800ab42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab44:	e00a      	b.n	800ab5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab46:	f7fd fa2d 	bl	8007fa4 <HAL_GetTick>
 800ab4a:	4602      	mov	r2, r0
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	1ad3      	subs	r3, r2, r3
 800ab50:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d901      	bls.n	800ab5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e113      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab5c:	4b7f      	ldr	r3, [pc, #508]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab62:	f003 0302 	and.w	r3, r3, #2
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d1ed      	bne.n	800ab46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ab6a:	7ffb      	ldrb	r3, [r7, #31]
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d105      	bne.n	800ab7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab70:	4b7a      	ldr	r3, [pc, #488]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab74:	4a79      	ldr	r2, [pc, #484]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ab7a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	f000 80fe 	beq.w	800ad82 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	f040 80d0 	bne.w	800ad30 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800ab90:	4b72      	ldr	r3, [pc, #456]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ab92:	68db      	ldr	r3, [r3, #12]
 800ab94:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	f003 0203 	and.w	r2, r3, #3
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d130      	bne.n	800ac06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abae:	3b01      	subs	r3, #1
 800abb0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d127      	bne.n	800ac06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d11f      	bne.n	800ac06 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800abd0:	2a07      	cmp	r2, #7
 800abd2:	bf14      	ite	ne
 800abd4:	2201      	movne	r2, #1
 800abd6:	2200      	moveq	r2, #0
 800abd8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800abda:	4293      	cmp	r3, r2
 800abdc:	d113      	bne.n	800ac06 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abe8:	085b      	lsrs	r3, r3, #1
 800abea:	3b01      	subs	r3, #1
 800abec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800abee:	429a      	cmp	r2, r3
 800abf0:	d109      	bne.n	800ac06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abfc:	085b      	lsrs	r3, r3, #1
 800abfe:	3b01      	subs	r3, #1
 800ac00:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d06e      	beq.n	800ace4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	2b0c      	cmp	r3, #12
 800ac0a:	d069      	beq.n	800ace0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ac0c:	4b53      	ldr	r3, [pc, #332]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d105      	bne.n	800ac24 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800ac18:	4b50      	ldr	r3, [pc, #320]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d001      	beq.n	800ac28 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800ac24:	2301      	movs	r3, #1
 800ac26:	e0ad      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ac28:	4b4c      	ldr	r3, [pc, #304]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a4b      	ldr	r2, [pc, #300]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ac32:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ac34:	f7fd f9b6 	bl	8007fa4 <HAL_GetTick>
 800ac38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac3a:	e008      	b.n	800ac4e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac3c:	f7fd f9b2 	bl	8007fa4 <HAL_GetTick>
 800ac40:	4602      	mov	r2, r0
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	1ad3      	subs	r3, r2, r3
 800ac46:	2b02      	cmp	r3, #2
 800ac48:	d901      	bls.n	800ac4e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800ac4a:	2303      	movs	r3, #3
 800ac4c:	e09a      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac4e:	4b43      	ldr	r3, [pc, #268]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1f0      	bne.n	800ac3c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac5a:	4b40      	ldr	r3, [pc, #256]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac5c:	68da      	ldr	r2, [r3, #12]
 800ac5e:	4b40      	ldr	r3, [pc, #256]	; (800ad60 <HAL_RCC_OscConfig+0x784>)
 800ac60:	4013      	ands	r3, r2
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ac6a:	3a01      	subs	r2, #1
 800ac6c:	0112      	lsls	r2, r2, #4
 800ac6e:	4311      	orrs	r1, r2
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ac74:	0212      	lsls	r2, r2, #8
 800ac76:	4311      	orrs	r1, r2
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800ac7c:	0852      	lsrs	r2, r2, #1
 800ac7e:	3a01      	subs	r2, #1
 800ac80:	0552      	lsls	r2, r2, #21
 800ac82:	4311      	orrs	r1, r2
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ac88:	0852      	lsrs	r2, r2, #1
 800ac8a:	3a01      	subs	r2, #1
 800ac8c:	0652      	lsls	r2, r2, #25
 800ac8e:	4311      	orrs	r1, r2
 800ac90:	687a      	ldr	r2, [r7, #4]
 800ac92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ac94:	0912      	lsrs	r2, r2, #4
 800ac96:	0452      	lsls	r2, r2, #17
 800ac98:	430a      	orrs	r2, r1
 800ac9a:	4930      	ldr	r1, [pc, #192]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800aca0:	4b2e      	ldr	r3, [pc, #184]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	4a2d      	ldr	r2, [pc, #180]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800aca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800acaa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800acac:	4b2b      	ldr	r3, [pc, #172]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	4a2a      	ldr	r2, [pc, #168]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800acb6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800acb8:	f7fd f974 	bl	8007fa4 <HAL_GetTick>
 800acbc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800acbe:	e008      	b.n	800acd2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acc0:	f7fd f970 	bl	8007fa4 <HAL_GetTick>
 800acc4:	4602      	mov	r2, r0
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	1ad3      	subs	r3, r2, r3
 800acca:	2b02      	cmp	r3, #2
 800accc:	d901      	bls.n	800acd2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800acce:	2303      	movs	r3, #3
 800acd0:	e058      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800acd2:	4b22      	ldr	r3, [pc, #136]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d0f0      	beq.n	800acc0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800acde:	e050      	b.n	800ad82 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	e04f      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ace4:	4b1d      	ldr	r3, [pc, #116]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d148      	bne.n	800ad82 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800acf0:	4b1a      	ldr	r3, [pc, #104]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a19      	ldr	r2, [pc, #100]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800acfa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800acfc:	4b17      	ldr	r3, [pc, #92]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800acfe:	68db      	ldr	r3, [r3, #12]
 800ad00:	4a16      	ldr	r2, [pc, #88]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ad02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ad06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ad08:	f7fd f94c 	bl	8007fa4 <HAL_GetTick>
 800ad0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ad0e:	e008      	b.n	800ad22 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad10:	f7fd f948 	bl	8007fa4 <HAL_GetTick>
 800ad14:	4602      	mov	r2, r0
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	2b02      	cmp	r3, #2
 800ad1c:	d901      	bls.n	800ad22 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800ad1e:	2303      	movs	r3, #3
 800ad20:	e030      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ad22:	4b0e      	ldr	r3, [pc, #56]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d0f0      	beq.n	800ad10 <HAL_RCC_OscConfig+0x734>
 800ad2e:	e028      	b.n	800ad82 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	2b0c      	cmp	r3, #12
 800ad34:	d023      	beq.n	800ad7e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad36:	4b09      	ldr	r3, [pc, #36]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a08      	ldr	r2, [pc, #32]	; (800ad5c <HAL_RCC_OscConfig+0x780>)
 800ad3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ad40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad42:	f7fd f92f 	bl	8007fa4 <HAL_GetTick>
 800ad46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ad48:	e00c      	b.n	800ad64 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad4a:	f7fd f92b 	bl	8007fa4 <HAL_GetTick>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	1ad3      	subs	r3, r2, r3
 800ad54:	2b02      	cmp	r3, #2
 800ad56:	d905      	bls.n	800ad64 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800ad58:	2303      	movs	r3, #3
 800ad5a:	e013      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
 800ad5c:	40021000 	.word	0x40021000
 800ad60:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ad64:	4b09      	ldr	r3, [pc, #36]	; (800ad8c <HAL_RCC_OscConfig+0x7b0>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d1ec      	bne.n	800ad4a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800ad70:	4b06      	ldr	r3, [pc, #24]	; (800ad8c <HAL_RCC_OscConfig+0x7b0>)
 800ad72:	68da      	ldr	r2, [r3, #12]
 800ad74:	4905      	ldr	r1, [pc, #20]	; (800ad8c <HAL_RCC_OscConfig+0x7b0>)
 800ad76:	4b06      	ldr	r3, [pc, #24]	; (800ad90 <HAL_RCC_OscConfig+0x7b4>)
 800ad78:	4013      	ands	r3, r2
 800ad7a:	60cb      	str	r3, [r1, #12]
 800ad7c:	e001      	b.n	800ad82 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e000      	b.n	800ad84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3720      	adds	r7, #32
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	40021000 	.word	0x40021000
 800ad90:	feeefffc 	.word	0xfeeefffc

0800ad94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d101      	bne.n	800ada8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e0e7      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ada8:	4b75      	ldr	r3, [pc, #468]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 0307 	and.w	r3, r3, #7
 800adb0:	683a      	ldr	r2, [r7, #0]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d910      	bls.n	800add8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adb6:	4b72      	ldr	r3, [pc, #456]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f023 0207 	bic.w	r2, r3, #7
 800adbe:	4970      	ldr	r1, [pc, #448]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800adc6:	4b6e      	ldr	r3, [pc, #440]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0307 	and.w	r3, r3, #7
 800adce:	683a      	ldr	r2, [r7, #0]
 800add0:	429a      	cmp	r2, r3
 800add2:	d001      	beq.n	800add8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800add4:	2301      	movs	r3, #1
 800add6:	e0cf      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f003 0302 	and.w	r3, r3, #2
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d010      	beq.n	800ae06 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	689a      	ldr	r2, [r3, #8]
 800ade8:	4b66      	ldr	r3, [pc, #408]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d908      	bls.n	800ae06 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adf4:	4b63      	ldr	r3, [pc, #396]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	4960      	ldr	r1, [pc, #384]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae02:	4313      	orrs	r3, r2
 800ae04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f003 0301 	and.w	r3, r3, #1
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d04c      	beq.n	800aeac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	2b03      	cmp	r3, #3
 800ae18:	d107      	bne.n	800ae2a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae1a:	4b5a      	ldr	r3, [pc, #360]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d121      	bne.n	800ae6a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e0a6      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	2b02      	cmp	r3, #2
 800ae30:	d107      	bne.n	800ae42 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae32:	4b54      	ldr	r3, [pc, #336]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d115      	bne.n	800ae6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e09a      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	685b      	ldr	r3, [r3, #4]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d107      	bne.n	800ae5a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae4a:	4b4e      	ldr	r3, [pc, #312]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f003 0302 	and.w	r3, r3, #2
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d109      	bne.n	800ae6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ae56:	2301      	movs	r3, #1
 800ae58:	e08e      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae5a:	4b4a      	ldr	r3, [pc, #296]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	e086      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ae6a:	4b46      	ldr	r3, [pc, #280]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae6c:	689b      	ldr	r3, [r3, #8]
 800ae6e:	f023 0203 	bic.w	r2, r3, #3
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	4943      	ldr	r1, [pc, #268]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae7c:	f7fd f892 	bl	8007fa4 <HAL_GetTick>
 800ae80:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae82:	e00a      	b.n	800ae9a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae84:	f7fd f88e 	bl	8007fa4 <HAL_GetTick>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	1ad3      	subs	r3, r2, r3
 800ae8e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d901      	bls.n	800ae9a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800ae96:	2303      	movs	r3, #3
 800ae98:	e06e      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae9a:	4b3a      	ldr	r3, [pc, #232]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	f003 020c 	and.w	r2, r3, #12
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	009b      	lsls	r3, r3, #2
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d1eb      	bne.n	800ae84 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f003 0302 	and.w	r3, r3, #2
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d010      	beq.n	800aeda <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	689a      	ldr	r2, [r3, #8]
 800aebc:	4b31      	ldr	r3, [pc, #196]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d208      	bcs.n	800aeda <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aec8:	4b2e      	ldr	r3, [pc, #184]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	492b      	ldr	r1, [pc, #172]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800aed6:	4313      	orrs	r3, r2
 800aed8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aeda:	4b29      	ldr	r3, [pc, #164]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f003 0307 	and.w	r3, r3, #7
 800aee2:	683a      	ldr	r2, [r7, #0]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d210      	bcs.n	800af0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aee8:	4b25      	ldr	r3, [pc, #148]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f023 0207 	bic.w	r2, r3, #7
 800aef0:	4923      	ldr	r1, [pc, #140]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aef8:	4b21      	ldr	r3, [pc, #132]	; (800af80 <HAL_RCC_ClockConfig+0x1ec>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f003 0307 	and.w	r3, r3, #7
 800af00:	683a      	ldr	r2, [r7, #0]
 800af02:	429a      	cmp	r2, r3
 800af04:	d001      	beq.n	800af0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	e036      	b.n	800af78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f003 0304 	and.w	r3, r3, #4
 800af12:	2b00      	cmp	r3, #0
 800af14:	d008      	beq.n	800af28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800af16:	4b1b      	ldr	r3, [pc, #108]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	4918      	ldr	r1, [pc, #96]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800af24:	4313      	orrs	r3, r2
 800af26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	f003 0308 	and.w	r3, r3, #8
 800af30:	2b00      	cmp	r3, #0
 800af32:	d009      	beq.n	800af48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800af34:	4b13      	ldr	r3, [pc, #76]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	691b      	ldr	r3, [r3, #16]
 800af40:	00db      	lsls	r3, r3, #3
 800af42:	4910      	ldr	r1, [pc, #64]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800af44:	4313      	orrs	r3, r2
 800af46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800af48:	f000 f824 	bl	800af94 <HAL_RCC_GetSysClockFreq>
 800af4c:	4602      	mov	r2, r0
 800af4e:	4b0d      	ldr	r3, [pc, #52]	; (800af84 <HAL_RCC_ClockConfig+0x1f0>)
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	091b      	lsrs	r3, r3, #4
 800af54:	f003 030f 	and.w	r3, r3, #15
 800af58:	490b      	ldr	r1, [pc, #44]	; (800af88 <HAL_RCC_ClockConfig+0x1f4>)
 800af5a:	5ccb      	ldrb	r3, [r1, r3]
 800af5c:	f003 031f 	and.w	r3, r3, #31
 800af60:	fa22 f303 	lsr.w	r3, r2, r3
 800af64:	4a09      	ldr	r2, [pc, #36]	; (800af8c <HAL_RCC_ClockConfig+0x1f8>)
 800af66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800af68:	4b09      	ldr	r3, [pc, #36]	; (800af90 <HAL_RCC_ClockConfig+0x1fc>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7fc f83b 	bl	8006fe8 <HAL_InitTick>
 800af72:	4603      	mov	r3, r0
 800af74:	72fb      	strb	r3, [r7, #11]

  return status;
 800af76:	7afb      	ldrb	r3, [r7, #11]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3710      	adds	r7, #16
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	40022000 	.word	0x40022000
 800af84:	40021000 	.word	0x40021000
 800af88:	08019a44 	.word	0x08019a44
 800af8c:	200001c0 	.word	0x200001c0
 800af90:	200001f0 	.word	0x200001f0

0800af94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af94:	b480      	push	{r7}
 800af96:	b089      	sub	sp, #36	; 0x24
 800af98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	61fb      	str	r3, [r7, #28]
 800af9e:	2300      	movs	r3, #0
 800afa0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800afa2:	4b3e      	ldr	r3, [pc, #248]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800afa4:	689b      	ldr	r3, [r3, #8]
 800afa6:	f003 030c 	and.w	r3, r3, #12
 800afaa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800afac:	4b3b      	ldr	r3, [pc, #236]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800afae:	68db      	ldr	r3, [r3, #12]
 800afb0:	f003 0303 	and.w	r3, r3, #3
 800afb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d005      	beq.n	800afc8 <HAL_RCC_GetSysClockFreq+0x34>
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	2b0c      	cmp	r3, #12
 800afc0:	d121      	bne.n	800b006 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	2b01      	cmp	r3, #1
 800afc6:	d11e      	bne.n	800b006 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800afc8:	4b34      	ldr	r3, [pc, #208]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f003 0308 	and.w	r3, r3, #8
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d107      	bne.n	800afe4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800afd4:	4b31      	ldr	r3, [pc, #196]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800afd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800afda:	0a1b      	lsrs	r3, r3, #8
 800afdc:	f003 030f 	and.w	r3, r3, #15
 800afe0:	61fb      	str	r3, [r7, #28]
 800afe2:	e005      	b.n	800aff0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800afe4:	4b2d      	ldr	r3, [pc, #180]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	091b      	lsrs	r3, r3, #4
 800afea:	f003 030f 	and.w	r3, r3, #15
 800afee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800aff0:	4a2b      	ldr	r2, [pc, #172]	; (800b0a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aff8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d10d      	bne.n	800b01c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b004:	e00a      	b.n	800b01c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	2b04      	cmp	r3, #4
 800b00a:	d102      	bne.n	800b012 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b00c:	4b25      	ldr	r3, [pc, #148]	; (800b0a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b00e:	61bb      	str	r3, [r7, #24]
 800b010:	e004      	b.n	800b01c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	2b08      	cmp	r3, #8
 800b016:	d101      	bne.n	800b01c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b018:	4b23      	ldr	r3, [pc, #140]	; (800b0a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b01a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	2b0c      	cmp	r3, #12
 800b020:	d134      	bne.n	800b08c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b022:	4b1e      	ldr	r3, [pc, #120]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	f003 0303 	and.w	r3, r3, #3
 800b02a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	2b02      	cmp	r3, #2
 800b030:	d003      	beq.n	800b03a <HAL_RCC_GetSysClockFreq+0xa6>
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	2b03      	cmp	r3, #3
 800b036:	d003      	beq.n	800b040 <HAL_RCC_GetSysClockFreq+0xac>
 800b038:	e005      	b.n	800b046 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b03a:	4b1a      	ldr	r3, [pc, #104]	; (800b0a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b03c:	617b      	str	r3, [r7, #20]
      break;
 800b03e:	e005      	b.n	800b04c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b040:	4b19      	ldr	r3, [pc, #100]	; (800b0a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b042:	617b      	str	r3, [r7, #20]
      break;
 800b044:	e002      	b.n	800b04c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	617b      	str	r3, [r7, #20]
      break;
 800b04a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b04c:	4b13      	ldr	r3, [pc, #76]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800b04e:	68db      	ldr	r3, [r3, #12]
 800b050:	091b      	lsrs	r3, r3, #4
 800b052:	f003 0307 	and.w	r3, r3, #7
 800b056:	3301      	adds	r3, #1
 800b058:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b05a:	4b10      	ldr	r3, [pc, #64]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800b05c:	68db      	ldr	r3, [r3, #12]
 800b05e:	0a1b      	lsrs	r3, r3, #8
 800b060:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b064:	697a      	ldr	r2, [r7, #20]
 800b066:	fb03 f202 	mul.w	r2, r3, r2
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b070:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b072:	4b0a      	ldr	r3, [pc, #40]	; (800b09c <HAL_RCC_GetSysClockFreq+0x108>)
 800b074:	68db      	ldr	r3, [r3, #12]
 800b076:	0e5b      	lsrs	r3, r3, #25
 800b078:	f003 0303 	and.w	r3, r3, #3
 800b07c:	3301      	adds	r3, #1
 800b07e:	005b      	lsls	r3, r3, #1
 800b080:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b082:	697a      	ldr	r2, [r7, #20]
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	fbb2 f3f3 	udiv	r3, r2, r3
 800b08a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b08c:	69bb      	ldr	r3, [r7, #24]
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3724      	adds	r7, #36	; 0x24
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	40021000 	.word	0x40021000
 800b0a0:	08019a5c 	.word	0x08019a5c
 800b0a4:	00f42400 	.word	0x00f42400
 800b0a8:	007a1200 	.word	0x007a1200

0800b0ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0b0:	4b03      	ldr	r3, [pc, #12]	; (800b0c0 <HAL_RCC_GetHCLKFreq+0x14>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	200001c0 	.word	0x200001c0

0800b0c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b0c8:	f7ff fff0 	bl	800b0ac <HAL_RCC_GetHCLKFreq>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	4b06      	ldr	r3, [pc, #24]	; (800b0e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b0d0:	689b      	ldr	r3, [r3, #8]
 800b0d2:	0a1b      	lsrs	r3, r3, #8
 800b0d4:	f003 0307 	and.w	r3, r3, #7
 800b0d8:	4904      	ldr	r1, [pc, #16]	; (800b0ec <HAL_RCC_GetPCLK1Freq+0x28>)
 800b0da:	5ccb      	ldrb	r3, [r1, r3]
 800b0dc:	f003 031f 	and.w	r3, r3, #31
 800b0e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	bd80      	pop	{r7, pc}
 800b0e8:	40021000 	.word	0x40021000
 800b0ec:	08019a54 	.word	0x08019a54

0800b0f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b0f4:	f7ff ffda 	bl	800b0ac <HAL_RCC_GetHCLKFreq>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	4b06      	ldr	r3, [pc, #24]	; (800b114 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	0adb      	lsrs	r3, r3, #11
 800b100:	f003 0307 	and.w	r3, r3, #7
 800b104:	4904      	ldr	r1, [pc, #16]	; (800b118 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b106:	5ccb      	ldrb	r3, [r1, r3]
 800b108:	f003 031f 	and.w	r3, r3, #31
 800b10c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b110:	4618      	mov	r0, r3
 800b112:	bd80      	pop	{r7, pc}
 800b114:	40021000 	.word	0x40021000
 800b118:	08019a54 	.word	0x08019a54

0800b11c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b083      	sub	sp, #12
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	220f      	movs	r2, #15
 800b12a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800b12c:	4b12      	ldr	r3, [pc, #72]	; (800b178 <HAL_RCC_GetClockConfig+0x5c>)
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	f003 0203 	and.w	r2, r3, #3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800b138:	4b0f      	ldr	r3, [pc, #60]	; (800b178 <HAL_RCC_GetClockConfig+0x5c>)
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800b144:	4b0c      	ldr	r3, [pc, #48]	; (800b178 <HAL_RCC_GetClockConfig+0x5c>)
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800b150:	4b09      	ldr	r3, [pc, #36]	; (800b178 <HAL_RCC_GetClockConfig+0x5c>)
 800b152:	689b      	ldr	r3, [r3, #8]
 800b154:	08db      	lsrs	r3, r3, #3
 800b156:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800b15e:	4b07      	ldr	r3, [pc, #28]	; (800b17c <HAL_RCC_GetClockConfig+0x60>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f003 0207 	and.w	r2, r3, #7
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	601a      	str	r2, [r3, #0]
}
 800b16a:	bf00      	nop
 800b16c:	370c      	adds	r7, #12
 800b16e:	46bd      	mov	sp, r7
 800b170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b174:	4770      	bx	lr
 800b176:	bf00      	nop
 800b178:	40021000 	.word	0x40021000
 800b17c:	40022000 	.word	0x40022000

0800b180 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b086      	sub	sp, #24
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b188:	2300      	movs	r3, #0
 800b18a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b18c:	4b2a      	ldr	r3, [pc, #168]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b18e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d003      	beq.n	800b1a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b198:	f7ff f974 	bl	800a484 <HAL_PWREx_GetVoltageRange>
 800b19c:	6178      	str	r0, [r7, #20]
 800b19e:	e014      	b.n	800b1ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b1a0:	4b25      	ldr	r3, [pc, #148]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1a4:	4a24      	ldr	r2, [pc, #144]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1aa:	6593      	str	r3, [r2, #88]	; 0x58
 800b1ac:	4b22      	ldr	r3, [pc, #136]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1b4:	60fb      	str	r3, [r7, #12]
 800b1b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b1b8:	f7ff f964 	bl	800a484 <HAL_PWREx_GetVoltageRange>
 800b1bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b1be:	4b1e      	ldr	r3, [pc, #120]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1c2:	4a1d      	ldr	r2, [pc, #116]	; (800b238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b1c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1d0:	d10b      	bne.n	800b1ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2b80      	cmp	r3, #128	; 0x80
 800b1d6:	d919      	bls.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2ba0      	cmp	r3, #160	; 0xa0
 800b1dc:	d902      	bls.n	800b1e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b1de:	2302      	movs	r3, #2
 800b1e0:	613b      	str	r3, [r7, #16]
 800b1e2:	e013      	b.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	613b      	str	r3, [r7, #16]
 800b1e8:	e010      	b.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2b80      	cmp	r3, #128	; 0x80
 800b1ee:	d902      	bls.n	800b1f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b1f0:	2303      	movs	r3, #3
 800b1f2:	613b      	str	r3, [r7, #16]
 800b1f4:	e00a      	b.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2b80      	cmp	r3, #128	; 0x80
 800b1fa:	d102      	bne.n	800b202 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b1fc:	2302      	movs	r3, #2
 800b1fe:	613b      	str	r3, [r7, #16]
 800b200:	e004      	b.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2b70      	cmp	r3, #112	; 0x70
 800b206:	d101      	bne.n	800b20c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b208:	2301      	movs	r3, #1
 800b20a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b20c:	4b0b      	ldr	r3, [pc, #44]	; (800b23c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f023 0207 	bic.w	r2, r3, #7
 800b214:	4909      	ldr	r1, [pc, #36]	; (800b23c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	4313      	orrs	r3, r2
 800b21a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b21c:	4b07      	ldr	r3, [pc, #28]	; (800b23c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 0307 	and.w	r3, r3, #7
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	429a      	cmp	r2, r3
 800b228:	d001      	beq.n	800b22e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b22a:	2301      	movs	r3, #1
 800b22c:	e000      	b.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	3718      	adds	r7, #24
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}
 800b238:	40021000 	.word	0x40021000
 800b23c:	40022000 	.word	0x40022000

0800b240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b086      	sub	sp, #24
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b248:	2300      	movs	r3, #0
 800b24a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b24c:	2300      	movs	r3, #0
 800b24e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d041      	beq.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b260:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b264:	d02a      	beq.n	800b2bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b266:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b26a:	d824      	bhi.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b26c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b270:	d008      	beq.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b272:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b276:	d81e      	bhi.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d00a      	beq.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b27c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b280:	d010      	beq.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b282:	e018      	b.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b284:	4b86      	ldr	r3, [pc, #536]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	4a85      	ldr	r2, [pc, #532]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b28a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b28e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b290:	e015      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	3304      	adds	r3, #4
 800b296:	2100      	movs	r1, #0
 800b298:	4618      	mov	r0, r3
 800b29a:	f000 fabb 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b2a2:	e00c      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	3320      	adds	r3, #32
 800b2a8:	2100      	movs	r1, #0
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f000 fba6 	bl	800b9fc <RCCEx_PLLSAI2_Config>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b2b4:	e003      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	74fb      	strb	r3, [r7, #19]
      break;
 800b2ba:	e000      	b.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b2bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b2be:	7cfb      	ldrb	r3, [r7, #19]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d10b      	bne.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b2c4:	4b76      	ldr	r3, [pc, #472]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b2c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2d2:	4973      	ldr	r1, [pc, #460]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b2da:	e001      	b.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2dc:	7cfb      	ldrb	r3, [r7, #19]
 800b2de:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d041      	beq.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2f0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b2f4:	d02a      	beq.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800b2f6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b2fa:	d824      	bhi.n	800b346 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b2fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b300:	d008      	beq.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b302:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b306:	d81e      	bhi.n	800b346 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00a      	beq.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800b30c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b310:	d010      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800b312:	e018      	b.n	800b346 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b314:	4b62      	ldr	r3, [pc, #392]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	4a61      	ldr	r2, [pc, #388]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b31a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b31e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b320:	e015      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	3304      	adds	r3, #4
 800b326:	2100      	movs	r1, #0
 800b328:	4618      	mov	r0, r3
 800b32a:	f000 fa73 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b32e:	4603      	mov	r3, r0
 800b330:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b332:	e00c      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	3320      	adds	r3, #32
 800b338:	2100      	movs	r1, #0
 800b33a:	4618      	mov	r0, r3
 800b33c:	f000 fb5e 	bl	800b9fc <RCCEx_PLLSAI2_Config>
 800b340:	4603      	mov	r3, r0
 800b342:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b344:	e003      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b346:	2301      	movs	r3, #1
 800b348:	74fb      	strb	r3, [r7, #19]
      break;
 800b34a:	e000      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800b34c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b34e:	7cfb      	ldrb	r3, [r7, #19]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10b      	bne.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b354:	4b52      	ldr	r3, [pc, #328]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b35a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b362:	494f      	ldr	r1, [pc, #316]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b364:	4313      	orrs	r3, r2
 800b366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b36a:	e001      	b.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b36c:	7cfb      	ldrb	r3, [r7, #19]
 800b36e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b378:	2b00      	cmp	r3, #0
 800b37a:	f000 80a0 	beq.w	800b4be <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b37e:	2300      	movs	r3, #0
 800b380:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b382:	4b47      	ldr	r3, [pc, #284]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d101      	bne.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800b38e:	2301      	movs	r3, #1
 800b390:	e000      	b.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800b392:	2300      	movs	r3, #0
 800b394:	2b00      	cmp	r3, #0
 800b396:	d00d      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b398:	4b41      	ldr	r3, [pc, #260]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b39a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b39c:	4a40      	ldr	r2, [pc, #256]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b39e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3a2:	6593      	str	r3, [r2, #88]	; 0x58
 800b3a4:	4b3e      	ldr	r3, [pc, #248]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b3a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3ac:	60bb      	str	r3, [r7, #8]
 800b3ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3b4:	4b3b      	ldr	r3, [pc, #236]	; (800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a3a      	ldr	r2, [pc, #232]	; (800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b3ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b3c0:	f7fc fdf0 	bl	8007fa4 <HAL_GetTick>
 800b3c4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b3c6:	e009      	b.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b3c8:	f7fc fdec 	bl	8007fa4 <HAL_GetTick>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	1ad3      	subs	r3, r2, r3
 800b3d2:	2b02      	cmp	r3, #2
 800b3d4:	d902      	bls.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800b3d6:	2303      	movs	r3, #3
 800b3d8:	74fb      	strb	r3, [r7, #19]
        break;
 800b3da:	e005      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b3dc:	4b31      	ldr	r3, [pc, #196]	; (800b4a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d0ef      	beq.n	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800b3e8:	7cfb      	ldrb	r3, [r7, #19]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d15c      	bne.n	800b4a8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b3ee:	4b2c      	ldr	r3, [pc, #176]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b3f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b3f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b3f8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d01f      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b406:	697a      	ldr	r2, [r7, #20]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d019      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b40c:	4b24      	ldr	r3, [pc, #144]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b40e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b416:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b418:	4b21      	ldr	r3, [pc, #132]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b41a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b41e:	4a20      	ldr	r2, [pc, #128]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b424:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b428:	4b1d      	ldr	r3, [pc, #116]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b42a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b42e:	4a1c      	ldr	r2, [pc, #112]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b434:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b438:	4a19      	ldr	r2, [pc, #100]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	f003 0301 	and.w	r3, r3, #1
 800b446:	2b00      	cmp	r3, #0
 800b448:	d016      	beq.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b44a:	f7fc fdab 	bl	8007fa4 <HAL_GetTick>
 800b44e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b450:	e00b      	b.n	800b46a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b452:	f7fc fda7 	bl	8007fa4 <HAL_GetTick>
 800b456:	4602      	mov	r2, r0
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b460:	4293      	cmp	r3, r2
 800b462:	d902      	bls.n	800b46a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800b464:	2303      	movs	r3, #3
 800b466:	74fb      	strb	r3, [r7, #19]
            break;
 800b468:	e006      	b.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b46a:	4b0d      	ldr	r3, [pc, #52]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b46c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b470:	f003 0302 	and.w	r3, r3, #2
 800b474:	2b00      	cmp	r3, #0
 800b476:	d0ec      	beq.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800b478:	7cfb      	ldrb	r3, [r7, #19]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d10c      	bne.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b47e:	4b08      	ldr	r3, [pc, #32]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b48e:	4904      	ldr	r1, [pc, #16]	; (800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b490:	4313      	orrs	r3, r2
 800b492:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b496:	e009      	b.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b498:	7cfb      	ldrb	r3, [r7, #19]
 800b49a:	74bb      	strb	r3, [r7, #18]
 800b49c:	e006      	b.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800b49e:	bf00      	nop
 800b4a0:	40021000 	.word	0x40021000
 800b4a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4a8:	7cfb      	ldrb	r3, [r7, #19]
 800b4aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b4ac:	7c7b      	ldrb	r3, [r7, #17]
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d105      	bne.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b4b2:	4b9e      	ldr	r3, [pc, #632]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4b6:	4a9d      	ldr	r2, [pc, #628]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b4bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f003 0301 	and.w	r3, r3, #1
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d00a      	beq.n	800b4e0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b4ca:	4b98      	ldr	r3, [pc, #608]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4d0:	f023 0203 	bic.w	r2, r3, #3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4d8:	4994      	ldr	r1, [pc, #592]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f003 0302 	and.w	r3, r3, #2
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d00a      	beq.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b4ec:	4b8f      	ldr	r3, [pc, #572]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4f2:	f023 020c 	bic.w	r2, r3, #12
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4fa:	498c      	ldr	r1, [pc, #560]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f003 0304 	and.w	r3, r3, #4
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d00a      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b50e:	4b87      	ldr	r3, [pc, #540]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b514:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b51c:	4983      	ldr	r1, [pc, #524]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b51e:	4313      	orrs	r3, r2
 800b520:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f003 0308 	and.w	r3, r3, #8
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00a      	beq.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b530:	4b7e      	ldr	r3, [pc, #504]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b536:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b53e:	497b      	ldr	r1, [pc, #492]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b540:	4313      	orrs	r3, r2
 800b542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f003 0310 	and.w	r3, r3, #16
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d00a      	beq.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b552:	4b76      	ldr	r3, [pc, #472]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b558:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b560:	4972      	ldr	r1, [pc, #456]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b562:	4313      	orrs	r3, r2
 800b564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f003 0320 	and.w	r3, r3, #32
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00a      	beq.n	800b58a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b574:	4b6d      	ldr	r3, [pc, #436]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b57a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b582:	496a      	ldr	r1, [pc, #424]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b584:	4313      	orrs	r3, r2
 800b586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b592:	2b00      	cmp	r3, #0
 800b594:	d00a      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b596:	4b65      	ldr	r3, [pc, #404]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b59c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5a4:	4961      	ldr	r1, [pc, #388]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d00a      	beq.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b5b8:	4b5c      	ldr	r3, [pc, #368]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5c6:	4959      	ldr	r1, [pc, #356]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d00a      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b5da:	4b54      	ldr	r3, [pc, #336]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5e8:	4950      	ldr	r1, [pc, #320]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5ea:	4313      	orrs	r3, r2
 800b5ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d00a      	beq.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b5fc:	4b4b      	ldr	r3, [pc, #300]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b5fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b602:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b60a:	4948      	ldr	r1, [pc, #288]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b60c:	4313      	orrs	r3, r2
 800b60e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d00a      	beq.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b61e:	4b43      	ldr	r3, [pc, #268]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b624:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b62c:	493f      	ldr	r1, [pc, #252]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b62e:	4313      	orrs	r3, r2
 800b630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d028      	beq.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b640:	4b3a      	ldr	r3, [pc, #232]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b646:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b64e:	4937      	ldr	r1, [pc, #220]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b650:	4313      	orrs	r3, r2
 800b652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b65a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b65e:	d106      	bne.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b660:	4b32      	ldr	r3, [pc, #200]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	4a31      	ldr	r2, [pc, #196]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b66a:	60d3      	str	r3, [r2, #12]
 800b66c:	e011      	b.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b672:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b676:	d10c      	bne.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	3304      	adds	r3, #4
 800b67c:	2101      	movs	r1, #1
 800b67e:	4618      	mov	r0, r3
 800b680:	f000 f8c8 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b684:	4603      	mov	r3, r0
 800b686:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b688:	7cfb      	ldrb	r3, [r7, #19]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800b68e:	7cfb      	ldrb	r3, [r7, #19]
 800b690:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d028      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b69e:	4b23      	ldr	r3, [pc, #140]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b6a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ac:	491f      	ldr	r1, [pc, #124]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b6bc:	d106      	bne.n	800b6cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b6be:	4b1b      	ldr	r3, [pc, #108]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	4a1a      	ldr	r2, [pc, #104]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b6c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6c8:	60d3      	str	r3, [r2, #12]
 800b6ca:	e011      	b.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b6d4:	d10c      	bne.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	3304      	adds	r3, #4
 800b6da:	2101      	movs	r1, #1
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f000 f899 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b6e6:	7cfb      	ldrb	r3, [r7, #19]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d001      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800b6ec:	7cfb      	ldrb	r3, [r7, #19]
 800b6ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d02b      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b6fc:	4b0b      	ldr	r3, [pc, #44]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b6fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b702:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b70a:	4908      	ldr	r1, [pc, #32]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b70c:	4313      	orrs	r3, r2
 800b70e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b716:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b71a:	d109      	bne.n	800b730 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b71c:	4b03      	ldr	r3, [pc, #12]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	4a02      	ldr	r2, [pc, #8]	; (800b72c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b726:	60d3      	str	r3, [r2, #12]
 800b728:	e014      	b.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800b72a:	bf00      	nop
 800b72c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b734:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b738:	d10c      	bne.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	3304      	adds	r3, #4
 800b73e:	2101      	movs	r1, #1
 800b740:	4618      	mov	r0, r3
 800b742:	f000 f867 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b746:	4603      	mov	r3, r0
 800b748:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b74a:	7cfb      	ldrb	r3, [r7, #19]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d001      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800b750:	7cfb      	ldrb	r3, [r7, #19]
 800b752:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d02f      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b760:	4b2b      	ldr	r3, [pc, #172]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b766:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b76e:	4928      	ldr	r1, [pc, #160]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b770:	4313      	orrs	r3, r2
 800b772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b77a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b77e:	d10d      	bne.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	3304      	adds	r3, #4
 800b784:	2102      	movs	r1, #2
 800b786:	4618      	mov	r0, r3
 800b788:	f000 f844 	bl	800b814 <RCCEx_PLLSAI1_Config>
 800b78c:	4603      	mov	r3, r0
 800b78e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b790:	7cfb      	ldrb	r3, [r7, #19]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d014      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800b796:	7cfb      	ldrb	r3, [r7, #19]
 800b798:	74bb      	strb	r3, [r7, #18]
 800b79a:	e011      	b.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b7a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b7a4:	d10c      	bne.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	3320      	adds	r3, #32
 800b7aa:	2102      	movs	r1, #2
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f000 f925 	bl	800b9fc <RCCEx_PLLSAI2_Config>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b7b6:	7cfb      	ldrb	r3, [r7, #19]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d001      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800b7bc:	7cfb      	ldrb	r3, [r7, #19]
 800b7be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d00a      	beq.n	800b7e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b7cc:	4b10      	ldr	r3, [pc, #64]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b7ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b7da:	490d      	ldr	r1, [pc, #52]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00b      	beq.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b7ee:	4b08      	ldr	r3, [pc, #32]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b7f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b7fe:	4904      	ldr	r1, [pc, #16]	; (800b810 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800b800:	4313      	orrs	r3, r2
 800b802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b806:	7cbb      	ldrb	r3, [r7, #18]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3718      	adds	r7, #24
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	40021000 	.word	0x40021000

0800b814 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b084      	sub	sp, #16
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b81e:	2300      	movs	r3, #0
 800b820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b822:	4b75      	ldr	r3, [pc, #468]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	f003 0303 	and.w	r3, r3, #3
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d018      	beq.n	800b860 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b82e:	4b72      	ldr	r3, [pc, #456]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	f003 0203 	and.w	r2, r3, #3
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d10d      	bne.n	800b85a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
       ||
 800b842:	2b00      	cmp	r3, #0
 800b844:	d009      	beq.n	800b85a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b846:	4b6c      	ldr	r3, [pc, #432]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	091b      	lsrs	r3, r3, #4
 800b84c:	f003 0307 	and.w	r3, r3, #7
 800b850:	1c5a      	adds	r2, r3, #1
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	685b      	ldr	r3, [r3, #4]
       ||
 800b856:	429a      	cmp	r2, r3
 800b858:	d047      	beq.n	800b8ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b85a:	2301      	movs	r3, #1
 800b85c:	73fb      	strb	r3, [r7, #15]
 800b85e:	e044      	b.n	800b8ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	2b03      	cmp	r3, #3
 800b866:	d018      	beq.n	800b89a <RCCEx_PLLSAI1_Config+0x86>
 800b868:	2b03      	cmp	r3, #3
 800b86a:	d825      	bhi.n	800b8b8 <RCCEx_PLLSAI1_Config+0xa4>
 800b86c:	2b01      	cmp	r3, #1
 800b86e:	d002      	beq.n	800b876 <RCCEx_PLLSAI1_Config+0x62>
 800b870:	2b02      	cmp	r3, #2
 800b872:	d009      	beq.n	800b888 <RCCEx_PLLSAI1_Config+0x74>
 800b874:	e020      	b.n	800b8b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b876:	4b60      	ldr	r3, [pc, #384]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d11d      	bne.n	800b8be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800b882:	2301      	movs	r3, #1
 800b884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b886:	e01a      	b.n	800b8be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b888:	4b5b      	ldr	r3, [pc, #364]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b890:	2b00      	cmp	r3, #0
 800b892:	d116      	bne.n	800b8c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b898:	e013      	b.n	800b8c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b89a:	4b57      	ldr	r3, [pc, #348]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d10f      	bne.n	800b8c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b8a6:	4b54      	ldr	r3, [pc, #336]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d109      	bne.n	800b8c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b8b6:	e006      	b.n	800b8c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	73fb      	strb	r3, [r7, #15]
      break;
 800b8bc:	e004      	b.n	800b8c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b8be:	bf00      	nop
 800b8c0:	e002      	b.n	800b8c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b8c2:	bf00      	nop
 800b8c4:	e000      	b.n	800b8c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b8c6:	bf00      	nop
    }

    if(status == HAL_OK)
 800b8c8:	7bfb      	ldrb	r3, [r7, #15]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10d      	bne.n	800b8ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b8ce:	4b4a      	ldr	r3, [pc, #296]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6819      	ldr	r1, [r3, #0]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	3b01      	subs	r3, #1
 800b8e0:	011b      	lsls	r3, r3, #4
 800b8e2:	430b      	orrs	r3, r1
 800b8e4:	4944      	ldr	r1, [pc, #272]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b8ea:	7bfb      	ldrb	r3, [r7, #15]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d17d      	bne.n	800b9ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b8f0:	4b41      	ldr	r3, [pc, #260]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	4a40      	ldr	r2, [pc, #256]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b8f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b8fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8fc:	f7fc fb52 	bl	8007fa4 <HAL_GetTick>
 800b900:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b902:	e009      	b.n	800b918 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b904:	f7fc fb4e 	bl	8007fa4 <HAL_GetTick>
 800b908:	4602      	mov	r2, r0
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	1ad3      	subs	r3, r2, r3
 800b90e:	2b02      	cmp	r3, #2
 800b910:	d902      	bls.n	800b918 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b912:	2303      	movs	r3, #3
 800b914:	73fb      	strb	r3, [r7, #15]
        break;
 800b916:	e005      	b.n	800b924 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b918:	4b37      	ldr	r3, [pc, #220]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b920:	2b00      	cmp	r3, #0
 800b922:	d1ef      	bne.n	800b904 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b924:	7bfb      	ldrb	r3, [r7, #15]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d160      	bne.n	800b9ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d111      	bne.n	800b954 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b930:	4b31      	ldr	r3, [pc, #196]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b932:	691b      	ldr	r3, [r3, #16]
 800b934:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	6892      	ldr	r2, [r2, #8]
 800b940:	0211      	lsls	r1, r2, #8
 800b942:	687a      	ldr	r2, [r7, #4]
 800b944:	68d2      	ldr	r2, [r2, #12]
 800b946:	0912      	lsrs	r2, r2, #4
 800b948:	0452      	lsls	r2, r2, #17
 800b94a:	430a      	orrs	r2, r1
 800b94c:	492a      	ldr	r1, [pc, #168]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b94e:	4313      	orrs	r3, r2
 800b950:	610b      	str	r3, [r1, #16]
 800b952:	e027      	b.n	800b9a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	2b01      	cmp	r3, #1
 800b958:	d112      	bne.n	800b980 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b95a:	4b27      	ldr	r3, [pc, #156]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800b962:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b966:	687a      	ldr	r2, [r7, #4]
 800b968:	6892      	ldr	r2, [r2, #8]
 800b96a:	0211      	lsls	r1, r2, #8
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	6912      	ldr	r2, [r2, #16]
 800b970:	0852      	lsrs	r2, r2, #1
 800b972:	3a01      	subs	r2, #1
 800b974:	0552      	lsls	r2, r2, #21
 800b976:	430a      	orrs	r2, r1
 800b978:	491f      	ldr	r1, [pc, #124]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b97a:	4313      	orrs	r3, r2
 800b97c:	610b      	str	r3, [r1, #16]
 800b97e:	e011      	b.n	800b9a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b980:	4b1d      	ldr	r3, [pc, #116]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b982:	691b      	ldr	r3, [r3, #16]
 800b984:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b988:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	6892      	ldr	r2, [r2, #8]
 800b990:	0211      	lsls	r1, r2, #8
 800b992:	687a      	ldr	r2, [r7, #4]
 800b994:	6952      	ldr	r2, [r2, #20]
 800b996:	0852      	lsrs	r2, r2, #1
 800b998:	3a01      	subs	r2, #1
 800b99a:	0652      	lsls	r2, r2, #25
 800b99c:	430a      	orrs	r2, r1
 800b99e:	4916      	ldr	r1, [pc, #88]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b9a4:	4b14      	ldr	r3, [pc, #80]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a13      	ldr	r2, [pc, #76]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b9ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9b0:	f7fc faf8 	bl	8007fa4 <HAL_GetTick>
 800b9b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b9b6:	e009      	b.n	800b9cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b9b8:	f7fc faf4 	bl	8007fa4 <HAL_GetTick>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	1ad3      	subs	r3, r2, r3
 800b9c2:	2b02      	cmp	r3, #2
 800b9c4:	d902      	bls.n	800b9cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800b9c6:	2303      	movs	r3, #3
 800b9c8:	73fb      	strb	r3, [r7, #15]
          break;
 800b9ca:	e005      	b.n	800b9d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b9cc:	4b0a      	ldr	r3, [pc, #40]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d0ef      	beq.n	800b9b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800b9d8:	7bfb      	ldrb	r3, [r7, #15]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d106      	bne.n	800b9ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b9de:	4b06      	ldr	r3, [pc, #24]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9e0:	691a      	ldr	r2, [r3, #16]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	699b      	ldr	r3, [r3, #24]
 800b9e6:	4904      	ldr	r1, [pc, #16]	; (800b9f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3710      	adds	r7, #16
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	40021000 	.word	0x40021000

0800b9fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b084      	sub	sp, #16
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba06:	2300      	movs	r3, #0
 800ba08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ba0a:	4b6a      	ldr	r3, [pc, #424]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	f003 0303 	and.w	r3, r3, #3
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d018      	beq.n	800ba48 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800ba16:	4b67      	ldr	r3, [pc, #412]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba18:	68db      	ldr	r3, [r3, #12]
 800ba1a:	f003 0203 	and.w	r2, r3, #3
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d10d      	bne.n	800ba42 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
       ||
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d009      	beq.n	800ba42 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800ba2e:	4b61      	ldr	r3, [pc, #388]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba30:	68db      	ldr	r3, [r3, #12]
 800ba32:	091b      	lsrs	r3, r3, #4
 800ba34:	f003 0307 	and.w	r3, r3, #7
 800ba38:	1c5a      	adds	r2, r3, #1
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	685b      	ldr	r3, [r3, #4]
       ||
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d047      	beq.n	800bad2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800ba42:	2301      	movs	r3, #1
 800ba44:	73fb      	strb	r3, [r7, #15]
 800ba46:	e044      	b.n	800bad2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b03      	cmp	r3, #3
 800ba4e:	d018      	beq.n	800ba82 <RCCEx_PLLSAI2_Config+0x86>
 800ba50:	2b03      	cmp	r3, #3
 800ba52:	d825      	bhi.n	800baa0 <RCCEx_PLLSAI2_Config+0xa4>
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	d002      	beq.n	800ba5e <RCCEx_PLLSAI2_Config+0x62>
 800ba58:	2b02      	cmp	r3, #2
 800ba5a:	d009      	beq.n	800ba70 <RCCEx_PLLSAI2_Config+0x74>
 800ba5c:	e020      	b.n	800baa0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ba5e:	4b55      	ldr	r3, [pc, #340]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f003 0302 	and.w	r3, r3, #2
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d11d      	bne.n	800baa6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba6e:	e01a      	b.n	800baa6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ba70:	4b50      	ldr	r3, [pc, #320]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d116      	bne.n	800baaa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba80:	e013      	b.n	800baaa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ba82:	4b4c      	ldr	r3, [pc, #304]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10f      	bne.n	800baae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ba8e:	4b49      	ldr	r3, [pc, #292]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d109      	bne.n	800baae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ba9e:	e006      	b.n	800baae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	73fb      	strb	r3, [r7, #15]
      break;
 800baa4:	e004      	b.n	800bab0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800baa6:	bf00      	nop
 800baa8:	e002      	b.n	800bab0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800baaa:	bf00      	nop
 800baac:	e000      	b.n	800bab0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800baae:	bf00      	nop
    }

    if(status == HAL_OK)
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d10d      	bne.n	800bad2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bab6:	4b3f      	ldr	r3, [pc, #252]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6819      	ldr	r1, [r3, #0]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	3b01      	subs	r3, #1
 800bac8:	011b      	lsls	r3, r3, #4
 800baca:	430b      	orrs	r3, r1
 800bacc:	4939      	ldr	r1, [pc, #228]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bace:	4313      	orrs	r3, r2
 800bad0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800bad2:	7bfb      	ldrb	r3, [r7, #15]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d167      	bne.n	800bba8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800bad8:	4b36      	ldr	r3, [pc, #216]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	4a35      	ldr	r2, [pc, #212]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bade:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bae2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bae4:	f7fc fa5e 	bl	8007fa4 <HAL_GetTick>
 800bae8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800baea:	e009      	b.n	800bb00 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800baec:	f7fc fa5a 	bl	8007fa4 <HAL_GetTick>
 800baf0:	4602      	mov	r2, r0
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	1ad3      	subs	r3, r2, r3
 800baf6:	2b02      	cmp	r3, #2
 800baf8:	d902      	bls.n	800bb00 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800bafa:	2303      	movs	r3, #3
 800bafc:	73fb      	strb	r3, [r7, #15]
        break;
 800bafe:	e005      	b.n	800bb0c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800bb00:	4b2c      	ldr	r3, [pc, #176]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d1ef      	bne.n	800baec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d14a      	bne.n	800bba8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d111      	bne.n	800bb3c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bb18:	4b26      	ldr	r3, [pc, #152]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb1a:	695b      	ldr	r3, [r3, #20]
 800bb1c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800bb20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	6892      	ldr	r2, [r2, #8]
 800bb28:	0211      	lsls	r1, r2, #8
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	68d2      	ldr	r2, [r2, #12]
 800bb2e:	0912      	lsrs	r2, r2, #4
 800bb30:	0452      	lsls	r2, r2, #17
 800bb32:	430a      	orrs	r2, r1
 800bb34:	491f      	ldr	r1, [pc, #124]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb36:	4313      	orrs	r3, r2
 800bb38:	614b      	str	r3, [r1, #20]
 800bb3a:	e011      	b.n	800bb60 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bb3c:	4b1d      	ldr	r3, [pc, #116]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb3e:	695b      	ldr	r3, [r3, #20]
 800bb40:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800bb44:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	6892      	ldr	r2, [r2, #8]
 800bb4c:	0211      	lsls	r1, r2, #8
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	6912      	ldr	r2, [r2, #16]
 800bb52:	0852      	lsrs	r2, r2, #1
 800bb54:	3a01      	subs	r2, #1
 800bb56:	0652      	lsls	r2, r2, #25
 800bb58:	430a      	orrs	r2, r1
 800bb5a:	4916      	ldr	r1, [pc, #88]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800bb60:	4b14      	ldr	r3, [pc, #80]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4a13      	ldr	r2, [pc, #76]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb6c:	f7fc fa1a 	bl	8007fa4 <HAL_GetTick>
 800bb70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bb72:	e009      	b.n	800bb88 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800bb74:	f7fc fa16 	bl	8007fa4 <HAL_GetTick>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	1ad3      	subs	r3, r2, r3
 800bb7e:	2b02      	cmp	r3, #2
 800bb80:	d902      	bls.n	800bb88 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800bb82:	2303      	movs	r3, #3
 800bb84:	73fb      	strb	r3, [r7, #15]
          break;
 800bb86:	e005      	b.n	800bb94 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bb88:	4b0a      	ldr	r3, [pc, #40]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d0ef      	beq.n	800bb74 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800bb94:	7bfb      	ldrb	r3, [r7, #15]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d106      	bne.n	800bba8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800bb9a:	4b06      	ldr	r3, [pc, #24]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bb9c:	695a      	ldr	r2, [r3, #20]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	695b      	ldr	r3, [r3, #20]
 800bba2:	4904      	ldr	r1, [pc, #16]	; (800bbb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800bba4:	4313      	orrs	r3, r2
 800bba6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	40021000 	.word	0x40021000

0800bbb8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d06c      	beq.n	800bca4 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bbd0:	b2db      	uxtb	r3, r3
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d106      	bne.n	800bbe4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f7fa ff70 	bl	8006ac4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2202      	movs	r2, #2
 800bbe8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	22ca      	movs	r2, #202	; 0xca
 800bbf2:	625a      	str	r2, [r3, #36]	; 0x24
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	2253      	movs	r2, #83	; 0x53
 800bbfa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	f000 fa49 	bl	800c094 <RTC_EnterInitMode>
 800bc02:	4603      	mov	r3, r0
 800bc04:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d14b      	bne.n	800bca4 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	689b      	ldr	r3, [r3, #8]
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	6812      	ldr	r2, [r2, #0]
 800bc16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bc1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc1e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	6899      	ldr	r1, [r3, #8]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	685a      	ldr	r2, [r3, #4]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	691b      	ldr	r3, [r3, #16]
 800bc2e:	431a      	orrs	r2, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	699b      	ldr	r3, [r3, #24]
 800bc34:	431a      	orrs	r2, r3
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	430a      	orrs	r2, r1
 800bc3c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	68d2      	ldr	r2, [r2, #12]
 800bc46:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	6919      	ldr	r1, [r3, #16]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	689b      	ldr	r3, [r3, #8]
 800bc52:	041a      	lsls	r2, r3, #16
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	430a      	orrs	r2, r1
 800bc5a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 fa4d 	bl	800c0fc <RTC_ExitInitMode>
 800bc62:	4603      	mov	r3, r0
 800bc64:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800bc66:	7bfb      	ldrb	r3, [r7, #15]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d11b      	bne.n	800bca4 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f022 0203 	bic.w	r2, r2, #3
 800bc7a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	69da      	ldr	r2, [r3, #28]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	695b      	ldr	r3, [r3, #20]
 800bc8a:	431a      	orrs	r2, r3
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	430a      	orrs	r2, r1
 800bc92:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	22ff      	movs	r2, #255	; 0xff
 800bc9a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800bca4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bcae:	b590      	push	{r4, r7, lr}
 800bcb0:	b087      	sub	sp, #28
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	60f8      	str	r0, [r7, #12]
 800bcb6:	60b9      	str	r1, [r7, #8]
 800bcb8:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d101      	bne.n	800bcc8 <HAL_RTC_SetTime+0x1a>
 800bcc4:	2302      	movs	r3, #2
 800bcc6:	e08b      	b.n	800bde0 <HAL_RTC_SetTime+0x132>
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	2202      	movs	r2, #2
 800bcd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	22ca      	movs	r2, #202	; 0xca
 800bcde:	625a      	str	r2, [r3, #36]	; 0x24
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	2253      	movs	r2, #83	; 0x53
 800bce6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bce8:	68f8      	ldr	r0, [r7, #12]
 800bcea:	f000 f9d3 	bl	800c094 <RTC_EnterInitMode>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800bcf2:	7cfb      	ldrb	r3, [r7, #19]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d163      	bne.n	800bdc0 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d126      	bne.n	800bd4c <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d102      	bne.n	800bd12 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	4618      	mov	r0, r3
 800bd18:	f000 fa2e 	bl	800c178 <RTC_ByteToBcd2>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	785b      	ldrb	r3, [r3, #1]
 800bd24:	4618      	mov	r0, r3
 800bd26:	f000 fa27 	bl	800c178 <RTC_ByteToBcd2>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd2e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	789b      	ldrb	r3, [r3, #2]
 800bd34:	4618      	mov	r0, r3
 800bd36:	f000 fa1f 	bl	800c178 <RTC_ByteToBcd2>
 800bd3a:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bd3c:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	78db      	ldrb	r3, [r3, #3]
 800bd44:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd46:	4313      	orrs	r3, r2
 800bd48:	617b      	str	r3, [r7, #20]
 800bd4a:	e018      	b.n	800bd7e <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	689b      	ldr	r3, [r3, #8]
 800bd52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d102      	bne.n	800bd60 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	785b      	ldrb	r3, [r3, #1]
 800bd6a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd6c:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bd72:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	78db      	ldrb	r3, [r3, #3]
 800bd78:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681a      	ldr	r2, [r3, #0]
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800bd88:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800bd8c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	689a      	ldr	r2, [r3, #8]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bd9c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	6899      	ldr	r1, [r3, #8]
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	68da      	ldr	r2, [r3, #12]
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	691b      	ldr	r3, [r3, #16]
 800bdac:	431a      	orrs	r2, r3
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	430a      	orrs	r2, r1
 800bdb4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bdb6:	68f8      	ldr	r0, [r7, #12]
 800bdb8:	f000 f9a0 	bl	800c0fc <RTC_ExitInitMode>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	22ff      	movs	r2, #255	; 0xff
 800bdc6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800bdc8:	7cfb      	ldrb	r3, [r7, #19]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d103      	bne.n	800bdd6 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bdde:	7cfb      	ldrb	r3, [r7, #19]
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	371c      	adds	r7, #28
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd90      	pop	{r4, r7, pc}

0800bde8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b086      	sub	sp, #24
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	60f8      	str	r0, [r7, #12]
 800bdf0:	60b9      	str	r1, [r7, #8]
 800bdf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	691b      	ldr	r3, [r3, #16]
 800be04:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800be16:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800be1a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	0c1b      	lsrs	r3, r3, #16
 800be20:	b2db      	uxtb	r3, r3
 800be22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800be26:	b2da      	uxtb	r2, r3
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	0a1b      	lsrs	r3, r3, #8
 800be30:	b2db      	uxtb	r3, r3
 800be32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be36:	b2da      	uxtb	r2, r3
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	b2db      	uxtb	r3, r3
 800be40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be44:	b2da      	uxtb	r2, r3
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	0d9b      	lsrs	r3, r3, #22
 800be4e:	b2db      	uxtb	r3, r3
 800be50:	f003 0301 	and.w	r3, r3, #1
 800be54:	b2da      	uxtb	r2, r3
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d11a      	bne.n	800be96 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	4618      	mov	r0, r3
 800be66:	f000 f9a7 	bl	800c1b8 <RTC_Bcd2ToByte>
 800be6a:	4603      	mov	r3, r0
 800be6c:	461a      	mov	r2, r3
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	785b      	ldrb	r3, [r3, #1]
 800be76:	4618      	mov	r0, r3
 800be78:	f000 f99e 	bl	800c1b8 <RTC_Bcd2ToByte>
 800be7c:	4603      	mov	r3, r0
 800be7e:	461a      	mov	r2, r3
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800be84:	68bb      	ldr	r3, [r7, #8]
 800be86:	789b      	ldrb	r3, [r3, #2]
 800be88:	4618      	mov	r0, r3
 800be8a:	f000 f995 	bl	800c1b8 <RTC_Bcd2ToByte>
 800be8e:	4603      	mov	r3, r0
 800be90:	461a      	mov	r2, r3
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3718      	adds	r7, #24
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bea0:	b590      	push	{r4, r7, lr}
 800bea2:	b087      	sub	sp, #28
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	f893 3020 	ldrb.w	r3, [r3, #32]
 800beb2:	2b01      	cmp	r3, #1
 800beb4:	d101      	bne.n	800beba <HAL_RTC_SetDate+0x1a>
 800beb6:	2302      	movs	r3, #2
 800beb8:	e075      	b.n	800bfa6 <HAL_RTC_SetDate+0x106>
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2201      	movs	r2, #1
 800bebe:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2202      	movs	r2, #2
 800bec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d10e      	bne.n	800beee <HAL_RTC_SetDate+0x4e>
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	785b      	ldrb	r3, [r3, #1]
 800bed4:	f003 0310 	and.w	r3, r3, #16
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d008      	beq.n	800beee <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	785b      	ldrb	r3, [r3, #1]
 800bee0:	f023 0310 	bic.w	r3, r3, #16
 800bee4:	b2db      	uxtb	r3, r3
 800bee6:	330a      	adds	r3, #10
 800bee8:	b2da      	uxtb	r2, r3
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d11c      	bne.n	800bf2e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	78db      	ldrb	r3, [r3, #3]
 800bef8:	4618      	mov	r0, r3
 800befa:	f000 f93d 	bl	800c178 <RTC_ByteToBcd2>
 800befe:	4603      	mov	r3, r0
 800bf00:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	785b      	ldrb	r3, [r3, #1]
 800bf06:	4618      	mov	r0, r3
 800bf08:	f000 f936 	bl	800c178 <RTC_ByteToBcd2>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800bf10:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	789b      	ldrb	r3, [r3, #2]
 800bf16:	4618      	mov	r0, r3
 800bf18:	f000 f92e 	bl	800c178 <RTC_ByteToBcd2>
 800bf1c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bf1e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	617b      	str	r3, [r7, #20]
 800bf2c:	e00e      	b.n	800bf4c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	78db      	ldrb	r3, [r3, #3]
 800bf32:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	785b      	ldrb	r3, [r3, #1]
 800bf38:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800bf3a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800bf3c:	68ba      	ldr	r2, [r7, #8]
 800bf3e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800bf40:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	22ca      	movs	r2, #202	; 0xca
 800bf52:	625a      	str	r2, [r3, #36]	; 0x24
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2253      	movs	r2, #83	; 0x53
 800bf5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f000 f899 	bl	800c094 <RTC_EnterInitMode>
 800bf62:	4603      	mov	r3, r0
 800bf64:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800bf66:	7cfb      	ldrb	r3, [r7, #19]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d10c      	bne.n	800bf86 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bf76:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bf7a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bf7c:	68f8      	ldr	r0, [r7, #12]
 800bf7e:	f000 f8bd 	bl	800c0fc <RTC_ExitInitMode>
 800bf82:	4603      	mov	r3, r0
 800bf84:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	22ff      	movs	r2, #255	; 0xff
 800bf8c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800bf8e:	7cfb      	ldrb	r3, [r7, #19]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d103      	bne.n	800bf9c <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2201      	movs	r2, #1
 800bf98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bfa4:	7cfb      	ldrb	r3, [r7, #19]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	371c      	adds	r7, #28
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd90      	pop	{r4, r7, pc}

0800bfae <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bfae:	b580      	push	{r7, lr}
 800bfb0:	b086      	sub	sp, #24
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	60f8      	str	r0, [r7, #12]
 800bfb6:	60b9      	str	r1, [r7, #8]
 800bfb8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bfc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bfc8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	0c1b      	lsrs	r3, r3, #16
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	0a1b      	lsrs	r3, r3, #8
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	f003 031f 	and.w	r3, r3, #31
 800bfde:	b2da      	uxtb	r2, r3
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bfec:	b2da      	uxtb	r2, r3
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	0b5b      	lsrs	r3, r3, #13
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	f003 0307 	and.w	r3, r3, #7
 800bffc:	b2da      	uxtb	r2, r3
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d11a      	bne.n	800c03e <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	78db      	ldrb	r3, [r3, #3]
 800c00c:	4618      	mov	r0, r3
 800c00e:	f000 f8d3 	bl	800c1b8 <RTC_Bcd2ToByte>
 800c012:	4603      	mov	r3, r0
 800c014:	461a      	mov	r2, r3
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	785b      	ldrb	r3, [r3, #1]
 800c01e:	4618      	mov	r0, r3
 800c020:	f000 f8ca 	bl	800c1b8 <RTC_Bcd2ToByte>
 800c024:	4603      	mov	r3, r0
 800c026:	461a      	mov	r2, r3
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	789b      	ldrb	r3, [r3, #2]
 800c030:	4618      	mov	r0, r3
 800c032:	f000 f8c1 	bl	800c1b8 <RTC_Bcd2ToByte>
 800c036:	4603      	mov	r3, r0
 800c038:	461a      	mov	r2, r3
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c03e:	2300      	movs	r3, #0
}
 800c040:	4618      	mov	r0, r3
 800c042:	3718      	adds	r7, #24
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	68da      	ldr	r2, [r3, #12]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c05e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800c060:	f7fb ffa0 	bl	8007fa4 <HAL_GetTick>
 800c064:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c066:	e009      	b.n	800c07c <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c068:	f7fb ff9c 	bl	8007fa4 <HAL_GetTick>
 800c06c:	4602      	mov	r2, r0
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	1ad3      	subs	r3, r2, r3
 800c072:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c076:	d901      	bls.n	800c07c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800c078:	2303      	movs	r3, #3
 800c07a:	e007      	b.n	800c08c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	f003 0320 	and.w	r3, r3, #32
 800c086:	2b00      	cmp	r3, #0
 800c088:	d0ee      	beq.n	800c068 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800c08a:	2300      	movs	r3, #0
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3710      	adds	r7, #16
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b084      	sub	sp, #16
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c09c:	2300      	movs	r3, #0
 800c09e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	68db      	ldr	r3, [r3, #12]
 800c0a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d120      	bne.n	800c0f0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c0b6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800c0b8:	f7fb ff74 	bl	8007fa4 <HAL_GetTick>
 800c0bc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c0be:	e00d      	b.n	800c0dc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c0c0:	f7fb ff70 	bl	8007fa4 <HAL_GetTick>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	1ad3      	subs	r3, r2, r3
 800c0ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c0ce:	d905      	bls.n	800c0dc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2203      	movs	r2, #3
 800c0d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	68db      	ldr	r3, [r3, #12]
 800c0e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d102      	bne.n	800c0f0 <RTC_EnterInitMode+0x5c>
 800c0ea:	7bfb      	ldrb	r3, [r7, #15]
 800c0ec:	2b03      	cmp	r3, #3
 800c0ee:	d1e7      	bne.n	800c0c0 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800c0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	3710      	adds	r7, #16
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
	...

0800c0fc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c104:	2300      	movs	r3, #0
 800c106:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800c108:	4b1a      	ldr	r3, [pc, #104]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c10a:	68db      	ldr	r3, [r3, #12]
 800c10c:	4a19      	ldr	r2, [pc, #100]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c10e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c112:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800c114:	4b17      	ldr	r3, [pc, #92]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c116:	689b      	ldr	r3, [r3, #8]
 800c118:	f003 0320 	and.w	r3, r3, #32
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d10c      	bne.n	800c13a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f7ff ff91 	bl	800c048 <HAL_RTC_WaitForSynchro>
 800c126:	4603      	mov	r3, r0
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d01e      	beq.n	800c16a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2203      	movs	r2, #3
 800c130:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800c134:	2303      	movs	r3, #3
 800c136:	73fb      	strb	r3, [r7, #15]
 800c138:	e017      	b.n	800c16a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c13a:	4b0e      	ldr	r3, [pc, #56]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c13c:	689b      	ldr	r3, [r3, #8]
 800c13e:	4a0d      	ldr	r2, [pc, #52]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c140:	f023 0320 	bic.w	r3, r3, #32
 800c144:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f7ff ff7e 	bl	800c048 <HAL_RTC_WaitForSynchro>
 800c14c:	4603      	mov	r3, r0
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d005      	beq.n	800c15e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2203      	movs	r2, #3
 800c156:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800c15a:	2303      	movs	r3, #3
 800c15c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c15e:	4b05      	ldr	r3, [pc, #20]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c160:	689b      	ldr	r3, [r3, #8]
 800c162:	4a04      	ldr	r2, [pc, #16]	; (800c174 <RTC_ExitInitMode+0x78>)
 800c164:	f043 0320 	orr.w	r3, r3, #32
 800c168:	6093      	str	r3, [r2, #8]
  }

  return status;
 800c16a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3710      	adds	r7, #16
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	40002800 	.word	0x40002800

0800c178 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c178:	b480      	push	{r7}
 800c17a:	b085      	sub	sp, #20
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	4603      	mov	r3, r0
 800c180:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c182:	2300      	movs	r3, #0
 800c184:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800c186:	79fb      	ldrb	r3, [r7, #7]
 800c188:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800c18a:	e005      	b.n	800c198 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	3301      	adds	r3, #1
 800c190:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800c192:	7afb      	ldrb	r3, [r7, #11]
 800c194:	3b0a      	subs	r3, #10
 800c196:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800c198:	7afb      	ldrb	r3, [r7, #11]
 800c19a:	2b09      	cmp	r3, #9
 800c19c:	d8f6      	bhi.n	800c18c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	b2db      	uxtb	r3, r3
 800c1a2:	011b      	lsls	r3, r3, #4
 800c1a4:	b2da      	uxtb	r2, r3
 800c1a6:	7afb      	ldrb	r3, [r7, #11]
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	b2db      	uxtb	r3, r3
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3714      	adds	r7, #20
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr

0800c1b8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b085      	sub	sp, #20
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	4603      	mov	r3, r0
 800c1c0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800c1c2:	79fb      	ldrb	r3, [r7, #7]
 800c1c4:	091b      	lsrs	r3, r3, #4
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	461a      	mov	r2, r3
 800c1ca:	0092      	lsls	r2, r2, #2
 800c1cc:	4413      	add	r3, r2
 800c1ce:	005b      	lsls	r3, r3, #1
 800c1d0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800c1d2:	79fb      	ldrb	r3, [r7, #7]
 800c1d4:	f003 030f 	and.w	r3, r3, #15
 800c1d8:	b2da      	uxtb	r2, r3
 800c1da:	7bfb      	ldrb	r3, [r7, #15]
 800c1dc:	4413      	add	r3, r2
 800c1de:	b2db      	uxtb	r3, r3
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3714      	adds	r7, #20
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ea:	4770      	bx	lr

0800c1ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b084      	sub	sp, #16
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d101      	bne.n	800c1fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	e095      	b.n	800c32a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c202:	2b00      	cmp	r3, #0
 800c204:	d108      	bne.n	800c218 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c20e:	d009      	beq.n	800c224 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	61da      	str	r2, [r3, #28]
 800c216:	e005      	b.n	800c224 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2200      	movs	r2, #0
 800c21c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2200      	movs	r2, #0
 800c222:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c230:	b2db      	uxtb	r3, r3
 800c232:	2b00      	cmp	r3, #0
 800c234:	d106      	bne.n	800c244 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f7fa fc72 	bl	8006b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2202      	movs	r2, #2
 800c248:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	681a      	ldr	r2, [r3, #0]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c25a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c264:	d902      	bls.n	800c26c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c266:	2300      	movs	r3, #0
 800c268:	60fb      	str	r3, [r7, #12]
 800c26a:	e002      	b.n	800c272 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c26c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c270:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c27a:	d007      	beq.n	800c28c <HAL_SPI_Init+0xa0>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c284:	d002      	beq.n	800c28c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	689b      	ldr	r3, [r3, #8]
 800c298:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c29c:	431a      	orrs	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	691b      	ldr	r3, [r3, #16]
 800c2a2:	f003 0302 	and.w	r3, r3, #2
 800c2a6:	431a      	orrs	r2, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	695b      	ldr	r3, [r3, #20]
 800c2ac:	f003 0301 	and.w	r3, r3, #1
 800c2b0:	431a      	orrs	r2, r3
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	699b      	ldr	r3, [r3, #24]
 800c2b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c2ba:	431a      	orrs	r2, r3
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	69db      	ldr	r3, [r3, #28]
 800c2c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c2c4:	431a      	orrs	r2, r3
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6a1b      	ldr	r3, [r3, #32]
 800c2ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2ce:	ea42 0103 	orr.w	r1, r2, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	430a      	orrs	r2, r1
 800c2e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	699b      	ldr	r3, [r3, #24]
 800c2e6:	0c1b      	lsrs	r3, r3, #16
 800c2e8:	f003 0204 	and.w	r2, r3, #4
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f0:	f003 0310 	and.w	r3, r3, #16
 800c2f4:	431a      	orrs	r2, r3
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2fa:	f003 0308 	and.w	r3, r3, #8
 800c2fe:	431a      	orrs	r2, r3
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	68db      	ldr	r3, [r3, #12]
 800c304:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c308:	ea42 0103 	orr.w	r1, r2, r3
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	430a      	orrs	r2, r1
 800c318:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2200      	movs	r2, #0
 800c31e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2201      	movs	r2, #1
 800c324:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c328:	2300      	movs	r3, #0
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3710      	adds	r7, #16
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}

0800c332 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c332:	b580      	push	{r7, lr}
 800c334:	b088      	sub	sp, #32
 800c336:	af00      	add	r7, sp, #0
 800c338:	60f8      	str	r0, [r7, #12]
 800c33a:	60b9      	str	r1, [r7, #8]
 800c33c:	603b      	str	r3, [r7, #0]
 800c33e:	4613      	mov	r3, r2
 800c340:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c342:	2300      	movs	r3, #0
 800c344:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d101      	bne.n	800c354 <HAL_SPI_Transmit+0x22>
 800c350:	2302      	movs	r3, #2
 800c352:	e158      	b.n	800c606 <HAL_SPI_Transmit+0x2d4>
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2201      	movs	r2, #1
 800c358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c35c:	f7fb fe22 	bl	8007fa4 <HAL_GetTick>
 800c360:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c362:	88fb      	ldrh	r3, [r7, #6]
 800c364:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c36c:	b2db      	uxtb	r3, r3
 800c36e:	2b01      	cmp	r3, #1
 800c370:	d002      	beq.n	800c378 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c372:	2302      	movs	r3, #2
 800c374:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c376:	e13d      	b.n	800c5f4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d002      	beq.n	800c384 <HAL_SPI_Transmit+0x52>
 800c37e:	88fb      	ldrh	r3, [r7, #6]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d102      	bne.n	800c38a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c388:	e134      	b.n	800c5f4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2203      	movs	r2, #3
 800c38e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2200      	movs	r2, #0
 800c396:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	68ba      	ldr	r2, [r7, #8]
 800c39c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	88fa      	ldrh	r2, [r7, #6]
 800c3a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	88fa      	ldrh	r2, [r7, #6]
 800c3a8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	689b      	ldr	r3, [r3, #8]
 800c3d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3d4:	d10f      	bne.n	800c3f6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	681a      	ldr	r2, [r3, #0]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c3e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c3f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c400:	2b40      	cmp	r3, #64	; 0x40
 800c402:	d007      	beq.n	800c414 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c412:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c41c:	d94b      	bls.n	800c4b6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d002      	beq.n	800c42c <HAL_SPI_Transmit+0xfa>
 800c426:	8afb      	ldrh	r3, [r7, #22]
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d13e      	bne.n	800c4aa <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c430:	881a      	ldrh	r2, [r3, #0]
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c43c:	1c9a      	adds	r2, r3, #2
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c446:	b29b      	uxth	r3, r3
 800c448:	3b01      	subs	r3, #1
 800c44a:	b29a      	uxth	r2, r3
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c450:	e02b      	b.n	800c4aa <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	689b      	ldr	r3, [r3, #8]
 800c458:	f003 0302 	and.w	r3, r3, #2
 800c45c:	2b02      	cmp	r3, #2
 800c45e:	d112      	bne.n	800c486 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c464:	881a      	ldrh	r2, [r3, #0]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c470:	1c9a      	adds	r2, r3, #2
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	3b01      	subs	r3, #1
 800c47e:	b29a      	uxth	r2, r3
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c484:	e011      	b.n	800c4aa <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c486:	f7fb fd8d 	bl	8007fa4 <HAL_GetTick>
 800c48a:	4602      	mov	r2, r0
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	1ad3      	subs	r3, r2, r3
 800c490:	683a      	ldr	r2, [r7, #0]
 800c492:	429a      	cmp	r2, r3
 800c494:	d803      	bhi.n	800c49e <HAL_SPI_Transmit+0x16c>
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c49c:	d102      	bne.n	800c4a4 <HAL_SPI_Transmit+0x172>
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d102      	bne.n	800c4aa <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800c4a4:	2303      	movs	r3, #3
 800c4a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c4a8:	e0a4      	b.n	800c5f4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d1ce      	bne.n	800c452 <HAL_SPI_Transmit+0x120>
 800c4b4:	e07c      	b.n	800c5b0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <HAL_SPI_Transmit+0x192>
 800c4be:	8afb      	ldrh	r3, [r7, #22]
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d170      	bne.n	800c5a6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d912      	bls.n	800c4f4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4d2:	881a      	ldrh	r2, [r3, #0]
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4de:	1c9a      	adds	r2, r3, #2
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4e8:	b29b      	uxth	r3, r3
 800c4ea:	3b02      	subs	r3, #2
 800c4ec:	b29a      	uxth	r2, r3
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c4f2:	e058      	b.n	800c5a6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	330c      	adds	r3, #12
 800c4fe:	7812      	ldrb	r2, [r2, #0]
 800c500:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c506:	1c5a      	adds	r2, r3, #1
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c510:	b29b      	uxth	r3, r3
 800c512:	3b01      	subs	r3, #1
 800c514:	b29a      	uxth	r2, r3
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c51a:	e044      	b.n	800c5a6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	f003 0302 	and.w	r3, r3, #2
 800c526:	2b02      	cmp	r3, #2
 800c528:	d12b      	bne.n	800c582 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c52e:	b29b      	uxth	r3, r3
 800c530:	2b01      	cmp	r3, #1
 800c532:	d912      	bls.n	800c55a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c538:	881a      	ldrh	r2, [r3, #0]
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c544:	1c9a      	adds	r2, r3, #2
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c54e:	b29b      	uxth	r3, r3
 800c550:	3b02      	subs	r3, #2
 800c552:	b29a      	uxth	r2, r3
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c558:	e025      	b.n	800c5a6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	330c      	adds	r3, #12
 800c564:	7812      	ldrb	r2, [r2, #0]
 800c566:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c56c:	1c5a      	adds	r2, r3, #1
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c576:	b29b      	uxth	r3, r3
 800c578:	3b01      	subs	r3, #1
 800c57a:	b29a      	uxth	r2, r3
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c580:	e011      	b.n	800c5a6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c582:	f7fb fd0f 	bl	8007fa4 <HAL_GetTick>
 800c586:	4602      	mov	r2, r0
 800c588:	69bb      	ldr	r3, [r7, #24]
 800c58a:	1ad3      	subs	r3, r2, r3
 800c58c:	683a      	ldr	r2, [r7, #0]
 800c58e:	429a      	cmp	r2, r3
 800c590:	d803      	bhi.n	800c59a <HAL_SPI_Transmit+0x268>
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c598:	d102      	bne.n	800c5a0 <HAL_SPI_Transmit+0x26e>
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d102      	bne.n	800c5a6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800c5a0:	2303      	movs	r3, #3
 800c5a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c5a4:	e026      	b.n	800c5f4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5aa:	b29b      	uxth	r3, r3
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d1b5      	bne.n	800c51c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c5b0:	69ba      	ldr	r2, [r7, #24]
 800c5b2:	6839      	ldr	r1, [r7, #0]
 800c5b4:	68f8      	ldr	r0, [r7, #12]
 800c5b6:	f001 f9dd 	bl	800d974 <SPI_EndRxTxTransaction>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d002      	beq.n	800c5c6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2220      	movs	r2, #32
 800c5c4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d10a      	bne.n	800c5e4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	613b      	str	r3, [r7, #16]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68db      	ldr	r3, [r3, #12]
 800c5d8:	613b      	str	r3, [r7, #16]
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	689b      	ldr	r3, [r3, #8]
 800c5e0:	613b      	str	r3, [r7, #16]
 800c5e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d002      	beq.n	800c5f2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	77fb      	strb	r3, [r7, #31]
 800c5f0:	e000      	b.n	800c5f4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800c5f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2200      	movs	r2, #0
 800c600:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c604:	7ffb      	ldrb	r3, [r7, #31]
}
 800c606:	4618      	mov	r0, r3
 800c608:	3720      	adds	r7, #32
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}

0800c60e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c60e:	b580      	push	{r7, lr}
 800c610:	b088      	sub	sp, #32
 800c612:	af02      	add	r7, sp, #8
 800c614:	60f8      	str	r0, [r7, #12]
 800c616:	60b9      	str	r1, [r7, #8]
 800c618:	603b      	str	r3, [r7, #0]
 800c61a:	4613      	mov	r3, r2
 800c61c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c61e:	2300      	movs	r3, #0
 800c620:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	685b      	ldr	r3, [r3, #4]
 800c626:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c62a:	d112      	bne.n	800c652 <HAL_SPI_Receive+0x44>
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	689b      	ldr	r3, [r3, #8]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d10e      	bne.n	800c652 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2204      	movs	r2, #4
 800c638:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c63c:	88fa      	ldrh	r2, [r7, #6]
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	9300      	str	r3, [sp, #0]
 800c642:	4613      	mov	r3, r2
 800c644:	68ba      	ldr	r2, [r7, #8]
 800c646:	68b9      	ldr	r1, [r7, #8]
 800c648:	68f8      	ldr	r0, [r7, #12]
 800c64a:	f000 f910 	bl	800c86e <HAL_SPI_TransmitReceive>
 800c64e:	4603      	mov	r3, r0
 800c650:	e109      	b.n	800c866 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d101      	bne.n	800c660 <HAL_SPI_Receive+0x52>
 800c65c:	2302      	movs	r3, #2
 800c65e:	e102      	b.n	800c866 <HAL_SPI_Receive+0x258>
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2201      	movs	r2, #1
 800c664:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c668:	f7fb fc9c 	bl	8007fa4 <HAL_GetTick>
 800c66c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c674:	b2db      	uxtb	r3, r3
 800c676:	2b01      	cmp	r3, #1
 800c678:	d002      	beq.n	800c680 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c67a:	2302      	movs	r3, #2
 800c67c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c67e:	e0e9      	b.n	800c854 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d002      	beq.n	800c68c <HAL_SPI_Receive+0x7e>
 800c686:	88fb      	ldrh	r3, [r7, #6]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d102      	bne.n	800c692 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c68c:	2301      	movs	r3, #1
 800c68e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c690:	e0e0      	b.n	800c854 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2204      	movs	r2, #4
 800c696:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	68ba      	ldr	r2, [r7, #8]
 800c6a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	88fa      	ldrh	r2, [r7, #6]
 800c6aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	88fa      	ldrh	r2, [r7, #6]
 800c6b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c6dc:	d908      	bls.n	800c6f0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	685a      	ldr	r2, [r3, #4]
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c6ec:	605a      	str	r2, [r3, #4]
 800c6ee:	e007      	b.n	800c700 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	685a      	ldr	r2, [r3, #4]
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c6fe:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	689b      	ldr	r3, [r3, #8]
 800c704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c708:	d10f      	bne.n	800c72a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	681a      	ldr	r2, [r3, #0]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c718:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c728:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c734:	2b40      	cmp	r3, #64	; 0x40
 800c736:	d007      	beq.n	800c748 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c746:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c750:	d867      	bhi.n	800c822 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c752:	e030      	b.n	800c7b6 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f003 0301 	and.w	r3, r3, #1
 800c75e:	2b01      	cmp	r3, #1
 800c760:	d117      	bne.n	800c792 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f103 020c 	add.w	r2, r3, #12
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c76e:	7812      	ldrb	r2, [r2, #0]
 800c770:	b2d2      	uxtb	r2, r2
 800c772:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c778:	1c5a      	adds	r2, r3, #1
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c784:	b29b      	uxth	r3, r3
 800c786:	3b01      	subs	r3, #1
 800c788:	b29a      	uxth	r2, r3
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c790:	e011      	b.n	800c7b6 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c792:	f7fb fc07 	bl	8007fa4 <HAL_GetTick>
 800c796:	4602      	mov	r2, r0
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	1ad3      	subs	r3, r2, r3
 800c79c:	683a      	ldr	r2, [r7, #0]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d803      	bhi.n	800c7aa <HAL_SPI_Receive+0x19c>
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c7a8:	d102      	bne.n	800c7b0 <HAL_SPI_Receive+0x1a2>
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d102      	bne.n	800c7b6 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800c7b0:	2303      	movs	r3, #3
 800c7b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c7b4:	e04e      	b.n	800c854 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d1c8      	bne.n	800c754 <HAL_SPI_Receive+0x146>
 800c7c2:	e034      	b.n	800c82e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	689b      	ldr	r3, [r3, #8]
 800c7ca:	f003 0301 	and.w	r3, r3, #1
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d115      	bne.n	800c7fe <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	68da      	ldr	r2, [r3, #12]
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7dc:	b292      	uxth	r2, r2
 800c7de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7e4:	1c9a      	adds	r2, r3, #2
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c7f0:	b29b      	uxth	r3, r3
 800c7f2:	3b01      	subs	r3, #1
 800c7f4:	b29a      	uxth	r2, r3
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c7fc:	e011      	b.n	800c822 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7fe:	f7fb fbd1 	bl	8007fa4 <HAL_GetTick>
 800c802:	4602      	mov	r2, r0
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	683a      	ldr	r2, [r7, #0]
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d803      	bhi.n	800c816 <HAL_SPI_Receive+0x208>
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c814:	d102      	bne.n	800c81c <HAL_SPI_Receive+0x20e>
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d102      	bne.n	800c822 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800c81c:	2303      	movs	r3, #3
 800c81e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c820:	e018      	b.n	800c854 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c828:	b29b      	uxth	r3, r3
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1ca      	bne.n	800c7c4 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c82e:	693a      	ldr	r2, [r7, #16]
 800c830:	6839      	ldr	r1, [r7, #0]
 800c832:	68f8      	ldr	r0, [r7, #12]
 800c834:	f001 f846 	bl	800d8c4 <SPI_EndRxTransaction>
 800c838:	4603      	mov	r3, r0
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d002      	beq.n	800c844 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	2220      	movs	r2, #32
 800c842:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d002      	beq.n	800c852 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800c84c:	2301      	movs	r3, #1
 800c84e:	75fb      	strb	r3, [r7, #23]
 800c850:	e000      	b.n	800c854 <HAL_SPI_Receive+0x246>
  }

error :
 800c852:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	2201      	movs	r2, #1
 800c858:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2200      	movs	r2, #0
 800c860:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c864:	7dfb      	ldrb	r3, [r7, #23]
}
 800c866:	4618      	mov	r0, r3
 800c868:	3718      	adds	r7, #24
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}

0800c86e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c86e:	b580      	push	{r7, lr}
 800c870:	b08a      	sub	sp, #40	; 0x28
 800c872:	af00      	add	r7, sp, #0
 800c874:	60f8      	str	r0, [r7, #12]
 800c876:	60b9      	str	r1, [r7, #8]
 800c878:	607a      	str	r2, [r7, #4]
 800c87a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c87c:	2301      	movs	r3, #1
 800c87e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c880:	2300      	movs	r3, #0
 800c882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d101      	bne.n	800c894 <HAL_SPI_TransmitReceive+0x26>
 800c890:	2302      	movs	r3, #2
 800c892:	e1fb      	b.n	800cc8c <HAL_SPI_TransmitReceive+0x41e>
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2201      	movs	r2, #1
 800c898:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c89c:	f7fb fb82 	bl	8007fa4 <HAL_GetTick>
 800c8a0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c8a8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c8b0:	887b      	ldrh	r3, [r7, #2]
 800c8b2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c8b4:	887b      	ldrh	r3, [r7, #2]
 800c8b6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c8b8:	7efb      	ldrb	r3, [r7, #27]
 800c8ba:	2b01      	cmp	r3, #1
 800c8bc:	d00e      	beq.n	800c8dc <HAL_SPI_TransmitReceive+0x6e>
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8c4:	d106      	bne.n	800c8d4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	689b      	ldr	r3, [r3, #8]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d102      	bne.n	800c8d4 <HAL_SPI_TransmitReceive+0x66>
 800c8ce:	7efb      	ldrb	r3, [r7, #27]
 800c8d0:	2b04      	cmp	r3, #4
 800c8d2:	d003      	beq.n	800c8dc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c8d4:	2302      	movs	r3, #2
 800c8d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c8da:	e1cd      	b.n	800cc78 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d005      	beq.n	800c8ee <HAL_SPI_TransmitReceive+0x80>
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d002      	beq.n	800c8ee <HAL_SPI_TransmitReceive+0x80>
 800c8e8:	887b      	ldrh	r3, [r7, #2]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d103      	bne.n	800c8f6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800c8f4:	e1c0      	b.n	800cc78 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c8fc:	b2db      	uxtb	r3, r3
 800c8fe:	2b04      	cmp	r3, #4
 800c900:	d003      	beq.n	800c90a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2205      	movs	r2, #5
 800c906:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	2200      	movs	r2, #0
 800c90e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	887a      	ldrh	r2, [r7, #2]
 800c91a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	887a      	ldrh	r2, [r7, #2]
 800c922:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	68ba      	ldr	r2, [r7, #8]
 800c92a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	887a      	ldrh	r2, [r7, #2]
 800c930:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	887a      	ldrh	r2, [r7, #2]
 800c936:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2200      	movs	r2, #0
 800c93c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	2200      	movs	r2, #0
 800c942:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	68db      	ldr	r3, [r3, #12]
 800c948:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c94c:	d802      	bhi.n	800c954 <HAL_SPI_TransmitReceive+0xe6>
 800c94e:	8a3b      	ldrh	r3, [r7, #16]
 800c950:	2b01      	cmp	r3, #1
 800c952:	d908      	bls.n	800c966 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	685a      	ldr	r2, [r3, #4]
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c962:	605a      	str	r2, [r3, #4]
 800c964:	e007      	b.n	800c976 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	685a      	ldr	r2, [r3, #4]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c974:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c980:	2b40      	cmp	r3, #64	; 0x40
 800c982:	d007      	beq.n	800c994 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	681a      	ldr	r2, [r3, #0]
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c992:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	68db      	ldr	r3, [r3, #12]
 800c998:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c99c:	d97c      	bls.n	800ca98 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d002      	beq.n	800c9ac <HAL_SPI_TransmitReceive+0x13e>
 800c9a6:	8a7b      	ldrh	r3, [r7, #18]
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	d169      	bne.n	800ca80 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9b0:	881a      	ldrh	r2, [r3, #0]
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9bc:	1c9a      	adds	r2, r3, #2
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9c6:	b29b      	uxth	r3, r3
 800c9c8:	3b01      	subs	r3, #1
 800c9ca:	b29a      	uxth	r2, r3
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c9d0:	e056      	b.n	800ca80 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	f003 0302 	and.w	r3, r3, #2
 800c9dc:	2b02      	cmp	r3, #2
 800c9de:	d11b      	bne.n	800ca18 <HAL_SPI_TransmitReceive+0x1aa>
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d016      	beq.n	800ca18 <HAL_SPI_TransmitReceive+0x1aa>
 800c9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	d113      	bne.n	800ca18 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9f4:	881a      	ldrh	r2, [r3, #0]
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca00:	1c9a      	adds	r2, r3, #2
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca0a:	b29b      	uxth	r3, r3
 800ca0c:	3b01      	subs	r3, #1
 800ca0e:	b29a      	uxth	r2, r3
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ca14:	2300      	movs	r3, #0
 800ca16:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	689b      	ldr	r3, [r3, #8]
 800ca1e:	f003 0301 	and.w	r3, r3, #1
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d11c      	bne.n	800ca60 <HAL_SPI_TransmitReceive+0x1f2>
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca2c:	b29b      	uxth	r3, r3
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d016      	beq.n	800ca60 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	68da      	ldr	r2, [r3, #12]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca3c:	b292      	uxth	r2, r2
 800ca3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca44:	1c9a      	adds	r2, r3, #2
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	3b01      	subs	r3, #1
 800ca54:	b29a      	uxth	r2, r3
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ca60:	f7fb faa0 	bl	8007fa4 <HAL_GetTick>
 800ca64:	4602      	mov	r2, r0
 800ca66:	69fb      	ldr	r3, [r7, #28]
 800ca68:	1ad3      	subs	r3, r2, r3
 800ca6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca6c:	429a      	cmp	r2, r3
 800ca6e:	d807      	bhi.n	800ca80 <HAL_SPI_TransmitReceive+0x212>
 800ca70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca76:	d003      	beq.n	800ca80 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ca7e:	e0fb      	b.n	800cc78 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d1a3      	bne.n	800c9d2 <HAL_SPI_TransmitReceive+0x164>
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca90:	b29b      	uxth	r3, r3
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d19d      	bne.n	800c9d2 <HAL_SPI_TransmitReceive+0x164>
 800ca96:	e0df      	b.n	800cc58 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d003      	beq.n	800caa8 <HAL_SPI_TransmitReceive+0x23a>
 800caa0:	8a7b      	ldrh	r3, [r7, #18]
 800caa2:	2b01      	cmp	r3, #1
 800caa4:	f040 80cb 	bne.w	800cc3e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800caac:	b29b      	uxth	r3, r3
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d912      	bls.n	800cad8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cab6:	881a      	ldrh	r2, [r3, #0]
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cac2:	1c9a      	adds	r2, r3, #2
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cacc:	b29b      	uxth	r3, r3
 800cace:	3b02      	subs	r3, #2
 800cad0:	b29a      	uxth	r2, r3
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cad6:	e0b2      	b.n	800cc3e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	330c      	adds	r3, #12
 800cae2:	7812      	ldrb	r2, [r2, #0]
 800cae4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caea:	1c5a      	adds	r2, r3, #1
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800caf4:	b29b      	uxth	r3, r3
 800caf6:	3b01      	subs	r3, #1
 800caf8:	b29a      	uxth	r2, r3
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cafe:	e09e      	b.n	800cc3e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	689b      	ldr	r3, [r3, #8]
 800cb06:	f003 0302 	and.w	r3, r3, #2
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d134      	bne.n	800cb78 <HAL_SPI_TransmitReceive+0x30a>
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d02f      	beq.n	800cb78 <HAL_SPI_TransmitReceive+0x30a>
 800cb18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d12c      	bne.n	800cb78 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb22:	b29b      	uxth	r3, r3
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d912      	bls.n	800cb4e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb2c:	881a      	ldrh	r2, [r3, #0]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb38:	1c9a      	adds	r2, r3, #2
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	3b02      	subs	r3, #2
 800cb46:	b29a      	uxth	r2, r3
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cb4c:	e012      	b.n	800cb74 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	330c      	adds	r3, #12
 800cb58:	7812      	ldrb	r2, [r2, #0]
 800cb5a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb60:	1c5a      	adds	r2, r3, #1
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	3b01      	subs	r3, #1
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cb74:	2300      	movs	r3, #0
 800cb76:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	689b      	ldr	r3, [r3, #8]
 800cb7e:	f003 0301 	and.w	r3, r3, #1
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d148      	bne.n	800cc18 <HAL_SPI_TransmitReceive+0x3aa>
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d042      	beq.n	800cc18 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cb98:	b29b      	uxth	r3, r3
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d923      	bls.n	800cbe6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	68da      	ldr	r2, [r3, #12]
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cba8:	b292      	uxth	r2, r2
 800cbaa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb0:	1c9a      	adds	r2, r3, #2
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	3b02      	subs	r3, #2
 800cbc0:	b29a      	uxth	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d81f      	bhi.n	800cc14 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	685a      	ldr	r2, [r3, #4]
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cbe2:	605a      	str	r2, [r3, #4]
 800cbe4:	e016      	b.n	800cc14 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	f103 020c 	add.w	r2, r3, #12
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbf2:	7812      	ldrb	r2, [r2, #0]
 800cbf4:	b2d2      	uxtb	r2, r2
 800cbf6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbfc:	1c5a      	adds	r2, r3, #1
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cc08:	b29b      	uxth	r3, r3
 800cc0a:	3b01      	subs	r3, #1
 800cc0c:	b29a      	uxth	r2, r3
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cc14:	2301      	movs	r3, #1
 800cc16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cc18:	f7fb f9c4 	bl	8007fa4 <HAL_GetTick>
 800cc1c:	4602      	mov	r2, r0
 800cc1e:	69fb      	ldr	r3, [r7, #28]
 800cc20:	1ad3      	subs	r3, r2, r3
 800cc22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d803      	bhi.n	800cc30 <HAL_SPI_TransmitReceive+0x3c2>
 800cc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc2e:	d102      	bne.n	800cc36 <HAL_SPI_TransmitReceive+0x3c8>
 800cc30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d103      	bne.n	800cc3e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800cc36:	2303      	movs	r3, #3
 800cc38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cc3c:	e01c      	b.n	800cc78 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	f47f af5b 	bne.w	800cb00 <HAL_SPI_TransmitReceive+0x292>
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	f47f af54 	bne.w	800cb00 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cc58:	69fa      	ldr	r2, [r7, #28]
 800cc5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cc5c:	68f8      	ldr	r0, [r7, #12]
 800cc5e:	f000 fe89 	bl	800d974 <SPI_EndRxTxTransaction>
 800cc62:	4603      	mov	r3, r0
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d006      	beq.n	800cc76 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2220      	movs	r2, #32
 800cc72:	661a      	str	r2, [r3, #96]	; 0x60
 800cc74:	e000      	b.n	800cc78 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800cc76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2200      	movs	r2, #0
 800cc84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cc88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3728      	adds	r7, #40	; 0x28
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	60f8      	str	r0, [r7, #12]
 800cc9c:	60b9      	str	r1, [r7, #8]
 800cc9e:	4613      	mov	r3, r2
 800cca0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cca2:	2300      	movs	r3, #0
 800cca4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d101      	bne.n	800ccb4 <HAL_SPI_Transmit_DMA+0x20>
 800ccb0:	2302      	movs	r3, #2
 800ccb2:	e0d8      	b.n	800ce66 <HAL_SPI_Transmit_DMA+0x1d2>
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ccc2:	b2db      	uxtb	r3, r3
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d002      	beq.n	800ccce <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800ccc8:	2302      	movs	r3, #2
 800ccca:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cccc:	e0c6      	b.n	800ce5c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d002      	beq.n	800ccda <HAL_SPI_Transmit_DMA+0x46>
 800ccd4:	88fb      	ldrh	r3, [r7, #6]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d102      	bne.n	800cce0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800ccda:	2301      	movs	r3, #1
 800ccdc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ccde:	e0bd      	b.n	800ce5c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2203      	movs	r2, #3
 800cce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	2200      	movs	r2, #0
 800ccec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	68ba      	ldr	r2, [r7, #8]
 800ccf2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	88fa      	ldrh	r2, [r7, #6]
 800ccf8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	88fa      	ldrh	r2, [r7, #6]
 800ccfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2200      	movs	r2, #0
 800cd04:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	2200      	movs	r2, #0
 800cd0a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2200      	movs	r2, #0
 800cd16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd2a:	d10f      	bne.n	800cd4c <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	681a      	ldr	r2, [r3, #0]
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd3a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	681a      	ldr	r2, [r3, #0]
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cd4a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd50:	4a47      	ldr	r2, [pc, #284]	; (800ce70 <HAL_SPI_Transmit_DMA+0x1dc>)
 800cd52:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd58:	4a46      	ldr	r2, [pc, #280]	; (800ce74 <HAL_SPI_Transmit_DMA+0x1e0>)
 800cd5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd60:	4a45      	ldr	r2, [pc, #276]	; (800ce78 <HAL_SPI_Transmit_DMA+0x1e4>)
 800cd62:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd68:	2200      	movs	r2, #0
 800cd6a:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	685a      	ldr	r2, [r3, #4]
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cd7a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	68db      	ldr	r3, [r3, #12]
 800cd80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd84:	d82d      	bhi.n	800cde2 <HAL_SPI_Transmit_DMA+0x14e>
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd8a:	699b      	ldr	r3, [r3, #24]
 800cd8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd90:	d127      	bne.n	800cde2 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	f003 0301 	and.w	r3, r3, #1
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d10f      	bne.n	800cdc0 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	685a      	ldr	r2, [r3, #4]
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cdae:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	085b      	lsrs	r3, r3, #1
 800cdb8:	b29a      	uxth	r2, r3
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cdbe:	e010      	b.n	800cde2 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	685a      	ldr	r2, [r3, #4]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cdce:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdd4:	b29b      	uxth	r3, r3
 800cdd6:	085b      	lsrs	r3, r3, #1
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	3301      	adds	r3, #1
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdea:	4619      	mov	r1, r3
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	330c      	adds	r3, #12
 800cdf2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdf8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cdfa:	f7fb fa9d 	bl	8008338 <HAL_DMA_Start_IT>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d00c      	beq.n	800ce1e <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce08:	f043 0210 	orr.w	r2, r3, #16
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ce10:	2301      	movs	r3, #1
 800ce12:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2201      	movs	r2, #1
 800ce18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ce1c:	e01e      	b.n	800ce5c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce28:	2b40      	cmp	r3, #64	; 0x40
 800ce2a:	d007      	beq.n	800ce3c <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	681a      	ldr	r2, [r3, #0]
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ce3a:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	685a      	ldr	r2, [r3, #4]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f042 0220 	orr.w	r2, r2, #32
 800ce4a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	685a      	ldr	r2, [r3, #4]
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f042 0202 	orr.w	r2, r2, #2
 800ce5a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ce64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce66:	4618      	mov	r0, r3
 800ce68:	3718      	adds	r7, #24
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
 800ce6e:	bf00      	nop
 800ce70:	0800d5cb 	.word	0x0800d5cb
 800ce74:	0800d3ed 	.word	0x0800d3ed
 800ce78:	0800d61f 	.word	0x0800d61f

0800ce7c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b086      	sub	sp, #24
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
 800ce88:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d101      	bne.n	800ce9c <HAL_SPI_TransmitReceive_DMA+0x20>
 800ce98:	2302      	movs	r3, #2
 800ce9a:	e16c      	b.n	800d176 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2201      	movs	r2, #1
 800cea0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ceaa:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800ceb2:	7dbb      	ldrb	r3, [r7, #22]
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d00d      	beq.n	800ced4 <HAL_SPI_TransmitReceive_DMA+0x58>
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cebe:	d106      	bne.n	800cece <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	689b      	ldr	r3, [r3, #8]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d102      	bne.n	800cece <HAL_SPI_TransmitReceive_DMA+0x52>
 800cec8:	7dbb      	ldrb	r3, [r7, #22]
 800ceca:	2b04      	cmp	r3, #4
 800cecc:	d002      	beq.n	800ced4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800cece:	2302      	movs	r3, #2
 800ced0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ced2:	e14b      	b.n	800d16c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d005      	beq.n	800cee6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d002      	beq.n	800cee6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800cee0:	887b      	ldrh	r3, [r7, #2]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d102      	bne.n	800ceec <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800cee6:	2301      	movs	r3, #1
 800cee8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ceea:	e13f      	b.n	800d16c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	2b04      	cmp	r3, #4
 800cef6:	d003      	beq.n	800cf00 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2205      	movs	r2, #5
 800cefc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	2200      	movs	r2, #0
 800cf04:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	887a      	ldrh	r2, [r7, #2]
 800cf10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	887a      	ldrh	r2, [r7, #2]
 800cf16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	887a      	ldrh	r2, [r7, #2]
 800cf22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	887a      	ldrh	r2, [r7, #2]
 800cf2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	2200      	movs	r2, #0
 800cf32:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2200      	movs	r2, #0
 800cf38:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	685a      	ldr	r2, [r3, #4]
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800cf48:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	68db      	ldr	r3, [r3, #12]
 800cf4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cf52:	d908      	bls.n	800cf66 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	685a      	ldr	r2, [r3, #4]
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cf62:	605a      	str	r2, [r3, #4]
 800cf64:	e06f      	b.n	800d046 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	685a      	ldr	r2, [r3, #4]
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cf74:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf7a:	699b      	ldr	r3, [r3, #24]
 800cf7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cf80:	d126      	bne.n	800cfd0 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800cf86:	f003 0301 	and.w	r3, r3, #1
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10f      	bne.n	800cfae <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	685a      	ldr	r2, [r3, #4]
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cf9c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfa2:	b29b      	uxth	r3, r3
 800cfa4:	085b      	lsrs	r3, r3, #1
 800cfa6:	b29a      	uxth	r2, r3
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cfac:	e010      	b.n	800cfd0 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	685a      	ldr	r2, [r3, #4]
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cfbc:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfc2:	b29b      	uxth	r3, r3
 800cfc4:	085b      	lsrs	r3, r3, #1
 800cfc6:	b29b      	uxth	r3, r3
 800cfc8:	3301      	adds	r3, #1
 800cfca:	b29a      	uxth	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cfd4:	699b      	ldr	r3, [r3, #24]
 800cfd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfda:	d134      	bne.n	800d046 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	685a      	ldr	r2, [r3, #4]
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cfea:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cff2:	b29b      	uxth	r3, r3
 800cff4:	f003 0301 	and.w	r3, r3, #1
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d111      	bne.n	800d020 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	685a      	ldr	r2, [r3, #4]
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d00a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d012:	b29b      	uxth	r3, r3
 800d014:	085b      	lsrs	r3, r3, #1
 800d016:	b29a      	uxth	r2, r3
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d01e:	e012      	b.n	800d046 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	685a      	ldr	r2, [r3, #4]
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d02e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d036:	b29b      	uxth	r3, r3
 800d038:	085b      	lsrs	r3, r3, #1
 800d03a:	b29b      	uxth	r3, r3
 800d03c:	3301      	adds	r3, #1
 800d03e:	b29a      	uxth	r2, r3
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d04c:	b2db      	uxtb	r3, r3
 800d04e:	2b04      	cmp	r3, #4
 800d050:	d108      	bne.n	800d064 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d056:	4a4a      	ldr	r2, [pc, #296]	; (800d180 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800d058:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d05e:	4a49      	ldr	r2, [pc, #292]	; (800d184 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800d060:	62da      	str	r2, [r3, #44]	; 0x2c
 800d062:	e007      	b.n	800d074 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d068:	4a47      	ldr	r2, [pc, #284]	; (800d188 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800d06a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d070:	4a46      	ldr	r2, [pc, #280]	; (800d18c <HAL_SPI_TransmitReceive_DMA+0x310>)
 800d072:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d078:	4a45      	ldr	r2, [pc, #276]	; (800d190 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800d07a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d080:	2200      	movs	r2, #0
 800d082:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	330c      	adds	r3, #12
 800d08e:	4619      	mov	r1, r3
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d094:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d09c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800d09e:	f7fb f94b 	bl	8008338 <HAL_DMA_Start_IT>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d00c      	beq.n	800d0c2 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d0ac:	f043 0210 	orr.w	r2, r3, #16
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800d0c0:	e054      	b.n	800d16c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	685a      	ldr	r2, [r3, #4]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f042 0201 	orr.w	r2, r2, #1
 800d0d0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0de:	2200      	movs	r2, #0
 800d0e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0fa:	4619      	mov	r1, r3
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	330c      	adds	r3, #12
 800d102:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d108:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800d10a:	f7fb f915 	bl	8008338 <HAL_DMA_Start_IT>
 800d10e:	4603      	mov	r3, r0
 800d110:	2b00      	cmp	r3, #0
 800d112:	d00c      	beq.n	800d12e <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d118:	f043 0210 	orr.w	r2, r3, #16
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800d120:	2301      	movs	r3, #1
 800d122:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800d12c:	e01e      	b.n	800d16c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d138:	2b40      	cmp	r3, #64	; 0x40
 800d13a:	d007      	beq.n	800d14c <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	681a      	ldr	r2, [r3, #0]
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d14a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	685a      	ldr	r2, [r3, #4]
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	f042 0220 	orr.w	r2, r2, #32
 800d15a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	685a      	ldr	r2, [r3, #4]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f042 0202 	orr.w	r2, r2, #2
 800d16a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2200      	movs	r2, #0
 800d170:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d174:	7dfb      	ldrb	r3, [r7, #23]
}
 800d176:	4618      	mov	r0, r3
 800d178:	3718      	adds	r7, #24
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	0800d5e7 	.word	0x0800d5e7
 800d184:	0800d493 	.word	0x0800d493
 800d188:	0800d603 	.word	0x0800d603
 800d18c:	0800d53b 	.word	0x0800d53b
 800d190:	0800d61f 	.word	0x0800d61f

0800d194 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b088      	sub	sp, #32
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	689b      	ldr	r3, [r3, #8]
 800d1aa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800d1ac:	69bb      	ldr	r3, [r7, #24]
 800d1ae:	099b      	lsrs	r3, r3, #6
 800d1b0:	f003 0301 	and.w	r3, r3, #1
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d10f      	bne.n	800d1d8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800d1b8:	69bb      	ldr	r3, [r7, #24]
 800d1ba:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d00a      	beq.n	800d1d8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800d1c2:	69fb      	ldr	r3, [r7, #28]
 800d1c4:	099b      	lsrs	r3, r3, #6
 800d1c6:	f003 0301 	and.w	r3, r3, #1
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d004      	beq.n	800d1d8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	4798      	blx	r3
    return;
 800d1d6:	e0d7      	b.n	800d388 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800d1d8:	69bb      	ldr	r3, [r7, #24]
 800d1da:	085b      	lsrs	r3, r3, #1
 800d1dc:	f003 0301 	and.w	r3, r3, #1
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d00a      	beq.n	800d1fa <HAL_SPI_IRQHandler+0x66>
 800d1e4:	69fb      	ldr	r3, [r7, #28]
 800d1e6:	09db      	lsrs	r3, r3, #7
 800d1e8:	f003 0301 	and.w	r3, r3, #1
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d004      	beq.n	800d1fa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	4798      	blx	r3
    return;
 800d1f8:	e0c6      	b.n	800d388 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800d1fa:	69bb      	ldr	r3, [r7, #24]
 800d1fc:	095b      	lsrs	r3, r3, #5
 800d1fe:	f003 0301 	and.w	r3, r3, #1
 800d202:	2b00      	cmp	r3, #0
 800d204:	d10c      	bne.n	800d220 <HAL_SPI_IRQHandler+0x8c>
 800d206:	69bb      	ldr	r3, [r7, #24]
 800d208:	099b      	lsrs	r3, r3, #6
 800d20a:	f003 0301 	and.w	r3, r3, #1
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d106      	bne.n	800d220 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800d212:	69bb      	ldr	r3, [r7, #24]
 800d214:	0a1b      	lsrs	r3, r3, #8
 800d216:	f003 0301 	and.w	r3, r3, #1
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	f000 80b4 	beq.w	800d388 <HAL_SPI_IRQHandler+0x1f4>
 800d220:	69fb      	ldr	r3, [r7, #28]
 800d222:	095b      	lsrs	r3, r3, #5
 800d224:	f003 0301 	and.w	r3, r3, #1
 800d228:	2b00      	cmp	r3, #0
 800d22a:	f000 80ad 	beq.w	800d388 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	099b      	lsrs	r3, r3, #6
 800d232:	f003 0301 	and.w	r3, r3, #1
 800d236:	2b00      	cmp	r3, #0
 800d238:	d023      	beq.n	800d282 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d240:	b2db      	uxtb	r3, r3
 800d242:	2b03      	cmp	r3, #3
 800d244:	d011      	beq.n	800d26a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d24a:	f043 0204 	orr.w	r2, r3, #4
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d252:	2300      	movs	r3, #0
 800d254:	617b      	str	r3, [r7, #20]
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	617b      	str	r3, [r7, #20]
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	617b      	str	r3, [r7, #20]
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	e00b      	b.n	800d282 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d26a:	2300      	movs	r3, #0
 800d26c:	613b      	str	r3, [r7, #16]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	68db      	ldr	r3, [r3, #12]
 800d274:	613b      	str	r3, [r7, #16]
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	613b      	str	r3, [r7, #16]
 800d27e:	693b      	ldr	r3, [r7, #16]
        return;
 800d280:	e082      	b.n	800d388 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800d282:	69bb      	ldr	r3, [r7, #24]
 800d284:	095b      	lsrs	r3, r3, #5
 800d286:	f003 0301 	and.w	r3, r3, #1
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d014      	beq.n	800d2b8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d292:	f043 0201 	orr.w	r2, r3, #1
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d29a:	2300      	movs	r3, #0
 800d29c:	60fb      	str	r3, [r7, #12]
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	689b      	ldr	r3, [r3, #8]
 800d2a4:	60fb      	str	r3, [r7, #12]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	681a      	ldr	r2, [r3, #0]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d2b4:	601a      	str	r2, [r3, #0]
 800d2b6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800d2b8:	69bb      	ldr	r3, [r7, #24]
 800d2ba:	0a1b      	lsrs	r3, r3, #8
 800d2bc:	f003 0301 	and.w	r3, r3, #1
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d00c      	beq.n	800d2de <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2c8:	f043 0208 	orr.w	r2, r3, #8
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	60bb      	str	r3, [r7, #8]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	689b      	ldr	r3, [r3, #8]
 800d2da:	60bb      	str	r3, [r7, #8]
 800d2dc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d04f      	beq.n	800d386 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	685a      	ldr	r2, [r3, #4]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d2f4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	f003 0302 	and.w	r3, r3, #2
 800d304:	2b00      	cmp	r3, #0
 800d306:	d104      	bne.n	800d312 <HAL_SPI_IRQHandler+0x17e>
 800d308:	69fb      	ldr	r3, [r7, #28]
 800d30a:	f003 0301 	and.w	r3, r3, #1
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d034      	beq.n	800d37c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	685a      	ldr	r2, [r3, #4]
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f022 0203 	bic.w	r2, r2, #3
 800d320:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d326:	2b00      	cmp	r3, #0
 800d328:	d011      	beq.n	800d34e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d32e:	4a18      	ldr	r2, [pc, #96]	; (800d390 <HAL_SPI_IRQHandler+0x1fc>)
 800d330:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d336:	4618      	mov	r0, r3
 800d338:	f7fb f89c 	bl	8008474 <HAL_DMA_Abort_IT>
 800d33c:	4603      	mov	r3, r0
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d005      	beq.n	800d34e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d346:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d352:	2b00      	cmp	r3, #0
 800d354:	d016      	beq.n	800d384 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d35a:	4a0d      	ldr	r2, [pc, #52]	; (800d390 <HAL_SPI_IRQHandler+0x1fc>)
 800d35c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d362:	4618      	mov	r0, r3
 800d364:	f7fb f886 	bl	8008474 <HAL_DMA_Abort_IT>
 800d368:	4603      	mov	r3, r0
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d00a      	beq.n	800d384 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d372:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800d37a:	e003      	b.n	800d384 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f7f6 fb23 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d382:	e000      	b.n	800d386 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800d384:	bf00      	nop
    return;
 800d386:	bf00      	nop
  }
}
 800d388:	3720      	adds	r7, #32
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
 800d38e:	bf00      	nop
 800d390:	0800d65f 	.word	0x0800d65f

0800d394 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800d3b0:	bf00      	nop
 800d3b2:	370c      	adds	r7, #12
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ba:	4770      	bx	lr

0800d3bc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b083      	sub	sp, #12
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800d3c4:	bf00      	nop
 800d3c6:	370c      	adds	r7, #12
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr

0800d3d0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800d3d0:	b480      	push	{r7}
 800d3d2:	b083      	sub	sp, #12
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d3de:	b2db      	uxtb	r3, r3
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	370c      	adds	r7, #12
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr

0800d3ec <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b086      	sub	sp, #24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3f8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d3fa:	f7fa fdd3 	bl	8007fa4 <HAL_GetTick>
 800d3fe:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f003 0320 	and.w	r3, r3, #32
 800d40a:	2b20      	cmp	r3, #32
 800d40c:	d03b      	beq.n	800d486 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d40e:	697b      	ldr	r3, [r7, #20]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	685a      	ldr	r2, [r3, #4]
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f022 0220 	bic.w	r2, r2, #32
 800d41c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	685a      	ldr	r2, [r3, #4]
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f022 0202 	bic.w	r2, r2, #2
 800d42c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d42e:	693a      	ldr	r2, [r7, #16]
 800d430:	2164      	movs	r1, #100	; 0x64
 800d432:	6978      	ldr	r0, [r7, #20]
 800d434:	f000 fa9e 	bl	800d974 <SPI_EndRxTxTransaction>
 800d438:	4603      	mov	r3, r0
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d005      	beq.n	800d44a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d43e:	697b      	ldr	r3, [r7, #20]
 800d440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d442:	f043 0220 	orr.w	r2, r3, #32
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	689b      	ldr	r3, [r3, #8]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d10a      	bne.n	800d468 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d452:	2300      	movs	r3, #0
 800d454:	60fb      	str	r3, [r7, #12]
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	60fb      	str	r3, [r7, #12]
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	689b      	ldr	r3, [r3, #8]
 800d464:	60fb      	str	r3, [r7, #12]
 800d466:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	2200      	movs	r2, #0
 800d46c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	2201      	movs	r2, #1
 800d472:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d003      	beq.n	800d486 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d47e:	6978      	ldr	r0, [r7, #20]
 800d480:	f7f6 faa2 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d484:	e002      	b.n	800d48c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800d486:	6978      	ldr	r0, [r7, #20]
 800d488:	f7f6 fa87 	bl	800399a <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d48c:	3718      	adds	r7, #24
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}

0800d492 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d492:	b580      	push	{r7, lr}
 800d494:	b084      	sub	sp, #16
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d49e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d4a0:	f7fa fd80 	bl	8007fa4 <HAL_GetTick>
 800d4a4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f003 0320 	and.w	r3, r3, #32
 800d4b0:	2b20      	cmp	r3, #32
 800d4b2:	d03c      	beq.n	800d52e <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	685a      	ldr	r2, [r3, #4]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f022 0220 	bic.w	r2, r2, #32
 800d4c2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d10d      	bne.n	800d4e8 <SPI_DMAReceiveCplt+0x56>
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d4d4:	d108      	bne.n	800d4e8 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	685a      	ldr	r2, [r3, #4]
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f022 0203 	bic.w	r2, r2, #3
 800d4e4:	605a      	str	r2, [r3, #4]
 800d4e6:	e007      	b.n	800d4f8 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	685a      	ldr	r2, [r3, #4]
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f022 0201 	bic.w	r2, r2, #1
 800d4f6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d4f8:	68ba      	ldr	r2, [r7, #8]
 800d4fa:	2164      	movs	r1, #100	; 0x64
 800d4fc:	68f8      	ldr	r0, [r7, #12]
 800d4fe:	f000 f9e1 	bl	800d8c4 <SPI_EndRxTransaction>
 800d502:	4603      	mov	r3, r0
 800d504:	2b00      	cmp	r3, #0
 800d506:	d002      	beq.n	800d50e <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	2220      	movs	r2, #32
 800d50c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	2200      	movs	r2, #0
 800d512:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2201      	movs	r2, #1
 800d51a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d522:	2b00      	cmp	r3, #0
 800d524:	d003      	beq.n	800d52e <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d526:	68f8      	ldr	r0, [r7, #12]
 800d528:	f7f6 fa4e 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d52c:	e002      	b.n	800d534 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800d52e:	68f8      	ldr	r0, [r7, #12]
 800d530:	f7f6 fa28 	bl	8003984 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d534:	3710      	adds	r7, #16
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}

0800d53a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d53a:	b580      	push	{r7, lr}
 800d53c:	b084      	sub	sp, #16
 800d53e:	af00      	add	r7, sp, #0
 800d540:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d546:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d548:	f7fa fd2c 	bl	8007fa4 <HAL_GetTick>
 800d54c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f003 0320 	and.w	r3, r3, #32
 800d558:	2b20      	cmp	r3, #32
 800d55a:	d030      	beq.n	800d5be <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	685a      	ldr	r2, [r3, #4]
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f022 0220 	bic.w	r2, r2, #32
 800d56a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d56c:	68ba      	ldr	r2, [r7, #8]
 800d56e:	2164      	movs	r1, #100	; 0x64
 800d570:	68f8      	ldr	r0, [r7, #12]
 800d572:	f000 f9ff 	bl	800d974 <SPI_EndRxTxTransaction>
 800d576:	4603      	mov	r3, r0
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d005      	beq.n	800d588 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d580:	f043 0220 	orr.w	r2, r3, #32
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	685a      	ldr	r2, [r3, #4]
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f022 0203 	bic.w	r2, r2, #3
 800d596:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2200      	movs	r2, #0
 800d59c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d003      	beq.n	800d5be <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d5b6:	68f8      	ldr	r0, [r7, #12]
 800d5b8:	f7f6 fa06 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d5bc:	e002      	b.n	800d5c4 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800d5be:	68f8      	ldr	r0, [r7, #12]
 800d5c0:	f7f6 f9f6 	bl	80039b0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d5c4:	3710      	adds	r7, #16
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}

0800d5ca <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d5ca:	b580      	push	{r7, lr}
 800d5cc:	b084      	sub	sp, #16
 800d5ce:	af00      	add	r7, sp, #0
 800d5d0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5d6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800d5d8:	68f8      	ldr	r0, [r7, #12]
 800d5da:	f7ff fedb 	bl	800d394 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d5de:	bf00      	nop
 800d5e0:	3710      	adds	r7, #16
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b084      	sub	sp, #16
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5f2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800d5f4:	68f8      	ldr	r0, [r7, #12]
 800d5f6:	f7ff fed7 	bl	800d3a8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d5fa:	bf00      	nop
 800d5fc:	3710      	adds	r7, #16
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}

0800d602 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d602:	b580      	push	{r7, lr}
 800d604:	b084      	sub	sp, #16
 800d606:	af00      	add	r7, sp, #0
 800d608:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d60e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800d610:	68f8      	ldr	r0, [r7, #12]
 800d612:	f7ff fed3 	bl	800d3bc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d616:	bf00      	nop
 800d618:	3710      	adds	r7, #16
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}

0800d61e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d61e:	b580      	push	{r7, lr}
 800d620:	b084      	sub	sp, #16
 800d622:	af00      	add	r7, sp, #0
 800d624:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d62a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	685a      	ldr	r2, [r3, #4]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f022 0203 	bic.w	r2, r2, #3
 800d63a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d640:	f043 0210 	orr.w	r2, r3, #16
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2201      	movs	r2, #1
 800d64c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d650:	68f8      	ldr	r0, [r7, #12]
 800d652:	f7f6 f9b9 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d656:	bf00      	nop
 800d658:	3710      	adds	r7, #16
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}

0800d65e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d65e:	b580      	push	{r7, lr}
 800d660:	b084      	sub	sp, #16
 800d662:	af00      	add	r7, sp, #0
 800d664:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d66a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2200      	movs	r2, #0
 800d670:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2200      	movs	r2, #0
 800d678:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d67a:	68f8      	ldr	r0, [r7, #12]
 800d67c:	f7f6 f9a4 	bl	80039c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d680:	bf00      	nop
 800d682:	3710      	adds	r7, #16
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}

0800d688 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b088      	sub	sp, #32
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	60f8      	str	r0, [r7, #12]
 800d690:	60b9      	str	r1, [r7, #8]
 800d692:	603b      	str	r3, [r7, #0]
 800d694:	4613      	mov	r3, r2
 800d696:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d698:	f7fa fc84 	bl	8007fa4 <HAL_GetTick>
 800d69c:	4602      	mov	r2, r0
 800d69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a0:	1a9b      	subs	r3, r3, r2
 800d6a2:	683a      	ldr	r2, [r7, #0]
 800d6a4:	4413      	add	r3, r2
 800d6a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d6a8:	f7fa fc7c 	bl	8007fa4 <HAL_GetTick>
 800d6ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d6ae:	4b39      	ldr	r3, [pc, #228]	; (800d794 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	015b      	lsls	r3, r3, #5
 800d6b4:	0d1b      	lsrs	r3, r3, #20
 800d6b6:	69fa      	ldr	r2, [r7, #28]
 800d6b8:	fb02 f303 	mul.w	r3, r2, r3
 800d6bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d6be:	e054      	b.n	800d76a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d6c6:	d050      	beq.n	800d76a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d6c8:	f7fa fc6c 	bl	8007fa4 <HAL_GetTick>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	1ad3      	subs	r3, r2, r3
 800d6d2:	69fa      	ldr	r2, [r7, #28]
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d902      	bls.n	800d6de <SPI_WaitFlagStateUntilTimeout+0x56>
 800d6d8:	69fb      	ldr	r3, [r7, #28]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d13d      	bne.n	800d75a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	685a      	ldr	r2, [r3, #4]
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d6ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	685b      	ldr	r3, [r3, #4]
 800d6f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d6f6:	d111      	bne.n	800d71c <SPI_WaitFlagStateUntilTimeout+0x94>
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	689b      	ldr	r3, [r3, #8]
 800d6fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d700:	d004      	beq.n	800d70c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	689b      	ldr	r3, [r3, #8]
 800d706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d70a:	d107      	bne.n	800d71c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	681a      	ldr	r2, [r3, #0]
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d71a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d720:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d724:	d10f      	bne.n	800d746 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	681a      	ldr	r2, [r3, #0]
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d734:	601a      	str	r2, [r3, #0]
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	681a      	ldr	r2, [r3, #0]
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d744:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	2201      	movs	r2, #1
 800d74a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	2200      	movs	r2, #0
 800d752:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d756:	2303      	movs	r3, #3
 800d758:	e017      	b.n	800d78a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d101      	bne.n	800d764 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d760:	2300      	movs	r3, #0
 800d762:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	3b01      	subs	r3, #1
 800d768:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	689a      	ldr	r2, [r3, #8]
 800d770:	68bb      	ldr	r3, [r7, #8]
 800d772:	4013      	ands	r3, r2
 800d774:	68ba      	ldr	r2, [r7, #8]
 800d776:	429a      	cmp	r2, r3
 800d778:	bf0c      	ite	eq
 800d77a:	2301      	moveq	r3, #1
 800d77c:	2300      	movne	r3, #0
 800d77e:	b2db      	uxtb	r3, r3
 800d780:	461a      	mov	r2, r3
 800d782:	79fb      	ldrb	r3, [r7, #7]
 800d784:	429a      	cmp	r2, r3
 800d786:	d19b      	bne.n	800d6c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d788:	2300      	movs	r3, #0
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3720      	adds	r7, #32
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	200001c0 	.word	0x200001c0

0800d798 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b08a      	sub	sp, #40	; 0x28
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	60f8      	str	r0, [r7, #12]
 800d7a0:	60b9      	str	r1, [r7, #8]
 800d7a2:	607a      	str	r2, [r7, #4]
 800d7a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d7aa:	f7fa fbfb 	bl	8007fa4 <HAL_GetTick>
 800d7ae:	4602      	mov	r2, r0
 800d7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b2:	1a9b      	subs	r3, r3, r2
 800d7b4:	683a      	ldr	r2, [r7, #0]
 800d7b6:	4413      	add	r3, r2
 800d7b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d7ba:	f7fa fbf3 	bl	8007fa4 <HAL_GetTick>
 800d7be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	330c      	adds	r3, #12
 800d7c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d7c8:	4b3d      	ldr	r3, [pc, #244]	; (800d8c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	4613      	mov	r3, r2
 800d7ce:	009b      	lsls	r3, r3, #2
 800d7d0:	4413      	add	r3, r2
 800d7d2:	00da      	lsls	r2, r3, #3
 800d7d4:	1ad3      	subs	r3, r2, r3
 800d7d6:	0d1b      	lsrs	r3, r3, #20
 800d7d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7da:	fb02 f303 	mul.w	r3, r2, r3
 800d7de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d7e0:	e060      	b.n	800d8a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d7e8:	d107      	bne.n	800d7fa <SPI_WaitFifoStateUntilTimeout+0x62>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d104      	bne.n	800d7fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	781b      	ldrb	r3, [r3, #0]
 800d7f4:	b2db      	uxtb	r3, r3
 800d7f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d7f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d800:	d050      	beq.n	800d8a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d802:	f7fa fbcf 	bl	8007fa4 <HAL_GetTick>
 800d806:	4602      	mov	r2, r0
 800d808:	6a3b      	ldr	r3, [r7, #32]
 800d80a:	1ad3      	subs	r3, r2, r3
 800d80c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d80e:	429a      	cmp	r2, r3
 800d810:	d902      	bls.n	800d818 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d814:	2b00      	cmp	r3, #0
 800d816:	d13d      	bne.n	800d894 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	685a      	ldr	r2, [r3, #4]
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d826:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d830:	d111      	bne.n	800d856 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d83a:	d004      	beq.n	800d846 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	689b      	ldr	r3, [r3, #8]
 800d840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d844:	d107      	bne.n	800d856 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	681a      	ldr	r2, [r3, #0]
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d854:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d85a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d85e:	d10f      	bne.n	800d880 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	681a      	ldr	r2, [r3, #0]
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d86e:	601a      	str	r2, [r3, #0]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	681a      	ldr	r2, [r3, #0]
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d87e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d890:	2303      	movs	r3, #3
 800d892:	e010      	b.n	800d8b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d894:	69bb      	ldr	r3, [r7, #24]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d101      	bne.n	800d89e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d89a:	2300      	movs	r3, #0
 800d89c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d89e:	69bb      	ldr	r3, [r7, #24]
 800d8a0:	3b01      	subs	r3, #1
 800d8a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	689a      	ldr	r2, [r3, #8]
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	4013      	ands	r3, r2
 800d8ae:	687a      	ldr	r2, [r7, #4]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d196      	bne.n	800d7e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d8b4:	2300      	movs	r3, #0
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3728      	adds	r7, #40	; 0x28
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
 800d8be:	bf00      	nop
 800d8c0:	200001c0 	.word	0x200001c0

0800d8c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b086      	sub	sp, #24
 800d8c8:	af02      	add	r7, sp, #8
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	60b9      	str	r1, [r7, #8]
 800d8ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	685b      	ldr	r3, [r3, #4]
 800d8d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d8d8:	d111      	bne.n	800d8fe <SPI_EndRxTransaction+0x3a>
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	689b      	ldr	r3, [r3, #8]
 800d8de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8e2:	d004      	beq.n	800d8ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	689b      	ldr	r3, [r3, #8]
 800d8e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d8ec:	d107      	bne.n	800d8fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	681a      	ldr	r2, [r3, #0]
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d8fc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	9300      	str	r3, [sp, #0]
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	2200      	movs	r2, #0
 800d906:	2180      	movs	r1, #128	; 0x80
 800d908:	68f8      	ldr	r0, [r7, #12]
 800d90a:	f7ff febd 	bl	800d688 <SPI_WaitFlagStateUntilTimeout>
 800d90e:	4603      	mov	r3, r0
 800d910:	2b00      	cmp	r3, #0
 800d912:	d007      	beq.n	800d924 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d918:	f043 0220 	orr.w	r2, r3, #32
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d920:	2303      	movs	r3, #3
 800d922:	e023      	b.n	800d96c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d92c:	d11d      	bne.n	800d96a <SPI_EndRxTransaction+0xa6>
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	689b      	ldr	r3, [r3, #8]
 800d932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d936:	d004      	beq.n	800d942 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	689b      	ldr	r3, [r3, #8]
 800d93c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d940:	d113      	bne.n	800d96a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	9300      	str	r3, [sp, #0]
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	2200      	movs	r2, #0
 800d94a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d94e:	68f8      	ldr	r0, [r7, #12]
 800d950:	f7ff ff22 	bl	800d798 <SPI_WaitFifoStateUntilTimeout>
 800d954:	4603      	mov	r3, r0
 800d956:	2b00      	cmp	r3, #0
 800d958:	d007      	beq.n	800d96a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d95e:	f043 0220 	orr.w	r2, r3, #32
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800d966:	2303      	movs	r3, #3
 800d968:	e000      	b.n	800d96c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d96a:	2300      	movs	r3, #0
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b086      	sub	sp, #24
 800d978:	af02      	add	r7, sp, #8
 800d97a:	60f8      	str	r0, [r7, #12]
 800d97c:	60b9      	str	r1, [r7, #8]
 800d97e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	9300      	str	r3, [sp, #0]
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	2200      	movs	r2, #0
 800d988:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d98c:	68f8      	ldr	r0, [r7, #12]
 800d98e:	f7ff ff03 	bl	800d798 <SPI_WaitFifoStateUntilTimeout>
 800d992:	4603      	mov	r3, r0
 800d994:	2b00      	cmp	r3, #0
 800d996:	d007      	beq.n	800d9a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d99c:	f043 0220 	orr.w	r2, r3, #32
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d9a4:	2303      	movs	r3, #3
 800d9a6:	e027      	b.n	800d9f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	9300      	str	r3, [sp, #0]
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	2180      	movs	r1, #128	; 0x80
 800d9b2:	68f8      	ldr	r0, [r7, #12]
 800d9b4:	f7ff fe68 	bl	800d688 <SPI_WaitFlagStateUntilTimeout>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d007      	beq.n	800d9ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9c2:	f043 0220 	orr.w	r2, r3, #32
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d9ca:	2303      	movs	r3, #3
 800d9cc:	e014      	b.n	800d9f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f7ff fedc 	bl	800d798 <SPI_WaitFifoStateUntilTimeout>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d007      	beq.n	800d9f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d9ea:	f043 0220 	orr.w	r2, r3, #32
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	e000      	b.n	800d9f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3710      	adds	r7, #16
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b082      	sub	sp, #8
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d101      	bne.n	800da12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800da0e:	2301      	movs	r3, #1
 800da10:	e049      	b.n	800daa6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da18:	b2db      	uxtb	r3, r3
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d106      	bne.n	800da2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2200      	movs	r2, #0
 800da22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f7f9 f98e 	bl	8006d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2202      	movs	r2, #2
 800da30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681a      	ldr	r2, [r3, #0]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	3304      	adds	r3, #4
 800da3c:	4619      	mov	r1, r3
 800da3e:	4610      	mov	r0, r2
 800da40:	f000 fab6 	bl	800dfb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2201      	movs	r2, #1
 800da48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2201      	movs	r2, #1
 800da50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2201      	movs	r2, #1
 800da58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2201      	movs	r2, #1
 800da60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2201      	movs	r2, #1
 800da68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2201      	movs	r2, #1
 800da70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2201      	movs	r2, #1
 800da78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2201      	movs	r2, #1
 800da88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2201      	movs	r2, #1
 800da90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2201      	movs	r2, #1
 800daa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800daa4:	2300      	movs	r3, #0
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3708      	adds	r7, #8
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
	...

0800dab0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dab0:	b480      	push	{r7}
 800dab2:	b085      	sub	sp, #20
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dabe:	b2db      	uxtb	r3, r3
 800dac0:	2b01      	cmp	r3, #1
 800dac2:	d001      	beq.n	800dac8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800dac4:	2301      	movs	r3, #1
 800dac6:	e04f      	b.n	800db68 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2202      	movs	r2, #2
 800dacc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	68da      	ldr	r2, [r3, #12]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f042 0201 	orr.w	r2, r2, #1
 800dade:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	4a23      	ldr	r2, [pc, #140]	; (800db74 <HAL_TIM_Base_Start_IT+0xc4>)
 800dae6:	4293      	cmp	r3, r2
 800dae8:	d01d      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800daf2:	d018      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a1f      	ldr	r2, [pc, #124]	; (800db78 <HAL_TIM_Base_Start_IT+0xc8>)
 800dafa:	4293      	cmp	r3, r2
 800dafc:	d013      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	4a1e      	ldr	r2, [pc, #120]	; (800db7c <HAL_TIM_Base_Start_IT+0xcc>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d00e      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	4a1c      	ldr	r2, [pc, #112]	; (800db80 <HAL_TIM_Base_Start_IT+0xd0>)
 800db0e:	4293      	cmp	r3, r2
 800db10:	d009      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4a1b      	ldr	r2, [pc, #108]	; (800db84 <HAL_TIM_Base_Start_IT+0xd4>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	d004      	beq.n	800db26 <HAL_TIM_Base_Start_IT+0x76>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a19      	ldr	r2, [pc, #100]	; (800db88 <HAL_TIM_Base_Start_IT+0xd8>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d115      	bne.n	800db52 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	689a      	ldr	r2, [r3, #8]
 800db2c:	4b17      	ldr	r3, [pc, #92]	; (800db8c <HAL_TIM_Base_Start_IT+0xdc>)
 800db2e:	4013      	ands	r3, r2
 800db30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2b06      	cmp	r3, #6
 800db36:	d015      	beq.n	800db64 <HAL_TIM_Base_Start_IT+0xb4>
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db3e:	d011      	beq.n	800db64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	681a      	ldr	r2, [r3, #0]
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f042 0201 	orr.w	r2, r2, #1
 800db4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db50:	e008      	b.n	800db64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	681a      	ldr	r2, [r3, #0]
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	f042 0201 	orr.w	r2, r2, #1
 800db60:	601a      	str	r2, [r3, #0]
 800db62:	e000      	b.n	800db66 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800db66:	2300      	movs	r3, #0
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3714      	adds	r7, #20
 800db6c:	46bd      	mov	sp, r7
 800db6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db72:	4770      	bx	lr
 800db74:	40012c00 	.word	0x40012c00
 800db78:	40000400 	.word	0x40000400
 800db7c:	40000800 	.word	0x40000800
 800db80:	40000c00 	.word	0x40000c00
 800db84:	40013400 	.word	0x40013400
 800db88:	40014000 	.word	0x40014000
 800db8c:	00010007 	.word	0x00010007

0800db90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b082      	sub	sp, #8
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	691b      	ldr	r3, [r3, #16]
 800db9e:	f003 0302 	and.w	r3, r3, #2
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d122      	bne.n	800dbec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	68db      	ldr	r3, [r3, #12]
 800dbac:	f003 0302 	and.w	r3, r3, #2
 800dbb0:	2b02      	cmp	r3, #2
 800dbb2:	d11b      	bne.n	800dbec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f06f 0202 	mvn.w	r2, #2
 800dbbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2201      	movs	r2, #1
 800dbc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	699b      	ldr	r3, [r3, #24]
 800dbca:	f003 0303 	and.w	r3, r3, #3
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d003      	beq.n	800dbda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f000 f9ce 	bl	800df74 <HAL_TIM_IC_CaptureCallback>
 800dbd8:	e005      	b.n	800dbe6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 f9c0 	bl	800df60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f000 f9d1 	bl	800df88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	691b      	ldr	r3, [r3, #16]
 800dbf2:	f003 0304 	and.w	r3, r3, #4
 800dbf6:	2b04      	cmp	r3, #4
 800dbf8:	d122      	bne.n	800dc40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	f003 0304 	and.w	r3, r3, #4
 800dc04:	2b04      	cmp	r3, #4
 800dc06:	d11b      	bne.n	800dc40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f06f 0204 	mvn.w	r2, #4
 800dc10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2202      	movs	r2, #2
 800dc16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	699b      	ldr	r3, [r3, #24]
 800dc1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d003      	beq.n	800dc2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f000 f9a4 	bl	800df74 <HAL_TIM_IC_CaptureCallback>
 800dc2c:	e005      	b.n	800dc3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f996 	bl	800df60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f000 f9a7 	bl	800df88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	2200      	movs	r2, #0
 800dc3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	691b      	ldr	r3, [r3, #16]
 800dc46:	f003 0308 	and.w	r3, r3, #8
 800dc4a:	2b08      	cmp	r3, #8
 800dc4c:	d122      	bne.n	800dc94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	68db      	ldr	r3, [r3, #12]
 800dc54:	f003 0308 	and.w	r3, r3, #8
 800dc58:	2b08      	cmp	r3, #8
 800dc5a:	d11b      	bne.n	800dc94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f06f 0208 	mvn.w	r2, #8
 800dc64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2204      	movs	r2, #4
 800dc6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	69db      	ldr	r3, [r3, #28]
 800dc72:	f003 0303 	and.w	r3, r3, #3
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d003      	beq.n	800dc82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 f97a 	bl	800df74 <HAL_TIM_IC_CaptureCallback>
 800dc80:	e005      	b.n	800dc8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 f96c 	bl	800df60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc88:	6878      	ldr	r0, [r7, #4]
 800dc8a:	f000 f97d 	bl	800df88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2200      	movs	r2, #0
 800dc92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	691b      	ldr	r3, [r3, #16]
 800dc9a:	f003 0310 	and.w	r3, r3, #16
 800dc9e:	2b10      	cmp	r3, #16
 800dca0:	d122      	bne.n	800dce8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	68db      	ldr	r3, [r3, #12]
 800dca8:	f003 0310 	and.w	r3, r3, #16
 800dcac:	2b10      	cmp	r3, #16
 800dcae:	d11b      	bne.n	800dce8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f06f 0210 	mvn.w	r2, #16
 800dcb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2208      	movs	r2, #8
 800dcbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	69db      	ldr	r3, [r3, #28]
 800dcc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d003      	beq.n	800dcd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f000 f950 	bl	800df74 <HAL_TIM_IC_CaptureCallback>
 800dcd4:	e005      	b.n	800dce2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 f942 	bl	800df60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f000 f953 	bl	800df88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2200      	movs	r2, #0
 800dce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	691b      	ldr	r3, [r3, #16]
 800dcee:	f003 0301 	and.w	r3, r3, #1
 800dcf2:	2b01      	cmp	r3, #1
 800dcf4:	d10e      	bne.n	800dd14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	68db      	ldr	r3, [r3, #12]
 800dcfc:	f003 0301 	and.w	r3, r3, #1
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d107      	bne.n	800dd14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f06f 0201 	mvn.w	r2, #1
 800dd0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7f8 f82c 	bl	8005d6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	691b      	ldr	r3, [r3, #16]
 800dd1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd1e:	2b80      	cmp	r3, #128	; 0x80
 800dd20:	d10e      	bne.n	800dd40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	68db      	ldr	r3, [r3, #12]
 800dd28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd2c:	2b80      	cmp	r3, #128	; 0x80
 800dd2e:	d107      	bne.n	800dd40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dd38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dd3a:	6878      	ldr	r0, [r7, #4]
 800dd3c:	f000 fafe 	bl	800e33c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	691b      	ldr	r3, [r3, #16]
 800dd46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dd4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dd4e:	d10e      	bne.n	800dd6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	68db      	ldr	r3, [r3, #12]
 800dd56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd5a:	2b80      	cmp	r3, #128	; 0x80
 800dd5c:	d107      	bne.n	800dd6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800dd66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f000 faf1 	bl	800e350 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	691b      	ldr	r3, [r3, #16]
 800dd74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd78:	2b40      	cmp	r3, #64	; 0x40
 800dd7a:	d10e      	bne.n	800dd9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	68db      	ldr	r3, [r3, #12]
 800dd82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd86:	2b40      	cmp	r3, #64	; 0x40
 800dd88:	d107      	bne.n	800dd9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dd92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f000 f901 	bl	800df9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	691b      	ldr	r3, [r3, #16]
 800dda0:	f003 0320 	and.w	r3, r3, #32
 800dda4:	2b20      	cmp	r3, #32
 800dda6:	d10e      	bne.n	800ddc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	68db      	ldr	r3, [r3, #12]
 800ddae:	f003 0320 	and.w	r3, r3, #32
 800ddb2:	2b20      	cmp	r3, #32
 800ddb4:	d107      	bne.n	800ddc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f06f 0220 	mvn.w	r2, #32
 800ddbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f000 fab1 	bl	800e328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ddc6:	bf00      	nop
 800ddc8:	3708      	adds	r7, #8
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}

0800ddce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
 800ddd6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dde2:	2b01      	cmp	r3, #1
 800dde4:	d101      	bne.n	800ddea <HAL_TIM_ConfigClockSource+0x1c>
 800dde6:	2302      	movs	r3, #2
 800dde8:	e0b6      	b.n	800df58 <HAL_TIM_ConfigClockSource+0x18a>
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2201      	movs	r2, #1
 800ddee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2202      	movs	r2, #2
 800ddf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	689b      	ldr	r3, [r3, #8]
 800de00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800de08:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800de0c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800de14:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	68ba      	ldr	r2, [r7, #8]
 800de1c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de26:	d03e      	beq.n	800dea6 <HAL_TIM_ConfigClockSource+0xd8>
 800de28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de2c:	f200 8087 	bhi.w	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de34:	f000 8086 	beq.w	800df44 <HAL_TIM_ConfigClockSource+0x176>
 800de38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de3c:	d87f      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de3e:	2b70      	cmp	r3, #112	; 0x70
 800de40:	d01a      	beq.n	800de78 <HAL_TIM_ConfigClockSource+0xaa>
 800de42:	2b70      	cmp	r3, #112	; 0x70
 800de44:	d87b      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de46:	2b60      	cmp	r3, #96	; 0x60
 800de48:	d050      	beq.n	800deec <HAL_TIM_ConfigClockSource+0x11e>
 800de4a:	2b60      	cmp	r3, #96	; 0x60
 800de4c:	d877      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de4e:	2b50      	cmp	r3, #80	; 0x50
 800de50:	d03c      	beq.n	800decc <HAL_TIM_ConfigClockSource+0xfe>
 800de52:	2b50      	cmp	r3, #80	; 0x50
 800de54:	d873      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de56:	2b40      	cmp	r3, #64	; 0x40
 800de58:	d058      	beq.n	800df0c <HAL_TIM_ConfigClockSource+0x13e>
 800de5a:	2b40      	cmp	r3, #64	; 0x40
 800de5c:	d86f      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de5e:	2b30      	cmp	r3, #48	; 0x30
 800de60:	d064      	beq.n	800df2c <HAL_TIM_ConfigClockSource+0x15e>
 800de62:	2b30      	cmp	r3, #48	; 0x30
 800de64:	d86b      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de66:	2b20      	cmp	r3, #32
 800de68:	d060      	beq.n	800df2c <HAL_TIM_ConfigClockSource+0x15e>
 800de6a:	2b20      	cmp	r3, #32
 800de6c:	d867      	bhi.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d05c      	beq.n	800df2c <HAL_TIM_ConfigClockSource+0x15e>
 800de72:	2b10      	cmp	r3, #16
 800de74:	d05a      	beq.n	800df2c <HAL_TIM_ConfigClockSource+0x15e>
 800de76:	e062      	b.n	800df3e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	6818      	ldr	r0, [r3, #0]
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	6899      	ldr	r1, [r3, #8]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	685a      	ldr	r2, [r3, #4]
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	68db      	ldr	r3, [r3, #12]
 800de88:	f000 f9a6 	bl	800e1d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800de9a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68ba      	ldr	r2, [r7, #8]
 800dea2:	609a      	str	r2, [r3, #8]
      break;
 800dea4:	e04f      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	6818      	ldr	r0, [r3, #0]
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	6899      	ldr	r1, [r3, #8]
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	685a      	ldr	r2, [r3, #4]
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	f000 f98f 	bl	800e1d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	689a      	ldr	r2, [r3, #8]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dec8:	609a      	str	r2, [r3, #8]
      break;
 800deca:	e03c      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6818      	ldr	r0, [r3, #0]
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	6859      	ldr	r1, [r3, #4]
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	68db      	ldr	r3, [r3, #12]
 800ded8:	461a      	mov	r2, r3
 800deda:	f000 f903 	bl	800e0e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	2150      	movs	r1, #80	; 0x50
 800dee4:	4618      	mov	r0, r3
 800dee6:	f000 f95c 	bl	800e1a2 <TIM_ITRx_SetConfig>
      break;
 800deea:	e02c      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6818      	ldr	r0, [r3, #0]
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	6859      	ldr	r1, [r3, #4]
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	461a      	mov	r2, r3
 800defa:	f000 f922 	bl	800e142 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	2160      	movs	r1, #96	; 0x60
 800df04:	4618      	mov	r0, r3
 800df06:	f000 f94c 	bl	800e1a2 <TIM_ITRx_SetConfig>
      break;
 800df0a:	e01c      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6818      	ldr	r0, [r3, #0]
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	6859      	ldr	r1, [r3, #4]
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	68db      	ldr	r3, [r3, #12]
 800df18:	461a      	mov	r2, r3
 800df1a:	f000 f8e3 	bl	800e0e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	2140      	movs	r1, #64	; 0x40
 800df24:	4618      	mov	r0, r3
 800df26:	f000 f93c 	bl	800e1a2 <TIM_ITRx_SetConfig>
      break;
 800df2a:	e00c      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681a      	ldr	r2, [r3, #0]
 800df30:	683b      	ldr	r3, [r7, #0]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	4619      	mov	r1, r3
 800df36:	4610      	mov	r0, r2
 800df38:	f000 f933 	bl	800e1a2 <TIM_ITRx_SetConfig>
      break;
 800df3c:	e003      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800df3e:	2301      	movs	r3, #1
 800df40:	73fb      	strb	r3, [r7, #15]
      break;
 800df42:	e000      	b.n	800df46 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800df44:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2201      	movs	r2, #1
 800df4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800df56:	7bfb      	ldrb	r3, [r7, #15]
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3710      	adds	r7, #16
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}

0800df60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df60:	b480      	push	{r7}
 800df62:	b083      	sub	sp, #12
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df68:	bf00      	nop
 800df6a:	370c      	adds	r7, #12
 800df6c:	46bd      	mov	sp, r7
 800df6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df72:	4770      	bx	lr

0800df74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df74:	b480      	push	{r7}
 800df76:	b083      	sub	sp, #12
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df7c:	bf00      	nop
 800df7e:	370c      	adds	r7, #12
 800df80:	46bd      	mov	sp, r7
 800df82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df86:	4770      	bx	lr

0800df88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df88:	b480      	push	{r7}
 800df8a:	b083      	sub	sp, #12
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df90:	bf00      	nop
 800df92:	370c      	adds	r7, #12
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	4770      	bx	lr

0800df9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df9c:	b480      	push	{r7}
 800df9e:	b083      	sub	sp, #12
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dfa4:	bf00      	nop
 800dfa6:	370c      	adds	r7, #12
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr

0800dfb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	b085      	sub	sp, #20
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
 800dfb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	4a40      	ldr	r2, [pc, #256]	; (800e0c4 <TIM_Base_SetConfig+0x114>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d013      	beq.n	800dff0 <TIM_Base_SetConfig+0x40>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dfce:	d00f      	beq.n	800dff0 <TIM_Base_SetConfig+0x40>
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	4a3d      	ldr	r2, [pc, #244]	; (800e0c8 <TIM_Base_SetConfig+0x118>)
 800dfd4:	4293      	cmp	r3, r2
 800dfd6:	d00b      	beq.n	800dff0 <TIM_Base_SetConfig+0x40>
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	4a3c      	ldr	r2, [pc, #240]	; (800e0cc <TIM_Base_SetConfig+0x11c>)
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	d007      	beq.n	800dff0 <TIM_Base_SetConfig+0x40>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	4a3b      	ldr	r2, [pc, #236]	; (800e0d0 <TIM_Base_SetConfig+0x120>)
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d003      	beq.n	800dff0 <TIM_Base_SetConfig+0x40>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	4a3a      	ldr	r2, [pc, #232]	; (800e0d4 <TIM_Base_SetConfig+0x124>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d108      	bne.n	800e002 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	68fa      	ldr	r2, [r7, #12]
 800dffe:	4313      	orrs	r3, r2
 800e000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	4a2f      	ldr	r2, [pc, #188]	; (800e0c4 <TIM_Base_SetConfig+0x114>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d01f      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e010:	d01b      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	4a2c      	ldr	r2, [pc, #176]	; (800e0c8 <TIM_Base_SetConfig+0x118>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d017      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	4a2b      	ldr	r2, [pc, #172]	; (800e0cc <TIM_Base_SetConfig+0x11c>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d013      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	4a2a      	ldr	r2, [pc, #168]	; (800e0d0 <TIM_Base_SetConfig+0x120>)
 800e026:	4293      	cmp	r3, r2
 800e028:	d00f      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	4a29      	ldr	r2, [pc, #164]	; (800e0d4 <TIM_Base_SetConfig+0x124>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d00b      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	4a28      	ldr	r2, [pc, #160]	; (800e0d8 <TIM_Base_SetConfig+0x128>)
 800e036:	4293      	cmp	r3, r2
 800e038:	d007      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4a27      	ldr	r2, [pc, #156]	; (800e0dc <TIM_Base_SetConfig+0x12c>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d003      	beq.n	800e04a <TIM_Base_SetConfig+0x9a>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	4a26      	ldr	r2, [pc, #152]	; (800e0e0 <TIM_Base_SetConfig+0x130>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d108      	bne.n	800e05c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e050:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	68fa      	ldr	r2, [r7, #12]
 800e058:	4313      	orrs	r3, r2
 800e05a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	695b      	ldr	r3, [r3, #20]
 800e066:	4313      	orrs	r3, r2
 800e068:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	68fa      	ldr	r2, [r7, #12]
 800e06e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	689a      	ldr	r2, [r3, #8]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	4a10      	ldr	r2, [pc, #64]	; (800e0c4 <TIM_Base_SetConfig+0x114>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d00f      	beq.n	800e0a8 <TIM_Base_SetConfig+0xf8>
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	4a12      	ldr	r2, [pc, #72]	; (800e0d4 <TIM_Base_SetConfig+0x124>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d00b      	beq.n	800e0a8 <TIM_Base_SetConfig+0xf8>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	4a11      	ldr	r2, [pc, #68]	; (800e0d8 <TIM_Base_SetConfig+0x128>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d007      	beq.n	800e0a8 <TIM_Base_SetConfig+0xf8>
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	4a10      	ldr	r2, [pc, #64]	; (800e0dc <TIM_Base_SetConfig+0x12c>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d003      	beq.n	800e0a8 <TIM_Base_SetConfig+0xf8>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	4a0f      	ldr	r2, [pc, #60]	; (800e0e0 <TIM_Base_SetConfig+0x130>)
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	d103      	bne.n	800e0b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	691a      	ldr	r2, [r3, #16]
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	615a      	str	r2, [r3, #20]
}
 800e0b6:	bf00      	nop
 800e0b8:	3714      	adds	r7, #20
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c0:	4770      	bx	lr
 800e0c2:	bf00      	nop
 800e0c4:	40012c00 	.word	0x40012c00
 800e0c8:	40000400 	.word	0x40000400
 800e0cc:	40000800 	.word	0x40000800
 800e0d0:	40000c00 	.word	0x40000c00
 800e0d4:	40013400 	.word	0x40013400
 800e0d8:	40014000 	.word	0x40014000
 800e0dc:	40014400 	.word	0x40014400
 800e0e0:	40014800 	.word	0x40014800

0800e0e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b087      	sub	sp, #28
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	60f8      	str	r0, [r7, #12]
 800e0ec:	60b9      	str	r1, [r7, #8]
 800e0ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	6a1b      	ldr	r3, [r3, #32]
 800e0f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	6a1b      	ldr	r3, [r3, #32]
 800e0fa:	f023 0201 	bic.w	r2, r3, #1
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	699b      	ldr	r3, [r3, #24]
 800e106:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e108:	693b      	ldr	r3, [r7, #16]
 800e10a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e10e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	011b      	lsls	r3, r3, #4
 800e114:	693a      	ldr	r2, [r7, #16]
 800e116:	4313      	orrs	r3, r2
 800e118:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	f023 030a 	bic.w	r3, r3, #10
 800e120:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e122:	697a      	ldr	r2, [r7, #20]
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	4313      	orrs	r3, r2
 800e128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	693a      	ldr	r2, [r7, #16]
 800e12e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	697a      	ldr	r2, [r7, #20]
 800e134:	621a      	str	r2, [r3, #32]
}
 800e136:	bf00      	nop
 800e138:	371c      	adds	r7, #28
 800e13a:	46bd      	mov	sp, r7
 800e13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e140:	4770      	bx	lr

0800e142 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e142:	b480      	push	{r7}
 800e144:	b087      	sub	sp, #28
 800e146:	af00      	add	r7, sp, #0
 800e148:	60f8      	str	r0, [r7, #12]
 800e14a:	60b9      	str	r1, [r7, #8]
 800e14c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	6a1b      	ldr	r3, [r3, #32]
 800e152:	f023 0210 	bic.w	r2, r3, #16
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	699b      	ldr	r3, [r3, #24]
 800e15e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	6a1b      	ldr	r3, [r3, #32]
 800e164:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e16c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	031b      	lsls	r3, r3, #12
 800e172:	697a      	ldr	r2, [r7, #20]
 800e174:	4313      	orrs	r3, r2
 800e176:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e17e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e180:	68bb      	ldr	r3, [r7, #8]
 800e182:	011b      	lsls	r3, r3, #4
 800e184:	693a      	ldr	r2, [r7, #16]
 800e186:	4313      	orrs	r3, r2
 800e188:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	697a      	ldr	r2, [r7, #20]
 800e18e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	693a      	ldr	r2, [r7, #16]
 800e194:	621a      	str	r2, [r3, #32]
}
 800e196:	bf00      	nop
 800e198:	371c      	adds	r7, #28
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr

0800e1a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e1a2:	b480      	push	{r7}
 800e1a4:	b085      	sub	sp, #20
 800e1a6:	af00      	add	r7, sp, #0
 800e1a8:	6078      	str	r0, [r7, #4]
 800e1aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e1ba:	683a      	ldr	r2, [r7, #0]
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	f043 0307 	orr.w	r3, r3, #7
 800e1c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	68fa      	ldr	r2, [r7, #12]
 800e1ca:	609a      	str	r2, [r3, #8]
}
 800e1cc:	bf00      	nop
 800e1ce:	3714      	adds	r7, #20
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d6:	4770      	bx	lr

0800e1d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b087      	sub	sp, #28
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	60f8      	str	r0, [r7, #12]
 800e1e0:	60b9      	str	r1, [r7, #8]
 800e1e2:	607a      	str	r2, [r7, #4]
 800e1e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	689b      	ldr	r3, [r3, #8]
 800e1ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e1f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	021a      	lsls	r2, r3, #8
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	431a      	orrs	r2, r3
 800e1fc:	68bb      	ldr	r3, [r7, #8]
 800e1fe:	4313      	orrs	r3, r2
 800e200:	697a      	ldr	r2, [r7, #20]
 800e202:	4313      	orrs	r3, r2
 800e204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	697a      	ldr	r2, [r7, #20]
 800e20a:	609a      	str	r2, [r3, #8]
}
 800e20c:	bf00      	nop
 800e20e:	371c      	adds	r7, #28
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr

0800e218 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e218:	b480      	push	{r7}
 800e21a:	b085      	sub	sp, #20
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d101      	bne.n	800e230 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e22c:	2302      	movs	r3, #2
 800e22e:	e068      	b.n	800e302 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2201      	movs	r2, #1
 800e234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2202      	movs	r2, #2
 800e23c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	685b      	ldr	r3, [r3, #4]
 800e246:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	4a2e      	ldr	r2, [pc, #184]	; (800e310 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e256:	4293      	cmp	r3, r2
 800e258:	d004      	beq.n	800e264 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	4a2d      	ldr	r2, [pc, #180]	; (800e314 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e260:	4293      	cmp	r3, r2
 800e262:	d108      	bne.n	800e276 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e26a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	685b      	ldr	r3, [r3, #4]
 800e270:	68fa      	ldr	r2, [r7, #12]
 800e272:	4313      	orrs	r3, r2
 800e274:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e27c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	68fa      	ldr	r2, [r7, #12]
 800e284:	4313      	orrs	r3, r2
 800e286:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	68fa      	ldr	r2, [r7, #12]
 800e28e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	4a1e      	ldr	r2, [pc, #120]	; (800e310 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e296:	4293      	cmp	r3, r2
 800e298:	d01d      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e2a2:	d018      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	4a1b      	ldr	r2, [pc, #108]	; (800e318 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	d013      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	4a1a      	ldr	r2, [pc, #104]	; (800e31c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e2b4:	4293      	cmp	r3, r2
 800e2b6:	d00e      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	4a18      	ldr	r2, [pc, #96]	; (800e320 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	d009      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	4a13      	ldr	r2, [pc, #76]	; (800e314 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d004      	beq.n	800e2d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	4a14      	ldr	r2, [pc, #80]	; (800e324 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	d10c      	bne.n	800e2f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e2dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	689b      	ldr	r3, [r3, #8]
 800e2e2:	68ba      	ldr	r2, [r7, #8]
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68ba      	ldr	r2, [r7, #8]
 800e2ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e300:	2300      	movs	r3, #0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3714      	adds	r7, #20
 800e306:	46bd      	mov	sp, r7
 800e308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30c:	4770      	bx	lr
 800e30e:	bf00      	nop
 800e310:	40012c00 	.word	0x40012c00
 800e314:	40013400 	.word	0x40013400
 800e318:	40000400 	.word	0x40000400
 800e31c:	40000800 	.word	0x40000800
 800e320:	40000c00 	.word	0x40000c00
 800e324:	40014000 	.word	0x40014000

0800e328 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e330:	bf00      	nop
 800e332:	370c      	adds	r7, #12
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	4770      	bx	lr

0800e33c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b083      	sub	sp, #12
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e344:	bf00      	nop
 800e346:	370c      	adds	r7, #12
 800e348:	46bd      	mov	sp, r7
 800e34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34e:	4770      	bx	lr

0800e350 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e350:	b480      	push	{r7}
 800e352:	b083      	sub	sp, #12
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e358:	bf00      	nop
 800e35a:	370c      	adds	r7, #12
 800e35c:	46bd      	mov	sp, r7
 800e35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e362:	4770      	bx	lr

0800e364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d101      	bne.n	800e376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e372:	2301      	movs	r3, #1
 800e374:	e040      	b.n	800e3f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d106      	bne.n	800e38c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2200      	movs	r2, #0
 800e382:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f7f8 fd20 	bl	8006dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2224      	movs	r2, #36	; 0x24
 800e390:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	681a      	ldr	r2, [r3, #0]
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f022 0201 	bic.w	r2, r2, #1
 800e3a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f000 fc0a 	bl	800ebbc <UART_SetConfig>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d101      	bne.n	800e3b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e3ae:	2301      	movs	r3, #1
 800e3b0:	e022      	b.n	800e3f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d002      	beq.n	800e3c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 feb6 	bl	800f12c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	685a      	ldr	r2, [r3, #4]
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e3ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	689a      	ldr	r2, [r3, #8]
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e3de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	681a      	ldr	r2, [r3, #0]
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	f042 0201 	orr.w	r2, r2, #1
 800e3ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 ff3d 	bl	800f270 <UART_CheckIdleState>
 800e3f6:	4603      	mov	r3, r0
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	3708      	adds	r7, #8
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b08a      	sub	sp, #40	; 0x28
 800e404:	af00      	add	r7, sp, #0
 800e406:	60f8      	str	r0, [r7, #12]
 800e408:	60b9      	str	r1, [r7, #8]
 800e40a:	4613      	mov	r3, r2
 800e40c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e412:	2b20      	cmp	r3, #32
 800e414:	d142      	bne.n	800e49c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d002      	beq.n	800e422 <HAL_UART_Receive_IT+0x22>
 800e41c:	88fb      	ldrh	r3, [r7, #6]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d101      	bne.n	800e426 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800e422:	2301      	movs	r3, #1
 800e424:	e03b      	b.n	800e49e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e42c:	2b01      	cmp	r3, #1
 800e42e:	d101      	bne.n	800e434 <HAL_UART_Receive_IT+0x34>
 800e430:	2302      	movs	r3, #2
 800e432:	e034      	b.n	800e49e <HAL_UART_Receive_IT+0x9e>
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2200      	movs	r2, #0
 800e440:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	4a18      	ldr	r2, [pc, #96]	; (800e4a8 <HAL_UART_Receive_IT+0xa8>)
 800e448:	4293      	cmp	r3, r2
 800e44a:	d01f      	beq.n	800e48c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	685b      	ldr	r3, [r3, #4]
 800e452:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e456:	2b00      	cmp	r3, #0
 800e458:	d018      	beq.n	800e48c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	e853 3f00 	ldrex	r3, [r3]
 800e466:	613b      	str	r3, [r7, #16]
   return(result);
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e46e:	627b      	str	r3, [r7, #36]	; 0x24
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	461a      	mov	r2, r3
 800e476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e478:	623b      	str	r3, [r7, #32]
 800e47a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e47c:	69f9      	ldr	r1, [r7, #28]
 800e47e:	6a3a      	ldr	r2, [r7, #32]
 800e480:	e841 2300 	strex	r3, r2, [r1]
 800e484:	61bb      	str	r3, [r7, #24]
   return(result);
 800e486:	69bb      	ldr	r3, [r7, #24]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d1e6      	bne.n	800e45a <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e48c:	88fb      	ldrh	r3, [r7, #6]
 800e48e:	461a      	mov	r2, r3
 800e490:	68b9      	ldr	r1, [r7, #8]
 800e492:	68f8      	ldr	r0, [r7, #12]
 800e494:	f000 fffa 	bl	800f48c <UART_Start_Receive_IT>
 800e498:	4603      	mov	r3, r0
 800e49a:	e000      	b.n	800e49e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800e49c:	2302      	movs	r3, #2
  }
}
 800e49e:	4618      	mov	r0, r3
 800e4a0:	3728      	adds	r7, #40	; 0x28
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}
 800e4a6:	bf00      	nop
 800e4a8:	40008000 	.word	0x40008000

0800e4ac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b08a      	sub	sp, #40	; 0x28
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	4613      	mov	r3, r2
 800e4b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e4be:	2b20      	cmp	r3, #32
 800e4c0:	d178      	bne.n	800e5b4 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4c2:	68bb      	ldr	r3, [r7, #8]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d002      	beq.n	800e4ce <HAL_UART_Transmit_DMA+0x22>
 800e4c8:	88fb      	ldrh	r3, [r7, #6]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d101      	bne.n	800e4d2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	e071      	b.n	800e5b6 <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e4d8:	2b01      	cmp	r3, #1
 800e4da:	d101      	bne.n	800e4e0 <HAL_UART_Transmit_DMA+0x34>
 800e4dc:	2302      	movs	r3, #2
 800e4de:	e06a      	b.n	800e5b6 <HAL_UART_Transmit_DMA+0x10a>
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	2201      	movs	r2, #1
 800e4e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	68ba      	ldr	r2, [r7, #8]
 800e4ec:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	88fa      	ldrh	r2, [r7, #6]
 800e4f2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	88fa      	ldrh	r2, [r7, #6]
 800e4fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	2200      	movs	r2, #0
 800e502:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	2221      	movs	r2, #33	; 0x21
 800e50a:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e510:	2b00      	cmp	r3, #0
 800e512:	d02b      	beq.n	800e56c <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e518:	4a29      	ldr	r2, [pc, #164]	; (800e5c0 <HAL_UART_Transmit_DMA+0x114>)
 800e51a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e520:	4a28      	ldr	r2, [pc, #160]	; (800e5c4 <HAL_UART_Transmit_DMA+0x118>)
 800e522:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e528:	4a27      	ldr	r2, [pc, #156]	; (800e5c8 <HAL_UART_Transmit_DMA+0x11c>)
 800e52a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e530:	2200      	movs	r2, #0
 800e532:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e53c:	4619      	mov	r1, r3
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	3328      	adds	r3, #40	; 0x28
 800e544:	461a      	mov	r2, r3
 800e546:	88fb      	ldrh	r3, [r7, #6]
 800e548:	f7f9 fef6 	bl	8008338 <HAL_DMA_Start_IT>
 800e54c:	4603      	mov	r3, r0
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d00c      	beq.n	800e56c <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2210      	movs	r2, #16
 800e556:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	2200      	movs	r2, #0
 800e55e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2220      	movs	r2, #32
 800e566:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800e568:	2301      	movs	r3, #1
 800e56a:	e024      	b.n	800e5b6 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	2240      	movs	r2, #64	; 0x40
 800e572:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	2200      	movs	r2, #0
 800e578:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	3308      	adds	r3, #8
 800e582:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	e853 3f00 	ldrex	r3, [r3]
 800e58a:	613b      	str	r3, [r7, #16]
   return(result);
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e592:	627b      	str	r3, [r7, #36]	; 0x24
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	3308      	adds	r3, #8
 800e59a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e59c:	623a      	str	r2, [r7, #32]
 800e59e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5a0:	69f9      	ldr	r1, [r7, #28]
 800e5a2:	6a3a      	ldr	r2, [r7, #32]
 800e5a4:	e841 2300 	strex	r3, r2, [r1]
 800e5a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e5aa:	69bb      	ldr	r3, [r7, #24]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d1e5      	bne.n	800e57c <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	e000      	b.n	800e5b6 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800e5b4:	2302      	movs	r3, #2
  }
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3728      	adds	r7, #40	; 0x28
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	bf00      	nop
 800e5c0:	0800f733 	.word	0x0800f733
 800e5c4:	0800f7cd 	.word	0x0800f7cd
 800e5c8:	0800f7e9 	.word	0x0800f7e9

0800e5cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b0ba      	sub	sp, #232	; 0xe8
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	69db      	ldr	r3, [r3, #28]
 800e5da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e5f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e5f6:	f640 030f 	movw	r3, #2063	; 0x80f
 800e5fa:	4013      	ands	r3, r2
 800e5fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e600:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e604:	2b00      	cmp	r3, #0
 800e606:	d115      	bne.n	800e634 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e60c:	f003 0320 	and.w	r3, r3, #32
 800e610:	2b00      	cmp	r3, #0
 800e612:	d00f      	beq.n	800e634 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e618:	f003 0320 	and.w	r3, r3, #32
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d009      	beq.n	800e634 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e624:	2b00      	cmp	r3, #0
 800e626:	f000 82a6 	beq.w	800eb76 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	4798      	blx	r3
      }
      return;
 800e632:	e2a0      	b.n	800eb76 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800e634:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e638:	2b00      	cmp	r3, #0
 800e63a:	f000 8117 	beq.w	800e86c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e63e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e642:	f003 0301 	and.w	r3, r3, #1
 800e646:	2b00      	cmp	r3, #0
 800e648:	d106      	bne.n	800e658 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800e64a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e64e:	4b85      	ldr	r3, [pc, #532]	; (800e864 <HAL_UART_IRQHandler+0x298>)
 800e650:	4013      	ands	r3, r2
 800e652:	2b00      	cmp	r3, #0
 800e654:	f000 810a 	beq.w	800e86c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e65c:	f003 0301 	and.w	r3, r3, #1
 800e660:	2b00      	cmp	r3, #0
 800e662:	d011      	beq.n	800e688 <HAL_UART_IRQHandler+0xbc>
 800e664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d00b      	beq.n	800e688 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	2201      	movs	r2, #1
 800e676:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e67e:	f043 0201 	orr.w	r2, r3, #1
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e68c:	f003 0302 	and.w	r3, r3, #2
 800e690:	2b00      	cmp	r3, #0
 800e692:	d011      	beq.n	800e6b8 <HAL_UART_IRQHandler+0xec>
 800e694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e698:	f003 0301 	and.w	r3, r3, #1
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d00b      	beq.n	800e6b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	2202      	movs	r2, #2
 800e6a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e6ae:	f043 0204 	orr.w	r2, r3, #4
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6bc:	f003 0304 	and.w	r3, r3, #4
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d011      	beq.n	800e6e8 <HAL_UART_IRQHandler+0x11c>
 800e6c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e6c8:	f003 0301 	and.w	r3, r3, #1
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00b      	beq.n	800e6e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	2204      	movs	r2, #4
 800e6d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e6de:	f043 0202 	orr.w	r2, r3, #2
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e6e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6ec:	f003 0308 	and.w	r3, r3, #8
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d017      	beq.n	800e724 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e6f8:	f003 0320 	and.w	r3, r3, #32
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d105      	bne.n	800e70c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800e700:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e704:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d00b      	beq.n	800e724 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2208      	movs	r2, #8
 800e712:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e71a:	f043 0208 	orr.w	r2, r3, #8
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e728:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d012      	beq.n	800e756 <HAL_UART_IRQHandler+0x18a>
 800e730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e734:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d00c      	beq.n	800e756 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e744:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e74c:	f043 0220 	orr.w	r2, r3, #32
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	f000 820c 	beq.w	800eb7a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e766:	f003 0320 	and.w	r3, r3, #32
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d00d      	beq.n	800e78a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e76e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e772:	f003 0320 	and.w	r3, r3, #32
 800e776:	2b00      	cmp	r3, #0
 800e778:	d007      	beq.n	800e78a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d003      	beq.n	800e78a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e790:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	689b      	ldr	r3, [r3, #8]
 800e79a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e79e:	2b40      	cmp	r3, #64	; 0x40
 800e7a0:	d005      	beq.n	800e7ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e7a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e7a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d04f      	beq.n	800e84e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	f000 ff5c 	bl	800f66c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	689b      	ldr	r3, [r3, #8]
 800e7ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7be:	2b40      	cmp	r3, #64	; 0x40
 800e7c0:	d141      	bne.n	800e846 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3308      	adds	r3, #8
 800e7c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e7d0:	e853 3f00 	ldrex	r3, [r3]
 800e7d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e7d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e7dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e7e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	3308      	adds	r3, #8
 800e7ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e7ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e7f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e7fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e7fe:	e841 2300 	strex	r3, r2, [r1]
 800e802:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e806:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d1d9      	bne.n	800e7c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e812:	2b00      	cmp	r3, #0
 800e814:	d013      	beq.n	800e83e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e81a:	4a13      	ldr	r2, [pc, #76]	; (800e868 <HAL_UART_IRQHandler+0x29c>)
 800e81c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e822:	4618      	mov	r0, r3
 800e824:	f7f9 fe26 	bl	8008474 <HAL_DMA_Abort_IT>
 800e828:	4603      	mov	r3, r0
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d017      	beq.n	800e85e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e838:	4610      	mov	r0, r2
 800e83a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e83c:	e00f      	b.n	800e85e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f7f4 fdd6 	bl	80033f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e844:	e00b      	b.n	800e85e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f7f4 fdd2 	bl	80033f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e84c:	e007      	b.n	800e85e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f7f4 fdce 	bl	80033f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2200      	movs	r2, #0
 800e858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e85c:	e18d      	b.n	800eb7a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e85e:	bf00      	nop
    return;
 800e860:	e18b      	b.n	800eb7a <HAL_UART_IRQHandler+0x5ae>
 800e862:	bf00      	nop
 800e864:	04000120 	.word	0x04000120
 800e868:	0800f865 	.word	0x0800f865

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e870:	2b01      	cmp	r3, #1
 800e872:	f040 8146 	bne.w	800eb02 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e87a:	f003 0310 	and.w	r3, r3, #16
 800e87e:	2b00      	cmp	r3, #0
 800e880:	f000 813f 	beq.w	800eb02 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e888:	f003 0310 	and.w	r3, r3, #16
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	f000 8138 	beq.w	800eb02 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	2210      	movs	r2, #16
 800e898:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	689b      	ldr	r3, [r3, #8]
 800e8a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8a4:	2b40      	cmp	r3, #64	; 0x40
 800e8a6:	f040 80b4 	bne.w	800ea12 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	685b      	ldr	r3, [r3, #4]
 800e8b2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e8b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	f000 815f 	beq.w	800eb7e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e8c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	f080 8157 	bcs.w	800eb7e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e8d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	f003 0320 	and.w	r3, r3, #32
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	f040 8085 	bne.w	800e9f6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e8f8:	e853 3f00 	ldrex	r3, [r3]
 800e8fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e900:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e908:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	461a      	mov	r2, r3
 800e912:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e916:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e91a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e91e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e922:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e926:	e841 2300 	strex	r3, r2, [r1]
 800e92a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e92e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e932:	2b00      	cmp	r3, #0
 800e934:	d1da      	bne.n	800e8ec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	3308      	adds	r3, #8
 800e93c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e93e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e940:	e853 3f00 	ldrex	r3, [r3]
 800e944:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e948:	f023 0301 	bic.w	r3, r3, #1
 800e94c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	3308      	adds	r3, #8
 800e956:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e95a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e95e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e960:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e962:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e966:	e841 2300 	strex	r3, r2, [r1]
 800e96a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e96c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d1e1      	bne.n	800e936 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	3308      	adds	r3, #8
 800e978:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e97a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e97c:	e853 3f00 	ldrex	r3, [r3]
 800e980:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e982:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e988:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	3308      	adds	r3, #8
 800e992:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e996:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e998:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e99a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e99c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e99e:	e841 2300 	strex	r3, r2, [r1]
 800e9a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e9a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d1e3      	bne.n	800e972 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2220      	movs	r2, #32
 800e9ae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9be:	e853 3f00 	ldrex	r3, [r3]
 800e9c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e9c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e9c6:	f023 0310 	bic.w	r3, r3, #16
 800e9ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	461a      	mov	r2, r3
 800e9d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e9d8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9da:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e9de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e9e0:	e841 2300 	strex	r3, r2, [r1]
 800e9e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e9e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d1e4      	bne.n	800e9b6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7f9 fd01 	bl	80083f8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea02:	b29b      	uxth	r3, r3
 800ea04:	1ad3      	subs	r3, r2, r3
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	4619      	mov	r1, r3
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f000 f8ca 	bl	800eba4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ea10:	e0b5      	b.n	800eb7e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	1ad3      	subs	r3, r2, r3
 800ea22:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ea2c:	b29b      	uxth	r3, r3
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	f000 80a7 	beq.w	800eb82 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800ea34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f000 80a2 	beq.w	800eb82 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea46:	e853 3f00 	ldrex	r3, [r3]
 800ea4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ea4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ea52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	461a      	mov	r2, r3
 800ea5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ea60:	647b      	str	r3, [r7, #68]	; 0x44
 800ea62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ea66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea68:	e841 2300 	strex	r3, r2, [r1]
 800ea6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ea6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d1e4      	bne.n	800ea3e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	3308      	adds	r3, #8
 800ea7a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea7e:	e853 3f00 	ldrex	r3, [r3]
 800ea82:	623b      	str	r3, [r7, #32]
   return(result);
 800ea84:	6a3b      	ldr	r3, [r7, #32]
 800ea86:	f023 0301 	bic.w	r3, r3, #1
 800ea8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	3308      	adds	r3, #8
 800ea94:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ea98:	633a      	str	r2, [r7, #48]	; 0x30
 800ea9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ea9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eaa0:	e841 2300 	strex	r3, r2, [r1]
 800eaa4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800eaa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d1e3      	bne.n	800ea74 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2220      	movs	r2, #32
 800eab0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	2200      	movs	r2, #0
 800eab6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2200      	movs	r2, #0
 800eabc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eac4:	693b      	ldr	r3, [r7, #16]
 800eac6:	e853 3f00 	ldrex	r3, [r3]
 800eaca:	60fb      	str	r3, [r7, #12]
   return(result);
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f023 0310 	bic.w	r3, r3, #16
 800ead2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	461a      	mov	r2, r3
 800eadc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800eae0:	61fb      	str	r3, [r7, #28]
 800eae2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eae4:	69b9      	ldr	r1, [r7, #24]
 800eae6:	69fa      	ldr	r2, [r7, #28]
 800eae8:	e841 2300 	strex	r3, r2, [r1]
 800eaec:	617b      	str	r3, [r7, #20]
   return(result);
 800eaee:	697b      	ldr	r3, [r7, #20]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d1e4      	bne.n	800eabe <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800eaf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800eaf8:	4619      	mov	r1, r3
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f000 f852 	bl	800eba4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eb00:	e03f      	b.n	800eb82 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800eb02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d00e      	beq.n	800eb2c <HAL_UART_IRQHandler+0x560>
 800eb0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eb12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d008      	beq.n	800eb2c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800eb22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	f001 f83d 	bl	800fba4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800eb2a:	e02d      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800eb2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00e      	beq.n	800eb56 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800eb38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eb3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d008      	beq.n	800eb56 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d01c      	beq.n	800eb86 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	4798      	blx	r3
    }
    return;
 800eb54:	e017      	b.n	800eb86 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800eb56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eb5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d012      	beq.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
 800eb62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eb66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d00c      	beq.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 fe8e 	bl	800f890 <UART_EndTransmit_IT>
    return;
 800eb74:	e008      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
      return;
 800eb76:	bf00      	nop
 800eb78:	e006      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
    return;
 800eb7a:	bf00      	nop
 800eb7c:	e004      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
      return;
 800eb7e:	bf00      	nop
 800eb80:	e002      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
      return;
 800eb82:	bf00      	nop
 800eb84:	e000      	b.n	800eb88 <HAL_UART_IRQHandler+0x5bc>
    return;
 800eb86:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800eb88:	37e8      	adds	r7, #232	; 0xe8
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	bd80      	pop	{r7, pc}
 800eb8e:	bf00      	nop

0800eb90 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800eb90:	b480      	push	{r7}
 800eb92:	b083      	sub	sp, #12
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800eb98:	bf00      	nop
 800eb9a:	370c      	adds	r7, #12
 800eb9c:	46bd      	mov	sp, r7
 800eb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba2:	4770      	bx	lr

0800eba4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b083      	sub	sp, #12
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
 800ebac:	460b      	mov	r3, r1
 800ebae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ebb0:	bf00      	nop
 800ebb2:	370c      	adds	r7, #12
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebba:	4770      	bx	lr

0800ebbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ebbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ebc0:	b08a      	sub	sp, #40	; 0x28
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	689a      	ldr	r2, [r3, #8]
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	691b      	ldr	r3, [r3, #16]
 800ebd4:	431a      	orrs	r2, r3
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	695b      	ldr	r3, [r3, #20]
 800ebda:	431a      	orrs	r2, r3
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	69db      	ldr	r3, [r3, #28]
 800ebe0:	4313      	orrs	r3, r2
 800ebe2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	681a      	ldr	r2, [r3, #0]
 800ebea:	4ba4      	ldr	r3, [pc, #656]	; (800ee7c <UART_SetConfig+0x2c0>)
 800ebec:	4013      	ands	r3, r2
 800ebee:	68fa      	ldr	r2, [r7, #12]
 800ebf0:	6812      	ldr	r2, [r2, #0]
 800ebf2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ebf4:	430b      	orrs	r3, r1
 800ebf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	68da      	ldr	r2, [r3, #12]
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	430a      	orrs	r2, r1
 800ec0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	699b      	ldr	r3, [r3, #24]
 800ec12:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	4a99      	ldr	r2, [pc, #612]	; (800ee80 <UART_SetConfig+0x2c4>)
 800ec1a:	4293      	cmp	r3, r2
 800ec1c:	d004      	beq.n	800ec28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	6a1b      	ldr	r3, [r3, #32]
 800ec22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec24:	4313      	orrs	r3, r2
 800ec26:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	689b      	ldr	r3, [r3, #8]
 800ec2e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec38:	430a      	orrs	r2, r1
 800ec3a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4a90      	ldr	r2, [pc, #576]	; (800ee84 <UART_SetConfig+0x2c8>)
 800ec42:	4293      	cmp	r3, r2
 800ec44:	d126      	bne.n	800ec94 <UART_SetConfig+0xd8>
 800ec46:	4b90      	ldr	r3, [pc, #576]	; (800ee88 <UART_SetConfig+0x2cc>)
 800ec48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec4c:	f003 0303 	and.w	r3, r3, #3
 800ec50:	2b03      	cmp	r3, #3
 800ec52:	d81b      	bhi.n	800ec8c <UART_SetConfig+0xd0>
 800ec54:	a201      	add	r2, pc, #4	; (adr r2, 800ec5c <UART_SetConfig+0xa0>)
 800ec56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec5a:	bf00      	nop
 800ec5c:	0800ec6d 	.word	0x0800ec6d
 800ec60:	0800ec7d 	.word	0x0800ec7d
 800ec64:	0800ec75 	.word	0x0800ec75
 800ec68:	0800ec85 	.word	0x0800ec85
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec72:	e116      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ec74:	2302      	movs	r3, #2
 800ec76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec7a:	e112      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ec7c:	2304      	movs	r3, #4
 800ec7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec82:	e10e      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ec84:	2308      	movs	r3, #8
 800ec86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec8a:	e10a      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ec8c:	2310      	movs	r3, #16
 800ec8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec92:	e106      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	4a7c      	ldr	r2, [pc, #496]	; (800ee8c <UART_SetConfig+0x2d0>)
 800ec9a:	4293      	cmp	r3, r2
 800ec9c:	d138      	bne.n	800ed10 <UART_SetConfig+0x154>
 800ec9e:	4b7a      	ldr	r3, [pc, #488]	; (800ee88 <UART_SetConfig+0x2cc>)
 800eca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eca4:	f003 030c 	and.w	r3, r3, #12
 800eca8:	2b0c      	cmp	r3, #12
 800ecaa:	d82d      	bhi.n	800ed08 <UART_SetConfig+0x14c>
 800ecac:	a201      	add	r2, pc, #4	; (adr r2, 800ecb4 <UART_SetConfig+0xf8>)
 800ecae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecb2:	bf00      	nop
 800ecb4:	0800ece9 	.word	0x0800ece9
 800ecb8:	0800ed09 	.word	0x0800ed09
 800ecbc:	0800ed09 	.word	0x0800ed09
 800ecc0:	0800ed09 	.word	0x0800ed09
 800ecc4:	0800ecf9 	.word	0x0800ecf9
 800ecc8:	0800ed09 	.word	0x0800ed09
 800eccc:	0800ed09 	.word	0x0800ed09
 800ecd0:	0800ed09 	.word	0x0800ed09
 800ecd4:	0800ecf1 	.word	0x0800ecf1
 800ecd8:	0800ed09 	.word	0x0800ed09
 800ecdc:	0800ed09 	.word	0x0800ed09
 800ece0:	0800ed09 	.word	0x0800ed09
 800ece4:	0800ed01 	.word	0x0800ed01
 800ece8:	2300      	movs	r3, #0
 800ecea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ecee:	e0d8      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ecf0:	2302      	movs	r3, #2
 800ecf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ecf6:	e0d4      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ecf8:	2304      	movs	r3, #4
 800ecfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ecfe:	e0d0      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed00:	2308      	movs	r3, #8
 800ed02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed06:	e0cc      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed08:	2310      	movs	r3, #16
 800ed0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed0e:	e0c8      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	4a5e      	ldr	r2, [pc, #376]	; (800ee90 <UART_SetConfig+0x2d4>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d125      	bne.n	800ed66 <UART_SetConfig+0x1aa>
 800ed1a:	4b5b      	ldr	r3, [pc, #364]	; (800ee88 <UART_SetConfig+0x2cc>)
 800ed1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed20:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ed24:	2b30      	cmp	r3, #48	; 0x30
 800ed26:	d016      	beq.n	800ed56 <UART_SetConfig+0x19a>
 800ed28:	2b30      	cmp	r3, #48	; 0x30
 800ed2a:	d818      	bhi.n	800ed5e <UART_SetConfig+0x1a2>
 800ed2c:	2b20      	cmp	r3, #32
 800ed2e:	d00a      	beq.n	800ed46 <UART_SetConfig+0x18a>
 800ed30:	2b20      	cmp	r3, #32
 800ed32:	d814      	bhi.n	800ed5e <UART_SetConfig+0x1a2>
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d002      	beq.n	800ed3e <UART_SetConfig+0x182>
 800ed38:	2b10      	cmp	r3, #16
 800ed3a:	d008      	beq.n	800ed4e <UART_SetConfig+0x192>
 800ed3c:	e00f      	b.n	800ed5e <UART_SetConfig+0x1a2>
 800ed3e:	2300      	movs	r3, #0
 800ed40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed44:	e0ad      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed46:	2302      	movs	r3, #2
 800ed48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed4c:	e0a9      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed4e:	2304      	movs	r3, #4
 800ed50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed54:	e0a5      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed56:	2308      	movs	r3, #8
 800ed58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed5c:	e0a1      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed5e:	2310      	movs	r3, #16
 800ed60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed64:	e09d      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	4a4a      	ldr	r2, [pc, #296]	; (800ee94 <UART_SetConfig+0x2d8>)
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d125      	bne.n	800edbc <UART_SetConfig+0x200>
 800ed70:	4b45      	ldr	r3, [pc, #276]	; (800ee88 <UART_SetConfig+0x2cc>)
 800ed72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ed7a:	2bc0      	cmp	r3, #192	; 0xc0
 800ed7c:	d016      	beq.n	800edac <UART_SetConfig+0x1f0>
 800ed7e:	2bc0      	cmp	r3, #192	; 0xc0
 800ed80:	d818      	bhi.n	800edb4 <UART_SetConfig+0x1f8>
 800ed82:	2b80      	cmp	r3, #128	; 0x80
 800ed84:	d00a      	beq.n	800ed9c <UART_SetConfig+0x1e0>
 800ed86:	2b80      	cmp	r3, #128	; 0x80
 800ed88:	d814      	bhi.n	800edb4 <UART_SetConfig+0x1f8>
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d002      	beq.n	800ed94 <UART_SetConfig+0x1d8>
 800ed8e:	2b40      	cmp	r3, #64	; 0x40
 800ed90:	d008      	beq.n	800eda4 <UART_SetConfig+0x1e8>
 800ed92:	e00f      	b.n	800edb4 <UART_SetConfig+0x1f8>
 800ed94:	2300      	movs	r3, #0
 800ed96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ed9a:	e082      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ed9c:	2302      	movs	r3, #2
 800ed9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eda2:	e07e      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800eda4:	2304      	movs	r3, #4
 800eda6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edaa:	e07a      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800edac:	2308      	movs	r3, #8
 800edae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edb2:	e076      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800edb4:	2310      	movs	r3, #16
 800edb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edba:	e072      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	4a35      	ldr	r2, [pc, #212]	; (800ee98 <UART_SetConfig+0x2dc>)
 800edc2:	4293      	cmp	r3, r2
 800edc4:	d12a      	bne.n	800ee1c <UART_SetConfig+0x260>
 800edc6:	4b30      	ldr	r3, [pc, #192]	; (800ee88 <UART_SetConfig+0x2cc>)
 800edc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800edcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800edd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800edd4:	d01a      	beq.n	800ee0c <UART_SetConfig+0x250>
 800edd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800edda:	d81b      	bhi.n	800ee14 <UART_SetConfig+0x258>
 800eddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ede0:	d00c      	beq.n	800edfc <UART_SetConfig+0x240>
 800ede2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ede6:	d815      	bhi.n	800ee14 <UART_SetConfig+0x258>
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d003      	beq.n	800edf4 <UART_SetConfig+0x238>
 800edec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edf0:	d008      	beq.n	800ee04 <UART_SetConfig+0x248>
 800edf2:	e00f      	b.n	800ee14 <UART_SetConfig+0x258>
 800edf4:	2300      	movs	r3, #0
 800edf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800edfa:	e052      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800edfc:	2302      	movs	r3, #2
 800edfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee02:	e04e      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee04:	2304      	movs	r3, #4
 800ee06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee0a:	e04a      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee0c:	2308      	movs	r3, #8
 800ee0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee12:	e046      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee14:	2310      	movs	r3, #16
 800ee16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee1a:	e042      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	4a17      	ldr	r2, [pc, #92]	; (800ee80 <UART_SetConfig+0x2c4>)
 800ee22:	4293      	cmp	r3, r2
 800ee24:	d13a      	bne.n	800ee9c <UART_SetConfig+0x2e0>
 800ee26:	4b18      	ldr	r3, [pc, #96]	; (800ee88 <UART_SetConfig+0x2cc>)
 800ee28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ee30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ee34:	d01a      	beq.n	800ee6c <UART_SetConfig+0x2b0>
 800ee36:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ee3a:	d81b      	bhi.n	800ee74 <UART_SetConfig+0x2b8>
 800ee3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee40:	d00c      	beq.n	800ee5c <UART_SetConfig+0x2a0>
 800ee42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee46:	d815      	bhi.n	800ee74 <UART_SetConfig+0x2b8>
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d003      	beq.n	800ee54 <UART_SetConfig+0x298>
 800ee4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ee50:	d008      	beq.n	800ee64 <UART_SetConfig+0x2a8>
 800ee52:	e00f      	b.n	800ee74 <UART_SetConfig+0x2b8>
 800ee54:	2300      	movs	r3, #0
 800ee56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee5a:	e022      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee5c:	2302      	movs	r3, #2
 800ee5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee62:	e01e      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee64:	2304      	movs	r3, #4
 800ee66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee6a:	e01a      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee6c:	2308      	movs	r3, #8
 800ee6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee72:	e016      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee74:	2310      	movs	r3, #16
 800ee76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ee7a:	e012      	b.n	800eea2 <UART_SetConfig+0x2e6>
 800ee7c:	efff69f3 	.word	0xefff69f3
 800ee80:	40008000 	.word	0x40008000
 800ee84:	40013800 	.word	0x40013800
 800ee88:	40021000 	.word	0x40021000
 800ee8c:	40004400 	.word	0x40004400
 800ee90:	40004800 	.word	0x40004800
 800ee94:	40004c00 	.word	0x40004c00
 800ee98:	40005000 	.word	0x40005000
 800ee9c:	2310      	movs	r3, #16
 800ee9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a9f      	ldr	r2, [pc, #636]	; (800f124 <UART_SetConfig+0x568>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d17a      	bne.n	800efa2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eeac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eeb0:	2b08      	cmp	r3, #8
 800eeb2:	d824      	bhi.n	800eefe <UART_SetConfig+0x342>
 800eeb4:	a201      	add	r2, pc, #4	; (adr r2, 800eebc <UART_SetConfig+0x300>)
 800eeb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeba:	bf00      	nop
 800eebc:	0800eee1 	.word	0x0800eee1
 800eec0:	0800eeff 	.word	0x0800eeff
 800eec4:	0800eee9 	.word	0x0800eee9
 800eec8:	0800eeff 	.word	0x0800eeff
 800eecc:	0800eeef 	.word	0x0800eeef
 800eed0:	0800eeff 	.word	0x0800eeff
 800eed4:	0800eeff 	.word	0x0800eeff
 800eed8:	0800eeff 	.word	0x0800eeff
 800eedc:	0800eef7 	.word	0x0800eef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eee0:	f7fc f8f0 	bl	800b0c4 <HAL_RCC_GetPCLK1Freq>
 800eee4:	61f8      	str	r0, [r7, #28]
        break;
 800eee6:	e010      	b.n	800ef0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eee8:	4b8f      	ldr	r3, [pc, #572]	; (800f128 <UART_SetConfig+0x56c>)
 800eeea:	61fb      	str	r3, [r7, #28]
        break;
 800eeec:	e00d      	b.n	800ef0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eeee:	f7fc f851 	bl	800af94 <HAL_RCC_GetSysClockFreq>
 800eef2:	61f8      	str	r0, [r7, #28]
        break;
 800eef4:	e009      	b.n	800ef0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eefa:	61fb      	str	r3, [r7, #28]
        break;
 800eefc:	e005      	b.n	800ef0a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800eefe:	2300      	movs	r3, #0
 800ef00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ef02:	2301      	movs	r3, #1
 800ef04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ef08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ef0a:	69fb      	ldr	r3, [r7, #28]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	f000 80fb 	beq.w	800f108 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	685a      	ldr	r2, [r3, #4]
 800ef16:	4613      	mov	r3, r2
 800ef18:	005b      	lsls	r3, r3, #1
 800ef1a:	4413      	add	r3, r2
 800ef1c:	69fa      	ldr	r2, [r7, #28]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d305      	bcc.n	800ef2e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	685b      	ldr	r3, [r3, #4]
 800ef26:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ef28:	69fa      	ldr	r2, [r7, #28]
 800ef2a:	429a      	cmp	r2, r3
 800ef2c:	d903      	bls.n	800ef36 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800ef2e:	2301      	movs	r3, #1
 800ef30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ef34:	e0e8      	b.n	800f108 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ef36:	69fb      	ldr	r3, [r7, #28]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	461c      	mov	r4, r3
 800ef3c:	4615      	mov	r5, r2
 800ef3e:	f04f 0200 	mov.w	r2, #0
 800ef42:	f04f 0300 	mov.w	r3, #0
 800ef46:	022b      	lsls	r3, r5, #8
 800ef48:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ef4c:	0222      	lsls	r2, r4, #8
 800ef4e:	68f9      	ldr	r1, [r7, #12]
 800ef50:	6849      	ldr	r1, [r1, #4]
 800ef52:	0849      	lsrs	r1, r1, #1
 800ef54:	2000      	movs	r0, #0
 800ef56:	4688      	mov	r8, r1
 800ef58:	4681      	mov	r9, r0
 800ef5a:	eb12 0a08 	adds.w	sl, r2, r8
 800ef5e:	eb43 0b09 	adc.w	fp, r3, r9
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	685b      	ldr	r3, [r3, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	603b      	str	r3, [r7, #0]
 800ef6a:	607a      	str	r2, [r7, #4]
 800ef6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef70:	4650      	mov	r0, sl
 800ef72:	4659      	mov	r1, fp
 800ef74:	f7f1 fee8 	bl	8000d48 <__aeabi_uldivmod>
 800ef78:	4602      	mov	r2, r0
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	4613      	mov	r3, r2
 800ef7e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ef80:	69bb      	ldr	r3, [r7, #24]
 800ef82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ef86:	d308      	bcc.n	800ef9a <UART_SetConfig+0x3de>
 800ef88:	69bb      	ldr	r3, [r7, #24]
 800ef8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef8e:	d204      	bcs.n	800ef9a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	69ba      	ldr	r2, [r7, #24]
 800ef96:	60da      	str	r2, [r3, #12]
 800ef98:	e0b6      	b.n	800f108 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800efa0:	e0b2      	b.n	800f108 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	69db      	ldr	r3, [r3, #28]
 800efa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800efaa:	d15e      	bne.n	800f06a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800efac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800efb0:	2b08      	cmp	r3, #8
 800efb2:	d828      	bhi.n	800f006 <UART_SetConfig+0x44a>
 800efb4:	a201      	add	r2, pc, #4	; (adr r2, 800efbc <UART_SetConfig+0x400>)
 800efb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efba:	bf00      	nop
 800efbc:	0800efe1 	.word	0x0800efe1
 800efc0:	0800efe9 	.word	0x0800efe9
 800efc4:	0800eff1 	.word	0x0800eff1
 800efc8:	0800f007 	.word	0x0800f007
 800efcc:	0800eff7 	.word	0x0800eff7
 800efd0:	0800f007 	.word	0x0800f007
 800efd4:	0800f007 	.word	0x0800f007
 800efd8:	0800f007 	.word	0x0800f007
 800efdc:	0800efff 	.word	0x0800efff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800efe0:	f7fc f870 	bl	800b0c4 <HAL_RCC_GetPCLK1Freq>
 800efe4:	61f8      	str	r0, [r7, #28]
        break;
 800efe6:	e014      	b.n	800f012 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800efe8:	f7fc f882 	bl	800b0f0 <HAL_RCC_GetPCLK2Freq>
 800efec:	61f8      	str	r0, [r7, #28]
        break;
 800efee:	e010      	b.n	800f012 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eff0:	4b4d      	ldr	r3, [pc, #308]	; (800f128 <UART_SetConfig+0x56c>)
 800eff2:	61fb      	str	r3, [r7, #28]
        break;
 800eff4:	e00d      	b.n	800f012 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eff6:	f7fb ffcd 	bl	800af94 <HAL_RCC_GetSysClockFreq>
 800effa:	61f8      	str	r0, [r7, #28]
        break;
 800effc:	e009      	b.n	800f012 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800effe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f002:	61fb      	str	r3, [r7, #28]
        break;
 800f004:	e005      	b.n	800f012 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800f006:	2300      	movs	r3, #0
 800f008:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f00a:	2301      	movs	r3, #1
 800f00c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800f010:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f012:	69fb      	ldr	r3, [r7, #28]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d077      	beq.n	800f108 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f018:	69fb      	ldr	r3, [r7, #28]
 800f01a:	005a      	lsls	r2, r3, #1
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	685b      	ldr	r3, [r3, #4]
 800f020:	085b      	lsrs	r3, r3, #1
 800f022:	441a      	add	r2, r3
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	685b      	ldr	r3, [r3, #4]
 800f028:	fbb2 f3f3 	udiv	r3, r2, r3
 800f02c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	2b0f      	cmp	r3, #15
 800f032:	d916      	bls.n	800f062 <UART_SetConfig+0x4a6>
 800f034:	69bb      	ldr	r3, [r7, #24]
 800f036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f03a:	d212      	bcs.n	800f062 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f03c:	69bb      	ldr	r3, [r7, #24]
 800f03e:	b29b      	uxth	r3, r3
 800f040:	f023 030f 	bic.w	r3, r3, #15
 800f044:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f046:	69bb      	ldr	r3, [r7, #24]
 800f048:	085b      	lsrs	r3, r3, #1
 800f04a:	b29b      	uxth	r3, r3
 800f04c:	f003 0307 	and.w	r3, r3, #7
 800f050:	b29a      	uxth	r2, r3
 800f052:	8afb      	ldrh	r3, [r7, #22]
 800f054:	4313      	orrs	r3, r2
 800f056:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	8afa      	ldrh	r2, [r7, #22]
 800f05e:	60da      	str	r2, [r3, #12]
 800f060:	e052      	b.n	800f108 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800f062:	2301      	movs	r3, #1
 800f064:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800f068:	e04e      	b.n	800f108 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f06a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f06e:	2b08      	cmp	r3, #8
 800f070:	d827      	bhi.n	800f0c2 <UART_SetConfig+0x506>
 800f072:	a201      	add	r2, pc, #4	; (adr r2, 800f078 <UART_SetConfig+0x4bc>)
 800f074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f078:	0800f09d 	.word	0x0800f09d
 800f07c:	0800f0a5 	.word	0x0800f0a5
 800f080:	0800f0ad 	.word	0x0800f0ad
 800f084:	0800f0c3 	.word	0x0800f0c3
 800f088:	0800f0b3 	.word	0x0800f0b3
 800f08c:	0800f0c3 	.word	0x0800f0c3
 800f090:	0800f0c3 	.word	0x0800f0c3
 800f094:	0800f0c3 	.word	0x0800f0c3
 800f098:	0800f0bb 	.word	0x0800f0bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f09c:	f7fc f812 	bl	800b0c4 <HAL_RCC_GetPCLK1Freq>
 800f0a0:	61f8      	str	r0, [r7, #28]
        break;
 800f0a2:	e014      	b.n	800f0ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f0a4:	f7fc f824 	bl	800b0f0 <HAL_RCC_GetPCLK2Freq>
 800f0a8:	61f8      	str	r0, [r7, #28]
        break;
 800f0aa:	e010      	b.n	800f0ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f0ac:	4b1e      	ldr	r3, [pc, #120]	; (800f128 <UART_SetConfig+0x56c>)
 800f0ae:	61fb      	str	r3, [r7, #28]
        break;
 800f0b0:	e00d      	b.n	800f0ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f0b2:	f7fb ff6f 	bl	800af94 <HAL_RCC_GetSysClockFreq>
 800f0b6:	61f8      	str	r0, [r7, #28]
        break;
 800f0b8:	e009      	b.n	800f0ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f0be:	61fb      	str	r3, [r7, #28]
        break;
 800f0c0:	e005      	b.n	800f0ce <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800f0cc:	bf00      	nop
    }

    if (pclk != 0U)
 800f0ce:	69fb      	ldr	r3, [r7, #28]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d019      	beq.n	800f108 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	085a      	lsrs	r2, r3, #1
 800f0da:	69fb      	ldr	r3, [r7, #28]
 800f0dc:	441a      	add	r2, r3
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f0e8:	69bb      	ldr	r3, [r7, #24]
 800f0ea:	2b0f      	cmp	r3, #15
 800f0ec:	d909      	bls.n	800f102 <UART_SetConfig+0x546>
 800f0ee:	69bb      	ldr	r3, [r7, #24]
 800f0f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0f4:	d205      	bcs.n	800f102 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f0f6:	69bb      	ldr	r3, [r7, #24]
 800f0f8:	b29a      	uxth	r2, r3
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	60da      	str	r2, [r3, #12]
 800f100:	e002      	b.n	800f108 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800f102:	2301      	movs	r3, #1
 800f104:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	2200      	movs	r2, #0
 800f10c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2200      	movs	r2, #0
 800f112:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800f114:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800f118:	4618      	mov	r0, r3
 800f11a:	3728      	adds	r7, #40	; 0x28
 800f11c:	46bd      	mov	sp, r7
 800f11e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f122:	bf00      	nop
 800f124:	40008000 	.word	0x40008000
 800f128:	00f42400 	.word	0x00f42400

0800f12c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f12c:	b480      	push	{r7}
 800f12e:	b083      	sub	sp, #12
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f138:	f003 0301 	and.w	r3, r3, #1
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d00a      	beq.n	800f156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	685b      	ldr	r3, [r3, #4]
 800f146:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	430a      	orrs	r2, r1
 800f154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f15a:	f003 0302 	and.w	r3, r3, #2
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d00a      	beq.n	800f178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	685b      	ldr	r3, [r3, #4]
 800f168:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	430a      	orrs	r2, r1
 800f176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f17c:	f003 0304 	and.w	r3, r3, #4
 800f180:	2b00      	cmp	r3, #0
 800f182:	d00a      	beq.n	800f19a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	685b      	ldr	r3, [r3, #4]
 800f18a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	430a      	orrs	r2, r1
 800f198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f19e:	f003 0308 	and.w	r3, r3, #8
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d00a      	beq.n	800f1bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	685b      	ldr	r3, [r3, #4]
 800f1ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	430a      	orrs	r2, r1
 800f1ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1c0:	f003 0310 	and.w	r3, r3, #16
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d00a      	beq.n	800f1de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	689b      	ldr	r3, [r3, #8]
 800f1ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	430a      	orrs	r2, r1
 800f1dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1e2:	f003 0320 	and.w	r3, r3, #32
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d00a      	beq.n	800f200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	689b      	ldr	r3, [r3, #8]
 800f1f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	430a      	orrs	r2, r1
 800f1fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d01a      	beq.n	800f242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	430a      	orrs	r2, r1
 800f220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f226:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f22a:	d10a      	bne.n	800f242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	685b      	ldr	r3, [r3, #4]
 800f232:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	430a      	orrs	r2, r1
 800f240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d00a      	beq.n	800f264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	430a      	orrs	r2, r1
 800f262:	605a      	str	r2, [r3, #4]
  }
}
 800f264:	bf00      	nop
 800f266:	370c      	adds	r7, #12
 800f268:	46bd      	mov	sp, r7
 800f26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26e:	4770      	bx	lr

0800f270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f270:	b580      	push	{r7, lr}
 800f272:	b086      	sub	sp, #24
 800f274:	af02      	add	r7, sp, #8
 800f276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	2200      	movs	r2, #0
 800f27c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f280:	f7f8 fe90 	bl	8007fa4 <HAL_GetTick>
 800f284:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	f003 0308 	and.w	r3, r3, #8
 800f290:	2b08      	cmp	r3, #8
 800f292:	d10e      	bne.n	800f2b2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f294:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f298:	9300      	str	r3, [sp, #0]
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	2200      	movs	r2, #0
 800f29e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f2a2:	6878      	ldr	r0, [r7, #4]
 800f2a4:	f000 f82d 	bl	800f302 <UART_WaitOnFlagUntilTimeout>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d001      	beq.n	800f2b2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2ae:	2303      	movs	r3, #3
 800f2b0:	e023      	b.n	800f2fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f003 0304 	and.w	r3, r3, #4
 800f2bc:	2b04      	cmp	r3, #4
 800f2be:	d10e      	bne.n	800f2de <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f2c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f2c4:	9300      	str	r3, [sp, #0]
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f2ce:	6878      	ldr	r0, [r7, #4]
 800f2d0:	f000 f817 	bl	800f302 <UART_WaitOnFlagUntilTimeout>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d001      	beq.n	800f2de <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2da:	2303      	movs	r3, #3
 800f2dc:	e00d      	b.n	800f2fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2220      	movs	r2, #32
 800f2e2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2220      	movs	r2, #32
 800f2e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800f2f8:	2300      	movs	r3, #0
}
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	3710      	adds	r7, #16
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bd80      	pop	{r7, pc}

0800f302 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f302:	b580      	push	{r7, lr}
 800f304:	b09c      	sub	sp, #112	; 0x70
 800f306:	af00      	add	r7, sp, #0
 800f308:	60f8      	str	r0, [r7, #12]
 800f30a:	60b9      	str	r1, [r7, #8]
 800f30c:	603b      	str	r3, [r7, #0]
 800f30e:	4613      	mov	r3, r2
 800f310:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f312:	e0a5      	b.n	800f460 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f314:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f31a:	f000 80a1 	beq.w	800f460 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f31e:	f7f8 fe41 	bl	8007fa4 <HAL_GetTick>
 800f322:	4602      	mov	r2, r0
 800f324:	683b      	ldr	r3, [r7, #0]
 800f326:	1ad3      	subs	r3, r2, r3
 800f328:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d302      	bcc.n	800f334 <UART_WaitOnFlagUntilTimeout+0x32>
 800f32e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f330:	2b00      	cmp	r3, #0
 800f332:	d13e      	bne.n	800f3b2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f33a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f33c:	e853 3f00 	ldrex	r3, [r3]
 800f340:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f344:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f348:	667b      	str	r3, [r7, #100]	; 0x64
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	461a      	mov	r2, r3
 800f350:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f352:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f354:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f356:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f358:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f35a:	e841 2300 	strex	r3, r2, [r1]
 800f35e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f360:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f362:	2b00      	cmp	r3, #0
 800f364:	d1e6      	bne.n	800f334 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	3308      	adds	r3, #8
 800f36c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f36e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f370:	e853 3f00 	ldrex	r3, [r3]
 800f374:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f378:	f023 0301 	bic.w	r3, r3, #1
 800f37c:	663b      	str	r3, [r7, #96]	; 0x60
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	3308      	adds	r3, #8
 800f384:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f386:	64ba      	str	r2, [r7, #72]	; 0x48
 800f388:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f38a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f38c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f38e:	e841 2300 	strex	r3, r2, [r1]
 800f392:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f396:	2b00      	cmp	r3, #0
 800f398:	d1e5      	bne.n	800f366 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2220      	movs	r2, #32
 800f39e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	2220      	movs	r2, #32
 800f3a4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800f3ae:	2303      	movs	r3, #3
 800f3b0:	e067      	b.n	800f482 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	f003 0304 	and.w	r3, r3, #4
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d04f      	beq.n	800f460 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	69db      	ldr	r3, [r3, #28]
 800f3c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f3ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f3ce:	d147      	bne.n	800f460 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f3d8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3e2:	e853 3f00 	ldrex	r3, [r3]
 800f3e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f3e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f3ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	461a      	mov	r2, r3
 800f3f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f3f8:	637b      	str	r3, [r7, #52]	; 0x34
 800f3fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f3fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f400:	e841 2300 	strex	r3, r2, [r1]
 800f404:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d1e6      	bne.n	800f3da <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	3308      	adds	r3, #8
 800f412:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	e853 3f00 	ldrex	r3, [r3]
 800f41a:	613b      	str	r3, [r7, #16]
   return(result);
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	f023 0301 	bic.w	r3, r3, #1
 800f422:	66bb      	str	r3, [r7, #104]	; 0x68
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	3308      	adds	r3, #8
 800f42a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f42c:	623a      	str	r2, [r7, #32]
 800f42e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f430:	69f9      	ldr	r1, [r7, #28]
 800f432:	6a3a      	ldr	r2, [r7, #32]
 800f434:	e841 2300 	strex	r3, r2, [r1]
 800f438:	61bb      	str	r3, [r7, #24]
   return(result);
 800f43a:	69bb      	ldr	r3, [r7, #24]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d1e5      	bne.n	800f40c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	2220      	movs	r2, #32
 800f444:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	2220      	movs	r2, #32
 800f44a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	2220      	movs	r2, #32
 800f450:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	2200      	movs	r2, #0
 800f458:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800f45c:	2303      	movs	r3, #3
 800f45e:	e010      	b.n	800f482 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	69da      	ldr	r2, [r3, #28]
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	4013      	ands	r3, r2
 800f46a:	68ba      	ldr	r2, [r7, #8]
 800f46c:	429a      	cmp	r2, r3
 800f46e:	bf0c      	ite	eq
 800f470:	2301      	moveq	r3, #1
 800f472:	2300      	movne	r3, #0
 800f474:	b2db      	uxtb	r3, r3
 800f476:	461a      	mov	r2, r3
 800f478:	79fb      	ldrb	r3, [r7, #7]
 800f47a:	429a      	cmp	r2, r3
 800f47c:	f43f af4a 	beq.w	800f314 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f480:	2300      	movs	r3, #0
}
 800f482:	4618      	mov	r0, r3
 800f484:	3770      	adds	r7, #112	; 0x70
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
	...

0800f48c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f48c:	b480      	push	{r7}
 800f48e:	b097      	sub	sp, #92	; 0x5c
 800f490:	af00      	add	r7, sp, #0
 800f492:	60f8      	str	r0, [r7, #12]
 800f494:	60b9      	str	r1, [r7, #8]
 800f496:	4613      	mov	r3, r2
 800f498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	68ba      	ldr	r2, [r7, #8]
 800f49e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	88fa      	ldrh	r2, [r7, #6]
 800f4a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	88fa      	ldrh	r2, [r7, #6]
 800f4ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	689b      	ldr	r3, [r3, #8]
 800f4ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f4be:	d10e      	bne.n	800f4de <UART_Start_Receive_IT+0x52>
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	691b      	ldr	r3, [r3, #16]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d105      	bne.n	800f4d4 <UART_Start_Receive_IT+0x48>
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f4ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f4d2:	e02d      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	22ff      	movs	r2, #255	; 0xff
 800f4d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f4dc:	e028      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	689b      	ldr	r3, [r3, #8]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d10d      	bne.n	800f502 <UART_Start_Receive_IT+0x76>
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	691b      	ldr	r3, [r3, #16]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d104      	bne.n	800f4f8 <UART_Start_Receive_IT+0x6c>
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	22ff      	movs	r2, #255	; 0xff
 800f4f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f4f6:	e01b      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	227f      	movs	r2, #127	; 0x7f
 800f4fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f500:	e016      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	689b      	ldr	r3, [r3, #8]
 800f506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f50a:	d10d      	bne.n	800f528 <UART_Start_Receive_IT+0x9c>
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	691b      	ldr	r3, [r3, #16]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d104      	bne.n	800f51e <UART_Start_Receive_IT+0x92>
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	227f      	movs	r2, #127	; 0x7f
 800f518:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f51c:	e008      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	223f      	movs	r2, #63	; 0x3f
 800f522:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f526:	e003      	b.n	800f530 <UART_Start_Receive_IT+0xa4>
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	2200      	movs	r2, #0
 800f52c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2200      	movs	r2, #0
 800f534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	2222      	movs	r2, #34	; 0x22
 800f53c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	3308      	adds	r3, #8
 800f544:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f548:	e853 3f00 	ldrex	r3, [r3]
 800f54c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f54e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f550:	f043 0301 	orr.w	r3, r3, #1
 800f554:	657b      	str	r3, [r7, #84]	; 0x54
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	3308      	adds	r3, #8
 800f55c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f55e:	64ba      	str	r2, [r7, #72]	; 0x48
 800f560:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f562:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f564:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f566:	e841 2300 	strex	r3, r2, [r1]
 800f56a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f56c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d1e5      	bne.n	800f53e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	689b      	ldr	r3, [r3, #8]
 800f576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f57a:	d107      	bne.n	800f58c <UART_Start_Receive_IT+0x100>
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	691b      	ldr	r3, [r3, #16]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d103      	bne.n	800f58c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	4a24      	ldr	r2, [pc, #144]	; (800f618 <UART_Start_Receive_IT+0x18c>)
 800f588:	665a      	str	r2, [r3, #100]	; 0x64
 800f58a:	e002      	b.n	800f592 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	4a23      	ldr	r2, [pc, #140]	; (800f61c <UART_Start_Receive_IT+0x190>)
 800f590:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	2200      	movs	r2, #0
 800f596:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	691b      	ldr	r3, [r3, #16]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d019      	beq.n	800f5d6 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5aa:	e853 3f00 	ldrex	r3, [r3]
 800f5ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5b2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f5b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	461a      	mov	r2, r3
 800f5be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5c0:	637b      	str	r3, [r7, #52]	; 0x34
 800f5c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f5c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f5c8:	e841 2300 	strex	r3, r2, [r1]
 800f5cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f5ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d1e6      	bne.n	800f5a2 <UART_Start_Receive_IT+0x116>
 800f5d4:	e018      	b.n	800f608 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	e853 3f00 	ldrex	r3, [r3]
 800f5e2:	613b      	str	r3, [r7, #16]
   return(result);
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	f043 0320 	orr.w	r3, r3, #32
 800f5ea:	653b      	str	r3, [r7, #80]	; 0x50
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	461a      	mov	r2, r3
 800f5f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5f4:	623b      	str	r3, [r7, #32]
 800f5f6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f8:	69f9      	ldr	r1, [r7, #28]
 800f5fa:	6a3a      	ldr	r2, [r7, #32]
 800f5fc:	e841 2300 	strex	r3, r2, [r1]
 800f600:	61bb      	str	r3, [r7, #24]
   return(result);
 800f602:	69bb      	ldr	r3, [r7, #24]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d1e6      	bne.n	800f5d6 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800f608:	2300      	movs	r3, #0
}
 800f60a:	4618      	mov	r0, r3
 800f60c:	375c      	adds	r7, #92	; 0x5c
 800f60e:	46bd      	mov	sp, r7
 800f610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f614:	4770      	bx	lr
 800f616:	bf00      	nop
 800f618:	0800fa45 	.word	0x0800fa45
 800f61c:	0800f8e5 	.word	0x0800f8e5

0800f620 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f620:	b480      	push	{r7}
 800f622:	b089      	sub	sp, #36	; 0x24
 800f624:	af00      	add	r7, sp, #0
 800f626:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	e853 3f00 	ldrex	r3, [r3]
 800f634:	60bb      	str	r3, [r7, #8]
   return(result);
 800f636:	68bb      	ldr	r3, [r7, #8]
 800f638:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800f63c:	61fb      	str	r3, [r7, #28]
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	461a      	mov	r2, r3
 800f644:	69fb      	ldr	r3, [r7, #28]
 800f646:	61bb      	str	r3, [r7, #24]
 800f648:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f64a:	6979      	ldr	r1, [r7, #20]
 800f64c:	69ba      	ldr	r2, [r7, #24]
 800f64e:	e841 2300 	strex	r3, r2, [r1]
 800f652:	613b      	str	r3, [r7, #16]
   return(result);
 800f654:	693b      	ldr	r3, [r7, #16]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d1e6      	bne.n	800f628 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2220      	movs	r2, #32
 800f65e:	679a      	str	r2, [r3, #120]	; 0x78
}
 800f660:	bf00      	nop
 800f662:	3724      	adds	r7, #36	; 0x24
 800f664:	46bd      	mov	sp, r7
 800f666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66a:	4770      	bx	lr

0800f66c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f66c:	b480      	push	{r7}
 800f66e:	b095      	sub	sp, #84	; 0x54
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f67a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f67c:	e853 3f00 	ldrex	r3, [r3]
 800f680:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f684:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f688:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	461a      	mov	r2, r3
 800f690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f692:	643b      	str	r3, [r7, #64]	; 0x40
 800f694:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f696:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f698:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f69a:	e841 2300 	strex	r3, r2, [r1]
 800f69e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d1e6      	bne.n	800f674 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	3308      	adds	r3, #8
 800f6ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ae:	6a3b      	ldr	r3, [r7, #32]
 800f6b0:	e853 3f00 	ldrex	r3, [r3]
 800f6b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6b6:	69fb      	ldr	r3, [r7, #28]
 800f6b8:	f023 0301 	bic.w	r3, r3, #1
 800f6bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	3308      	adds	r3, #8
 800f6c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f6c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f6c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f6cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f6ce:	e841 2300 	strex	r3, r2, [r1]
 800f6d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d1e5      	bne.n	800f6a6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f6de:	2b01      	cmp	r3, #1
 800f6e0:	d118      	bne.n	800f714 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	e853 3f00 	ldrex	r3, [r3]
 800f6ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	f023 0310 	bic.w	r3, r3, #16
 800f6f6:	647b      	str	r3, [r7, #68]	; 0x44
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	461a      	mov	r2, r3
 800f6fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f700:	61bb      	str	r3, [r7, #24]
 800f702:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f704:	6979      	ldr	r1, [r7, #20]
 800f706:	69ba      	ldr	r2, [r7, #24]
 800f708:	e841 2300 	strex	r3, r2, [r1]
 800f70c:	613b      	str	r3, [r7, #16]
   return(result);
 800f70e:	693b      	ldr	r3, [r7, #16]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d1e6      	bne.n	800f6e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2220      	movs	r2, #32
 800f718:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2200      	movs	r2, #0
 800f71e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	2200      	movs	r2, #0
 800f724:	665a      	str	r2, [r3, #100]	; 0x64
}
 800f726:	bf00      	nop
 800f728:	3754      	adds	r7, #84	; 0x54
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr

0800f732 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f732:	b580      	push	{r7, lr}
 800f734:	b090      	sub	sp, #64	; 0x40
 800f736:	af00      	add	r7, sp, #0
 800f738:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f73e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f003 0320 	and.w	r3, r3, #32
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d137      	bne.n	800f7be <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800f74e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f750:	2200      	movs	r2, #0
 800f752:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	3308      	adds	r3, #8
 800f75c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f760:	e853 3f00 	ldrex	r3, [r3]
 800f764:	623b      	str	r3, [r7, #32]
   return(result);
 800f766:	6a3b      	ldr	r3, [r7, #32]
 800f768:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f76c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f76e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	3308      	adds	r3, #8
 800f774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f776:	633a      	str	r2, [r7, #48]	; 0x30
 800f778:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f77a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f77c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f77e:	e841 2300 	strex	r3, r2, [r1]
 800f782:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f786:	2b00      	cmp	r3, #0
 800f788:	d1e5      	bne.n	800f756 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f78a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f790:	693b      	ldr	r3, [r7, #16]
 800f792:	e853 3f00 	ldrex	r3, [r3]
 800f796:	60fb      	str	r3, [r7, #12]
   return(result);
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f79e:	637b      	str	r3, [r7, #52]	; 0x34
 800f7a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	461a      	mov	r2, r3
 800f7a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7a8:	61fb      	str	r3, [r7, #28]
 800f7aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7ac:	69b9      	ldr	r1, [r7, #24]
 800f7ae:	69fa      	ldr	r2, [r7, #28]
 800f7b0:	e841 2300 	strex	r3, r2, [r1]
 800f7b4:	617b      	str	r3, [r7, #20]
   return(result);
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d1e6      	bne.n	800f78a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f7bc:	e002      	b.n	800f7c4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800f7be:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f7c0:	f7f3 fe00 	bl	80033c4 <HAL_UART_TxCpltCallback>
}
 800f7c4:	bf00      	nop
 800f7c6:	3740      	adds	r7, #64	; 0x40
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bd80      	pop	{r7, pc}

0800f7cc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b084      	sub	sp, #16
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7d8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f7da:	68f8      	ldr	r0, [r7, #12]
 800f7dc:	f7ff f9d8 	bl	800eb90 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f7e0:	bf00      	nop
 800f7e2:	3710      	adds	r7, #16
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b086      	sub	sp, #24
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f7f6:	697b      	ldr	r3, [r7, #20]
 800f7f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f7fa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f800:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f802:	697b      	ldr	r3, [r7, #20]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	689b      	ldr	r3, [r3, #8]
 800f808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f80c:	2b80      	cmp	r3, #128	; 0x80
 800f80e:	d109      	bne.n	800f824 <UART_DMAError+0x3c>
 800f810:	693b      	ldr	r3, [r7, #16]
 800f812:	2b21      	cmp	r3, #33	; 0x21
 800f814:	d106      	bne.n	800f824 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	2200      	movs	r2, #0
 800f81a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800f81e:	6978      	ldr	r0, [r7, #20]
 800f820:	f7ff fefe 	bl	800f620 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f824:	697b      	ldr	r3, [r7, #20]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	689b      	ldr	r3, [r3, #8]
 800f82a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f82e:	2b40      	cmp	r3, #64	; 0x40
 800f830:	d109      	bne.n	800f846 <UART_DMAError+0x5e>
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	2b22      	cmp	r3, #34	; 0x22
 800f836:	d106      	bne.n	800f846 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	2200      	movs	r2, #0
 800f83c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800f840:	6978      	ldr	r0, [r7, #20]
 800f842:	f7ff ff13 	bl	800f66c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f84c:	f043 0210 	orr.w	r2, r3, #16
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f856:	6978      	ldr	r0, [r7, #20]
 800f858:	f7f3 fdca 	bl	80033f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f85c:	bf00      	nop
 800f85e:	3718      	adds	r7, #24
 800f860:	46bd      	mov	sp, r7
 800f862:	bd80      	pop	{r7, pc}

0800f864 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b084      	sub	sp, #16
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f870:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	2200      	movs	r2, #0
 800f876:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	2200      	movs	r2, #0
 800f87e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f882:	68f8      	ldr	r0, [r7, #12]
 800f884:	f7f3 fdb4 	bl	80033f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f888:	bf00      	nop
 800f88a:	3710      	adds	r7, #16
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd80      	pop	{r7, pc}

0800f890 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b088      	sub	sp, #32
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	e853 3f00 	ldrex	r3, [r3]
 800f8a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8a6:	68bb      	ldr	r3, [r7, #8]
 800f8a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f8ac:	61fb      	str	r3, [r7, #28]
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	69fb      	ldr	r3, [r7, #28]
 800f8b6:	61bb      	str	r3, [r7, #24]
 800f8b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ba:	6979      	ldr	r1, [r7, #20]
 800f8bc:	69ba      	ldr	r2, [r7, #24]
 800f8be:	e841 2300 	strex	r3, r2, [r1]
 800f8c2:	613b      	str	r3, [r7, #16]
   return(result);
 800f8c4:	693b      	ldr	r3, [r7, #16]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d1e6      	bne.n	800f898 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	2220      	movs	r2, #32
 800f8ce:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f8d6:	6878      	ldr	r0, [r7, #4]
 800f8d8:	f7f3 fd74 	bl	80033c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f8dc:	bf00      	nop
 800f8de:	3720      	adds	r7, #32
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	bd80      	pop	{r7, pc}

0800f8e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b096      	sub	sp, #88	; 0x58
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f8f2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8fa:	2b22      	cmp	r3, #34	; 0x22
 800f8fc:	f040 8094 	bne.w	800fa28 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f906:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f90a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f90e:	b2d9      	uxtb	r1, r3
 800f910:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f914:	b2da      	uxtb	r2, r3
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f91a:	400a      	ands	r2, r1
 800f91c:	b2d2      	uxtb	r2, r2
 800f91e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f924:	1c5a      	adds	r2, r3, #1
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f930:	b29b      	uxth	r3, r3
 800f932:	3b01      	subs	r3, #1
 800f934:	b29a      	uxth	r2, r3
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f942:	b29b      	uxth	r3, r3
 800f944:	2b00      	cmp	r3, #0
 800f946:	d179      	bne.n	800fa3c <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f950:	e853 3f00 	ldrex	r3, [r3]
 800f954:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f95c:	653b      	str	r3, [r7, #80]	; 0x50
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	461a      	mov	r2, r3
 800f964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f966:	647b      	str	r3, [r7, #68]	; 0x44
 800f968:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f96a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f96c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f96e:	e841 2300 	strex	r3, r2, [r1]
 800f972:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f976:	2b00      	cmp	r3, #0
 800f978:	d1e6      	bne.n	800f948 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	3308      	adds	r3, #8
 800f980:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f984:	e853 3f00 	ldrex	r3, [r3]
 800f988:	623b      	str	r3, [r7, #32]
   return(result);
 800f98a:	6a3b      	ldr	r3, [r7, #32]
 800f98c:	f023 0301 	bic.w	r3, r3, #1
 800f990:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	3308      	adds	r3, #8
 800f998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f99a:	633a      	str	r2, [r7, #48]	; 0x30
 800f99c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f99e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f9a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f9a2:	e841 2300 	strex	r3, r2, [r1]
 800f9a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d1e5      	bne.n	800f97a <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	2220      	movs	r2, #32
 800f9b2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f9be:	2b01      	cmp	r3, #1
 800f9c0:	d12e      	bne.n	800fa20 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	e853 3f00 	ldrex	r3, [r3]
 800f9d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f023 0310 	bic.w	r3, r3, #16
 800f9dc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f9e6:	61fb      	str	r3, [r7, #28]
 800f9e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9ea:	69b9      	ldr	r1, [r7, #24]
 800f9ec:	69fa      	ldr	r2, [r7, #28]
 800f9ee:	e841 2300 	strex	r3, r2, [r1]
 800f9f2:	617b      	str	r3, [r7, #20]
   return(result);
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d1e6      	bne.n	800f9c8 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	69db      	ldr	r3, [r3, #28]
 800fa00:	f003 0310 	and.w	r3, r3, #16
 800fa04:	2b10      	cmp	r3, #16
 800fa06:	d103      	bne.n	800fa10 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	2210      	movs	r2, #16
 800fa0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800fa16:	4619      	mov	r1, r3
 800fa18:	6878      	ldr	r0, [r7, #4]
 800fa1a:	f7ff f8c3 	bl	800eba4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fa1e:	e00d      	b.n	800fa3c <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f7f3 fcff 	bl	8003424 <HAL_UART_RxCpltCallback>
}
 800fa26:	e009      	b.n	800fa3c <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	8b1b      	ldrh	r3, [r3, #24]
 800fa2e:	b29a      	uxth	r2, r3
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	f042 0208 	orr.w	r2, r2, #8
 800fa38:	b292      	uxth	r2, r2
 800fa3a:	831a      	strh	r2, [r3, #24]
}
 800fa3c:	bf00      	nop
 800fa3e:	3758      	adds	r7, #88	; 0x58
 800fa40:	46bd      	mov	sp, r7
 800fa42:	bd80      	pop	{r7, pc}

0800fa44 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b096      	sub	sp, #88	; 0x58
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fa52:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fa5a:	2b22      	cmp	r3, #34	; 0x22
 800fa5c:	f040 8094 	bne.w	800fb88 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800fa66:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa6e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800fa70:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800fa74:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800fa78:	4013      	ands	r3, r2
 800fa7a:	b29a      	uxth	r2, r3
 800fa7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa7e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa84:	1c9a      	adds	r2, r3, #2
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	3b01      	subs	r3, #1
 800fa94:	b29a      	uxth	r2, r3
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800faa2:	b29b      	uxth	r3, r3
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d179      	bne.n	800fb9c <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fab0:	e853 3f00 	ldrex	r3, [r3]
 800fab4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fab8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fabc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	461a      	mov	r2, r3
 800fac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fac6:	643b      	str	r3, [r7, #64]	; 0x40
 800fac8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800facc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800face:	e841 2300 	strex	r3, r2, [r1]
 800fad2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d1e6      	bne.n	800faa8 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	3308      	adds	r3, #8
 800fae0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae2:	6a3b      	ldr	r3, [r7, #32]
 800fae4:	e853 3f00 	ldrex	r3, [r3]
 800fae8:	61fb      	str	r3, [r7, #28]
   return(result);
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	f023 0301 	bic.w	r3, r3, #1
 800faf0:	64bb      	str	r3, [r7, #72]	; 0x48
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	3308      	adds	r3, #8
 800faf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fafa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fafc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fafe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fb00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb02:	e841 2300 	strex	r3, r2, [r1]
 800fb06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fb08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d1e5      	bne.n	800fada <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2220      	movs	r2, #32
 800fb12:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2200      	movs	r2, #0
 800fb18:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fb1e:	2b01      	cmp	r3, #1
 800fb20:	d12e      	bne.n	800fb80 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	2200      	movs	r2, #0
 800fb26:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	e853 3f00 	ldrex	r3, [r3]
 800fb34:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	f023 0310 	bic.w	r3, r3, #16
 800fb3c:	647b      	str	r3, [r7, #68]	; 0x44
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	461a      	mov	r2, r3
 800fb44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb46:	61bb      	str	r3, [r7, #24]
 800fb48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb4a:	6979      	ldr	r1, [r7, #20]
 800fb4c:	69ba      	ldr	r2, [r7, #24]
 800fb4e:	e841 2300 	strex	r3, r2, [r1]
 800fb52:	613b      	str	r3, [r7, #16]
   return(result);
 800fb54:	693b      	ldr	r3, [r7, #16]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d1e6      	bne.n	800fb28 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	69db      	ldr	r3, [r3, #28]
 800fb60:	f003 0310 	and.w	r3, r3, #16
 800fb64:	2b10      	cmp	r3, #16
 800fb66:	d103      	bne.n	800fb70 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	2210      	movs	r2, #16
 800fb6e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800fb76:	4619      	mov	r1, r3
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f7ff f813 	bl	800eba4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fb7e:	e00d      	b.n	800fb9c <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800fb80:	6878      	ldr	r0, [r7, #4]
 800fb82:	f7f3 fc4f 	bl	8003424 <HAL_UART_RxCpltCallback>
}
 800fb86:	e009      	b.n	800fb9c <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	8b1b      	ldrh	r3, [r3, #24]
 800fb8e:	b29a      	uxth	r2, r3
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	f042 0208 	orr.w	r2, r2, #8
 800fb98:	b292      	uxth	r2, r2
 800fb9a:	831a      	strh	r2, [r3, #24]
}
 800fb9c:	bf00      	nop
 800fb9e:	3758      	adds	r7, #88	; 0x58
 800fba0:	46bd      	mov	sp, r7
 800fba2:	bd80      	pop	{r7, pc}

0800fba4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fba4:	b480      	push	{r7}
 800fba6:	b083      	sub	sp, #12
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fbac:	bf00      	nop
 800fbae:	370c      	adds	r7, #12
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb6:	4770      	bx	lr

0800fbb8 <__NVIC_SetPriority>:
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b083      	sub	sp, #12
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	6039      	str	r1, [r7, #0]
 800fbc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fbc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	db0a      	blt.n	800fbe2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	b2da      	uxtb	r2, r3
 800fbd0:	490c      	ldr	r1, [pc, #48]	; (800fc04 <__NVIC_SetPriority+0x4c>)
 800fbd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbd6:	0112      	lsls	r2, r2, #4
 800fbd8:	b2d2      	uxtb	r2, r2
 800fbda:	440b      	add	r3, r1
 800fbdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800fbe0:	e00a      	b.n	800fbf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	b2da      	uxtb	r2, r3
 800fbe6:	4908      	ldr	r1, [pc, #32]	; (800fc08 <__NVIC_SetPriority+0x50>)
 800fbe8:	79fb      	ldrb	r3, [r7, #7]
 800fbea:	f003 030f 	and.w	r3, r3, #15
 800fbee:	3b04      	subs	r3, #4
 800fbf0:	0112      	lsls	r2, r2, #4
 800fbf2:	b2d2      	uxtb	r2, r2
 800fbf4:	440b      	add	r3, r1
 800fbf6:	761a      	strb	r2, [r3, #24]
}
 800fbf8:	bf00      	nop
 800fbfa:	370c      	adds	r7, #12
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc02:	4770      	bx	lr
 800fc04:	e000e100 	.word	0xe000e100
 800fc08:	e000ed00 	.word	0xe000ed00

0800fc0c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fc10:	4b05      	ldr	r3, [pc, #20]	; (800fc28 <SysTick_Handler+0x1c>)
 800fc12:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fc14:	f002 fb1c 	bl	8012250 <xTaskGetSchedulerState>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	2b01      	cmp	r3, #1
 800fc1c:	d001      	beq.n	800fc22 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fc1e:	f003 fa03 	bl	8013028 <xPortSysTickHandler>
  }
}
 800fc22:	bf00      	nop
 800fc24:	bd80      	pop	{r7, pc}
 800fc26:	bf00      	nop
 800fc28:	e000e010 	.word	0xe000e010

0800fc2c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fc2c:	b580      	push	{r7, lr}
 800fc2e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fc30:	2100      	movs	r1, #0
 800fc32:	f06f 0004 	mvn.w	r0, #4
 800fc36:	f7ff ffbf 	bl	800fbb8 <__NVIC_SetPriority>
#endif
}
 800fc3a:	bf00      	nop
 800fc3c:	bd80      	pop	{r7, pc}
	...

0800fc40 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b082      	sub	sp, #8
 800fc44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc46:	f3ef 8305 	mrs	r3, IPSR
 800fc4a:	603b      	str	r3, [r7, #0]
  return(result);
 800fc4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d003      	beq.n	800fc5a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fc52:	f06f 0305 	mvn.w	r3, #5
 800fc56:	607b      	str	r3, [r7, #4]
 800fc58:	e00f      	b.n	800fc7a <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fc5a:	4b0a      	ldr	r3, [pc, #40]	; (800fc84 <osKernelInitialize+0x44>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d108      	bne.n	800fc74 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800fc62:	4809      	ldr	r0, [pc, #36]	; (800fc88 <osKernelInitialize+0x48>)
 800fc64:	f003 fbd0 	bl	8013408 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800fc68:	4b06      	ldr	r3, [pc, #24]	; (800fc84 <osKernelInitialize+0x44>)
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fc6e:	2300      	movs	r3, #0
 800fc70:	607b      	str	r3, [r7, #4]
 800fc72:	e002      	b.n	800fc7a <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800fc74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc78:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fc7a:	687b      	ldr	r3, [r7, #4]
}
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	3708      	adds	r7, #8
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}
 800fc84:	20003580 	.word	0x20003580
 800fc88:	200001f8 	.word	0x200001f8

0800fc8c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b082      	sub	sp, #8
 800fc90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc92:	f3ef 8305 	mrs	r3, IPSR
 800fc96:	603b      	str	r3, [r7, #0]
  return(result);
 800fc98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d003      	beq.n	800fca6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800fc9e:	f06f 0305 	mvn.w	r3, #5
 800fca2:	607b      	str	r3, [r7, #4]
 800fca4:	e010      	b.n	800fcc8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fca6:	4b0b      	ldr	r3, [pc, #44]	; (800fcd4 <osKernelStart+0x48>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	2b01      	cmp	r3, #1
 800fcac:	d109      	bne.n	800fcc2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fcae:	f7ff ffbd 	bl	800fc2c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fcb2:	4b08      	ldr	r3, [pc, #32]	; (800fcd4 <osKernelStart+0x48>)
 800fcb4:	2202      	movs	r2, #2
 800fcb6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fcb8:	f001 fe6e 	bl	8011998 <vTaskStartScheduler>
      stat = osOK;
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	607b      	str	r3, [r7, #4]
 800fcc0:	e002      	b.n	800fcc8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fcc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fcc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fcc8:	687b      	ldr	r3, [r7, #4]
}
 800fcca:	4618      	mov	r0, r3
 800fccc:	3708      	adds	r7, #8
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bd80      	pop	{r7, pc}
 800fcd2:	bf00      	nop
 800fcd4:	20003580 	.word	0x20003580

0800fcd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b08e      	sub	sp, #56	; 0x38
 800fcdc:	af04      	add	r7, sp, #16
 800fcde:	60f8      	str	r0, [r7, #12]
 800fce0:	60b9      	str	r1, [r7, #8]
 800fce2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fce4:	2300      	movs	r3, #0
 800fce6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fce8:	f3ef 8305 	mrs	r3, IPSR
 800fcec:	617b      	str	r3, [r7, #20]
  return(result);
 800fcee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d17e      	bne.n	800fdf2 <osThreadNew+0x11a>
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d07b      	beq.n	800fdf2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fcfa:	2380      	movs	r3, #128	; 0x80
 800fcfc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fcfe:	2318      	movs	r3, #24
 800fd00:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fd02:	2300      	movs	r3, #0
 800fd04:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800fd06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fd0a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d045      	beq.n	800fd9e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d002      	beq.n	800fd20 <osThreadNew+0x48>
        name = attr->name;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	699b      	ldr	r3, [r3, #24]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d002      	beq.n	800fd2e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	699b      	ldr	r3, [r3, #24]
 800fd2c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fd2e:	69fb      	ldr	r3, [r7, #28]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d008      	beq.n	800fd46 <osThreadNew+0x6e>
 800fd34:	69fb      	ldr	r3, [r7, #28]
 800fd36:	2b38      	cmp	r3, #56	; 0x38
 800fd38:	d805      	bhi.n	800fd46 <osThreadNew+0x6e>
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	685b      	ldr	r3, [r3, #4]
 800fd3e:	f003 0301 	and.w	r3, r3, #1
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d001      	beq.n	800fd4a <osThreadNew+0x72>
        return (NULL);
 800fd46:	2300      	movs	r3, #0
 800fd48:	e054      	b.n	800fdf4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	695b      	ldr	r3, [r3, #20]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d003      	beq.n	800fd5a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	695b      	ldr	r3, [r3, #20]
 800fd56:	089b      	lsrs	r3, r3, #2
 800fd58:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	689b      	ldr	r3, [r3, #8]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d00e      	beq.n	800fd80 <osThreadNew+0xa8>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	68db      	ldr	r3, [r3, #12]
 800fd66:	2bbb      	cmp	r3, #187	; 0xbb
 800fd68:	d90a      	bls.n	800fd80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d006      	beq.n	800fd80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	695b      	ldr	r3, [r3, #20]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d002      	beq.n	800fd80 <osThreadNew+0xa8>
        mem = 1;
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	61bb      	str	r3, [r7, #24]
 800fd7e:	e010      	b.n	800fda2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	689b      	ldr	r3, [r3, #8]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d10c      	bne.n	800fda2 <osThreadNew+0xca>
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	68db      	ldr	r3, [r3, #12]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d108      	bne.n	800fda2 <osThreadNew+0xca>
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	691b      	ldr	r3, [r3, #16]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d104      	bne.n	800fda2 <osThreadNew+0xca>
          mem = 0;
 800fd98:	2300      	movs	r3, #0
 800fd9a:	61bb      	str	r3, [r7, #24]
 800fd9c:	e001      	b.n	800fda2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fd9e:	2300      	movs	r3, #0
 800fda0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fda2:	69bb      	ldr	r3, [r7, #24]
 800fda4:	2b01      	cmp	r3, #1
 800fda6:	d110      	bne.n	800fdca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fdac:	687a      	ldr	r2, [r7, #4]
 800fdae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fdb0:	9202      	str	r2, [sp, #8]
 800fdb2:	9301      	str	r3, [sp, #4]
 800fdb4:	69fb      	ldr	r3, [r7, #28]
 800fdb6:	9300      	str	r3, [sp, #0]
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	6a3a      	ldr	r2, [r7, #32]
 800fdbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fdbe:	68f8      	ldr	r0, [r7, #12]
 800fdc0:	f001 fbc0 	bl	8011544 <xTaskCreateStatic>
 800fdc4:	4603      	mov	r3, r0
 800fdc6:	613b      	str	r3, [r7, #16]
 800fdc8:	e013      	b.n	800fdf2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fdca:	69bb      	ldr	r3, [r7, #24]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d110      	bne.n	800fdf2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fdd0:	6a3b      	ldr	r3, [r7, #32]
 800fdd2:	b29a      	uxth	r2, r3
 800fdd4:	f107 0310 	add.w	r3, r7, #16
 800fdd8:	9301      	str	r3, [sp, #4]
 800fdda:	69fb      	ldr	r3, [r7, #28]
 800fddc:	9300      	str	r3, [sp, #0]
 800fdde:	68bb      	ldr	r3, [r7, #8]
 800fde0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fde2:	68f8      	ldr	r0, [r7, #12]
 800fde4:	f001 fc0b 	bl	80115fe <xTaskCreate>
 800fde8:	4603      	mov	r3, r0
 800fdea:	2b01      	cmp	r3, #1
 800fdec:	d001      	beq.n	800fdf2 <osThreadNew+0x11a>
            hTask = NULL;
 800fdee:	2300      	movs	r3, #0
 800fdf0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fdf2:	693b      	ldr	r3, [r7, #16]
}
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	3728      	adds	r7, #40	; 0x28
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	bd80      	pop	{r7, pc}

0800fdfc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b08a      	sub	sp, #40	; 0x28
 800fe00:	af02      	add	r7, sp, #8
 800fe02:	60f8      	str	r0, [r7, #12]
 800fe04:	60b9      	str	r1, [r7, #8]
 800fe06:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe0c:	f3ef 8305 	mrs	r3, IPSR
 800fe10:	613b      	str	r3, [r7, #16]
  return(result);
 800fe12:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d175      	bne.n	800ff04 <osSemaphoreNew+0x108>
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d072      	beq.n	800ff04 <osSemaphoreNew+0x108>
 800fe1e:	68ba      	ldr	r2, [r7, #8]
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	429a      	cmp	r2, r3
 800fe24:	d86e      	bhi.n	800ff04 <osSemaphoreNew+0x108>
    mem = -1;
 800fe26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fe2a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d015      	beq.n	800fe5e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	689b      	ldr	r3, [r3, #8]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d006      	beq.n	800fe48 <osSemaphoreNew+0x4c>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	68db      	ldr	r3, [r3, #12]
 800fe3e:	2b4f      	cmp	r3, #79	; 0x4f
 800fe40:	d902      	bls.n	800fe48 <osSemaphoreNew+0x4c>
        mem = 1;
 800fe42:	2301      	movs	r3, #1
 800fe44:	61bb      	str	r3, [r7, #24]
 800fe46:	e00c      	b.n	800fe62 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	689b      	ldr	r3, [r3, #8]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d108      	bne.n	800fe62 <osSemaphoreNew+0x66>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d104      	bne.n	800fe62 <osSemaphoreNew+0x66>
          mem = 0;
 800fe58:	2300      	movs	r3, #0
 800fe5a:	61bb      	str	r3, [r7, #24]
 800fe5c:	e001      	b.n	800fe62 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800fe5e:	2300      	movs	r3, #0
 800fe60:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800fe62:	69bb      	ldr	r3, [r7, #24]
 800fe64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe68:	d04c      	beq.n	800ff04 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	2b01      	cmp	r3, #1
 800fe6e:	d128      	bne.n	800fec2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800fe70:	69bb      	ldr	r3, [r7, #24]
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	d10a      	bne.n	800fe8c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	689b      	ldr	r3, [r3, #8]
 800fe7a:	2203      	movs	r2, #3
 800fe7c:	9200      	str	r2, [sp, #0]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	2100      	movs	r1, #0
 800fe82:	2001      	movs	r0, #1
 800fe84:	f000 fb7c 	bl	8010580 <xQueueGenericCreateStatic>
 800fe88:	61f8      	str	r0, [r7, #28]
 800fe8a:	e005      	b.n	800fe98 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800fe8c:	2203      	movs	r2, #3
 800fe8e:	2100      	movs	r1, #0
 800fe90:	2001      	movs	r0, #1
 800fe92:	f000 fbed 	bl	8010670 <xQueueGenericCreate>
 800fe96:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800fe98:	69fb      	ldr	r3, [r7, #28]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d022      	beq.n	800fee4 <osSemaphoreNew+0xe8>
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d01f      	beq.n	800fee4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fea4:	2300      	movs	r3, #0
 800fea6:	2200      	movs	r2, #0
 800fea8:	2100      	movs	r1, #0
 800feaa:	69f8      	ldr	r0, [r7, #28]
 800feac:	f000 fca8 	bl	8010800 <xQueueGenericSend>
 800feb0:	4603      	mov	r3, r0
 800feb2:	2b01      	cmp	r3, #1
 800feb4:	d016      	beq.n	800fee4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800feb6:	69f8      	ldr	r0, [r7, #28]
 800feb8:	f001 f970 	bl	801119c <vQueueDelete>
            hSemaphore = NULL;
 800febc:	2300      	movs	r3, #0
 800febe:	61fb      	str	r3, [r7, #28]
 800fec0:	e010      	b.n	800fee4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800fec2:	69bb      	ldr	r3, [r7, #24]
 800fec4:	2b01      	cmp	r3, #1
 800fec6:	d108      	bne.n	800feda <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	689b      	ldr	r3, [r3, #8]
 800fecc:	461a      	mov	r2, r3
 800fece:	68b9      	ldr	r1, [r7, #8]
 800fed0:	68f8      	ldr	r0, [r7, #12]
 800fed2:	f000 fc2a 	bl	801072a <xQueueCreateCountingSemaphoreStatic>
 800fed6:	61f8      	str	r0, [r7, #28]
 800fed8:	e004      	b.n	800fee4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800feda:	68b9      	ldr	r1, [r7, #8]
 800fedc:	68f8      	ldr	r0, [r7, #12]
 800fede:	f000 fc5b 	bl	8010798 <xQueueCreateCountingSemaphore>
 800fee2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800fee4:	69fb      	ldr	r3, [r7, #28]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d00c      	beq.n	800ff04 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d003      	beq.n	800fef8 <osSemaphoreNew+0xfc>
          name = attr->name;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	617b      	str	r3, [r7, #20]
 800fef6:	e001      	b.n	800fefc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800fef8:	2300      	movs	r3, #0
 800fefa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800fefc:	6979      	ldr	r1, [r7, #20]
 800fefe:	69f8      	ldr	r0, [r7, #28]
 800ff00:	f001 fa98 	bl	8011434 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ff04:	69fb      	ldr	r3, [r7, #28]
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	3720      	adds	r7, #32
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	bd80      	pop	{r7, pc}
	...

0800ff10 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b086      	sub	sp, #24
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
 800ff18:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ff1e:	2300      	movs	r3, #0
 800ff20:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ff22:	693b      	ldr	r3, [r7, #16]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d103      	bne.n	800ff30 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800ff28:	f06f 0303 	mvn.w	r3, #3
 800ff2c:	617b      	str	r3, [r7, #20]
 800ff2e:	e039      	b.n	800ffa4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff30:	f3ef 8305 	mrs	r3, IPSR
 800ff34:	60fb      	str	r3, [r7, #12]
  return(result);
 800ff36:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d022      	beq.n	800ff82 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d003      	beq.n	800ff4a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800ff42:	f06f 0303 	mvn.w	r3, #3
 800ff46:	617b      	str	r3, [r7, #20]
 800ff48:	e02c      	b.n	800ffa4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800ff4e:	f107 0308 	add.w	r3, r7, #8
 800ff52:	461a      	mov	r2, r3
 800ff54:	2100      	movs	r1, #0
 800ff56:	6938      	ldr	r0, [r7, #16]
 800ff58:	f001 f864 	bl	8011024 <xQueueReceiveFromISR>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	2b01      	cmp	r3, #1
 800ff60:	d003      	beq.n	800ff6a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800ff62:	f06f 0302 	mvn.w	r3, #2
 800ff66:	617b      	str	r3, [r7, #20]
 800ff68:	e01c      	b.n	800ffa4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800ff6a:	68bb      	ldr	r3, [r7, #8]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d019      	beq.n	800ffa4 <osSemaphoreAcquire+0x94>
 800ff70:	4b0f      	ldr	r3, [pc, #60]	; (800ffb0 <osSemaphoreAcquire+0xa0>)
 800ff72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff76:	601a      	str	r2, [r3, #0]
 800ff78:	f3bf 8f4f 	dsb	sy
 800ff7c:	f3bf 8f6f 	isb	sy
 800ff80:	e010      	b.n	800ffa4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ff82:	6839      	ldr	r1, [r7, #0]
 800ff84:	6938      	ldr	r0, [r7, #16]
 800ff86:	f000 ff41 	bl	8010e0c <xQueueSemaphoreTake>
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	2b01      	cmp	r3, #1
 800ff8e:	d009      	beq.n	800ffa4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d003      	beq.n	800ff9e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800ff96:	f06f 0301 	mvn.w	r3, #1
 800ff9a:	617b      	str	r3, [r7, #20]
 800ff9c:	e002      	b.n	800ffa4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800ff9e:	f06f 0302 	mvn.w	r3, #2
 800ffa2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ffa4:	697b      	ldr	r3, [r7, #20]
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3718      	adds	r7, #24
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	e000ed04 	.word	0xe000ed04

0800ffb4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b086      	sub	sp, #24
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ffc4:	693b      	ldr	r3, [r7, #16]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d103      	bne.n	800ffd2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ffca:	f06f 0303 	mvn.w	r3, #3
 800ffce:	617b      	str	r3, [r7, #20]
 800ffd0:	e02c      	b.n	801002c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ffd2:	f3ef 8305 	mrs	r3, IPSR
 800ffd6:	60fb      	str	r3, [r7, #12]
  return(result);
 800ffd8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d01a      	beq.n	8010014 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ffde:	2300      	movs	r3, #0
 800ffe0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ffe2:	f107 0308 	add.w	r3, r7, #8
 800ffe6:	4619      	mov	r1, r3
 800ffe8:	6938      	ldr	r0, [r7, #16]
 800ffea:	f000 fda2 	bl	8010b32 <xQueueGiveFromISR>
 800ffee:	4603      	mov	r3, r0
 800fff0:	2b01      	cmp	r3, #1
 800fff2:	d003      	beq.n	800fffc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800fff4:	f06f 0302 	mvn.w	r3, #2
 800fff8:	617b      	str	r3, [r7, #20]
 800fffa:	e017      	b.n	801002c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d014      	beq.n	801002c <osSemaphoreRelease+0x78>
 8010002:	4b0d      	ldr	r3, [pc, #52]	; (8010038 <osSemaphoreRelease+0x84>)
 8010004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010008:	601a      	str	r2, [r3, #0]
 801000a:	f3bf 8f4f 	dsb	sy
 801000e:	f3bf 8f6f 	isb	sy
 8010012:	e00b      	b.n	801002c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010014:	2300      	movs	r3, #0
 8010016:	2200      	movs	r2, #0
 8010018:	2100      	movs	r1, #0
 801001a:	6938      	ldr	r0, [r7, #16]
 801001c:	f000 fbf0 	bl	8010800 <xQueueGenericSend>
 8010020:	4603      	mov	r3, r0
 8010022:	2b01      	cmp	r3, #1
 8010024:	d002      	beq.n	801002c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8010026:	f06f 0302 	mvn.w	r3, #2
 801002a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 801002c:	697b      	ldr	r3, [r7, #20]
}
 801002e:	4618      	mov	r0, r3
 8010030:	3718      	adds	r7, #24
 8010032:	46bd      	mov	sp, r7
 8010034:	bd80      	pop	{r7, pc}
 8010036:	bf00      	nop
 8010038:	e000ed04 	.word	0xe000ed04

0801003c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801003c:	b580      	push	{r7, lr}
 801003e:	b08a      	sub	sp, #40	; 0x28
 8010040:	af02      	add	r7, sp, #8
 8010042:	60f8      	str	r0, [r7, #12]
 8010044:	60b9      	str	r1, [r7, #8]
 8010046:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010048:	2300      	movs	r3, #0
 801004a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801004c:	f3ef 8305 	mrs	r3, IPSR
 8010050:	613b      	str	r3, [r7, #16]
  return(result);
 8010052:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010054:	2b00      	cmp	r3, #0
 8010056:	d15f      	bne.n	8010118 <osMessageQueueNew+0xdc>
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d05c      	beq.n	8010118 <osMessageQueueNew+0xdc>
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d059      	beq.n	8010118 <osMessageQueueNew+0xdc>
    mem = -1;
 8010064:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010068:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d029      	beq.n	80100c4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	689b      	ldr	r3, [r3, #8]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d012      	beq.n	801009e <osMessageQueueNew+0x62>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	68db      	ldr	r3, [r3, #12]
 801007c:	2b4f      	cmp	r3, #79	; 0x4f
 801007e:	d90e      	bls.n	801009e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010084:	2b00      	cmp	r3, #0
 8010086:	d00a      	beq.n	801009e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	695a      	ldr	r2, [r3, #20]
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	68b9      	ldr	r1, [r7, #8]
 8010090:	fb01 f303 	mul.w	r3, r1, r3
 8010094:	429a      	cmp	r2, r3
 8010096:	d302      	bcc.n	801009e <osMessageQueueNew+0x62>
        mem = 1;
 8010098:	2301      	movs	r3, #1
 801009a:	61bb      	str	r3, [r7, #24]
 801009c:	e014      	b.n	80100c8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	689b      	ldr	r3, [r3, #8]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d110      	bne.n	80100c8 <osMessageQueueNew+0x8c>
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	68db      	ldr	r3, [r3, #12]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d10c      	bne.n	80100c8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d108      	bne.n	80100c8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	695b      	ldr	r3, [r3, #20]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d104      	bne.n	80100c8 <osMessageQueueNew+0x8c>
          mem = 0;
 80100be:	2300      	movs	r3, #0
 80100c0:	61bb      	str	r3, [r7, #24]
 80100c2:	e001      	b.n	80100c8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80100c4:	2300      	movs	r3, #0
 80100c6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80100c8:	69bb      	ldr	r3, [r7, #24]
 80100ca:	2b01      	cmp	r3, #1
 80100cc:	d10b      	bne.n	80100e6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	691a      	ldr	r2, [r3, #16]
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	689b      	ldr	r3, [r3, #8]
 80100d6:	2100      	movs	r1, #0
 80100d8:	9100      	str	r1, [sp, #0]
 80100da:	68b9      	ldr	r1, [r7, #8]
 80100dc:	68f8      	ldr	r0, [r7, #12]
 80100de:	f000 fa4f 	bl	8010580 <xQueueGenericCreateStatic>
 80100e2:	61f8      	str	r0, [r7, #28]
 80100e4:	e008      	b.n	80100f8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80100e6:	69bb      	ldr	r3, [r7, #24]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d105      	bne.n	80100f8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80100ec:	2200      	movs	r2, #0
 80100ee:	68b9      	ldr	r1, [r7, #8]
 80100f0:	68f8      	ldr	r0, [r7, #12]
 80100f2:	f000 fabd 	bl	8010670 <xQueueGenericCreate>
 80100f6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80100f8:	69fb      	ldr	r3, [r7, #28]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d00c      	beq.n	8010118 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d003      	beq.n	801010c <osMessageQueueNew+0xd0>
        name = attr->name;
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	617b      	str	r3, [r7, #20]
 801010a:	e001      	b.n	8010110 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 801010c:	2300      	movs	r3, #0
 801010e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010110:	6979      	ldr	r1, [r7, #20]
 8010112:	69f8      	ldr	r0, [r7, #28]
 8010114:	f001 f98e 	bl	8011434 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8010118:	69fb      	ldr	r3, [r7, #28]
}
 801011a:	4618      	mov	r0, r3
 801011c:	3720      	adds	r7, #32
 801011e:	46bd      	mov	sp, r7
 8010120:	bd80      	pop	{r7, pc}
	...

08010124 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010124:	b580      	push	{r7, lr}
 8010126:	b088      	sub	sp, #32
 8010128:	af00      	add	r7, sp, #0
 801012a:	60f8      	str	r0, [r7, #12]
 801012c:	60b9      	str	r1, [r7, #8]
 801012e:	603b      	str	r3, [r7, #0]
 8010130:	4613      	mov	r3, r2
 8010132:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010138:	2300      	movs	r3, #0
 801013a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801013c:	f3ef 8305 	mrs	r3, IPSR
 8010140:	617b      	str	r3, [r7, #20]
  return(result);
 8010142:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010144:	2b00      	cmp	r3, #0
 8010146:	d028      	beq.n	801019a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010148:	69bb      	ldr	r3, [r7, #24]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d005      	beq.n	801015a <osMessageQueuePut+0x36>
 801014e:	68bb      	ldr	r3, [r7, #8]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d002      	beq.n	801015a <osMessageQueuePut+0x36>
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d003      	beq.n	8010162 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801015a:	f06f 0303 	mvn.w	r3, #3
 801015e:	61fb      	str	r3, [r7, #28]
 8010160:	e038      	b.n	80101d4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010162:	2300      	movs	r3, #0
 8010164:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010166:	f107 0210 	add.w	r2, r7, #16
 801016a:	2300      	movs	r3, #0
 801016c:	68b9      	ldr	r1, [r7, #8]
 801016e:	69b8      	ldr	r0, [r7, #24]
 8010170:	f000 fc44 	bl	80109fc <xQueueGenericSendFromISR>
 8010174:	4603      	mov	r3, r0
 8010176:	2b01      	cmp	r3, #1
 8010178:	d003      	beq.n	8010182 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801017a:	f06f 0302 	mvn.w	r3, #2
 801017e:	61fb      	str	r3, [r7, #28]
 8010180:	e028      	b.n	80101d4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d025      	beq.n	80101d4 <osMessageQueuePut+0xb0>
 8010188:	4b15      	ldr	r3, [pc, #84]	; (80101e0 <osMessageQueuePut+0xbc>)
 801018a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801018e:	601a      	str	r2, [r3, #0]
 8010190:	f3bf 8f4f 	dsb	sy
 8010194:	f3bf 8f6f 	isb	sy
 8010198:	e01c      	b.n	80101d4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801019a:	69bb      	ldr	r3, [r7, #24]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d002      	beq.n	80101a6 <osMessageQueuePut+0x82>
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d103      	bne.n	80101ae <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80101a6:	f06f 0303 	mvn.w	r3, #3
 80101aa:	61fb      	str	r3, [r7, #28]
 80101ac:	e012      	b.n	80101d4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80101ae:	2300      	movs	r3, #0
 80101b0:	683a      	ldr	r2, [r7, #0]
 80101b2:	68b9      	ldr	r1, [r7, #8]
 80101b4:	69b8      	ldr	r0, [r7, #24]
 80101b6:	f000 fb23 	bl	8010800 <xQueueGenericSend>
 80101ba:	4603      	mov	r3, r0
 80101bc:	2b01      	cmp	r3, #1
 80101be:	d009      	beq.n	80101d4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80101c0:	683b      	ldr	r3, [r7, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d003      	beq.n	80101ce <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80101c6:	f06f 0301 	mvn.w	r3, #1
 80101ca:	61fb      	str	r3, [r7, #28]
 80101cc:	e002      	b.n	80101d4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80101ce:	f06f 0302 	mvn.w	r3, #2
 80101d2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80101d4:	69fb      	ldr	r3, [r7, #28]
}
 80101d6:	4618      	mov	r0, r3
 80101d8:	3720      	adds	r7, #32
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}
 80101de:	bf00      	nop
 80101e0:	e000ed04 	.word	0xe000ed04

080101e4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b088      	sub	sp, #32
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	60f8      	str	r0, [r7, #12]
 80101ec:	60b9      	str	r1, [r7, #8]
 80101ee:	607a      	str	r2, [r7, #4]
 80101f0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80101f6:	2300      	movs	r3, #0
 80101f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101fa:	f3ef 8305 	mrs	r3, IPSR
 80101fe:	617b      	str	r3, [r7, #20]
  return(result);
 8010200:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010202:	2b00      	cmp	r3, #0
 8010204:	d028      	beq.n	8010258 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010206:	69bb      	ldr	r3, [r7, #24]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d005      	beq.n	8010218 <osMessageQueueGet+0x34>
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d002      	beq.n	8010218 <osMessageQueueGet+0x34>
 8010212:	683b      	ldr	r3, [r7, #0]
 8010214:	2b00      	cmp	r3, #0
 8010216:	d003      	beq.n	8010220 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8010218:	f06f 0303 	mvn.w	r3, #3
 801021c:	61fb      	str	r3, [r7, #28]
 801021e:	e037      	b.n	8010290 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8010220:	2300      	movs	r3, #0
 8010222:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8010224:	f107 0310 	add.w	r3, r7, #16
 8010228:	461a      	mov	r2, r3
 801022a:	68b9      	ldr	r1, [r7, #8]
 801022c:	69b8      	ldr	r0, [r7, #24]
 801022e:	f000 fef9 	bl	8011024 <xQueueReceiveFromISR>
 8010232:	4603      	mov	r3, r0
 8010234:	2b01      	cmp	r3, #1
 8010236:	d003      	beq.n	8010240 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8010238:	f06f 0302 	mvn.w	r3, #2
 801023c:	61fb      	str	r3, [r7, #28]
 801023e:	e027      	b.n	8010290 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010240:	693b      	ldr	r3, [r7, #16]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d024      	beq.n	8010290 <osMessageQueueGet+0xac>
 8010246:	4b15      	ldr	r3, [pc, #84]	; (801029c <osMessageQueueGet+0xb8>)
 8010248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801024c:	601a      	str	r2, [r3, #0]
 801024e:	f3bf 8f4f 	dsb	sy
 8010252:	f3bf 8f6f 	isb	sy
 8010256:	e01b      	b.n	8010290 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d002      	beq.n	8010264 <osMessageQueueGet+0x80>
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d103      	bne.n	801026c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010264:	f06f 0303 	mvn.w	r3, #3
 8010268:	61fb      	str	r3, [r7, #28]
 801026a:	e011      	b.n	8010290 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801026c:	683a      	ldr	r2, [r7, #0]
 801026e:	68b9      	ldr	r1, [r7, #8]
 8010270:	69b8      	ldr	r0, [r7, #24]
 8010272:	f000 fceb 	bl	8010c4c <xQueueReceive>
 8010276:	4603      	mov	r3, r0
 8010278:	2b01      	cmp	r3, #1
 801027a:	d009      	beq.n	8010290 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d003      	beq.n	801028a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8010282:	f06f 0301 	mvn.w	r3, #1
 8010286:	61fb      	str	r3, [r7, #28]
 8010288:	e002      	b.n	8010290 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801028a:	f06f 0302 	mvn.w	r3, #2
 801028e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010290:	69fb      	ldr	r3, [r7, #28]
}
 8010292:	4618      	mov	r0, r3
 8010294:	3720      	adds	r7, #32
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}
 801029a:	bf00      	nop
 801029c:	e000ed04 	.word	0xe000ed04

080102a0 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b086      	sub	sp, #24
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d102      	bne.n	80102b8 <osMessageQueueGetCount+0x18>
    count = 0U;
 80102b2:	2300      	movs	r3, #0
 80102b4:	617b      	str	r3, [r7, #20]
 80102b6:	e00e      	b.n	80102d6 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80102b8:	f3ef 8305 	mrs	r3, IPSR
 80102bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80102be:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d004      	beq.n	80102ce <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 80102c4:	6938      	ldr	r0, [r7, #16]
 80102c6:	f000 ff4b 	bl	8011160 <uxQueueMessagesWaitingFromISR>
 80102ca:	6178      	str	r0, [r7, #20]
 80102cc:	e003      	b.n	80102d6 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 80102ce:	6938      	ldr	r0, [r7, #16]
 80102d0:	f000 ff28 	bl	8011124 <uxQueueMessagesWaiting>
 80102d4:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 80102d6:	697b      	ldr	r3, [r7, #20]
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3718      	adds	r7, #24
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80102e0:	b480      	push	{r7}
 80102e2:	b085      	sub	sp, #20
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	4a07      	ldr	r2, [pc, #28]	; (801030c <vApplicationGetIdleTaskMemory+0x2c>)
 80102f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80102f2:	68bb      	ldr	r3, [r7, #8]
 80102f4:	4a06      	ldr	r2, [pc, #24]	; (8010310 <vApplicationGetIdleTaskMemory+0x30>)
 80102f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	2280      	movs	r2, #128	; 0x80
 80102fc:	601a      	str	r2, [r3, #0]
}
 80102fe:	bf00      	nop
 8010300:	3714      	adds	r7, #20
 8010302:	46bd      	mov	sp, r7
 8010304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010308:	4770      	bx	lr
 801030a:	bf00      	nop
 801030c:	20007584 	.word	0x20007584
 8010310:	20007640 	.word	0x20007640

08010314 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010314:	b480      	push	{r7}
 8010316:	b085      	sub	sp, #20
 8010318:	af00      	add	r7, sp, #0
 801031a:	60f8      	str	r0, [r7, #12]
 801031c:	60b9      	str	r1, [r7, #8]
 801031e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	4a07      	ldr	r2, [pc, #28]	; (8010340 <vApplicationGetTimerTaskMemory+0x2c>)
 8010324:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	4a06      	ldr	r2, [pc, #24]	; (8010344 <vApplicationGetTimerTaskMemory+0x30>)
 801032a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010332:	601a      	str	r2, [r3, #0]
}
 8010334:	bf00      	nop
 8010336:	3714      	adds	r7, #20
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr
 8010340:	20007840 	.word	0x20007840
 8010344:	200078fc 	.word	0x200078fc

08010348 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010348:	b480      	push	{r7}
 801034a:	b083      	sub	sp, #12
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f103 0208 	add.w	r2, r3, #8
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010360:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	f103 0208 	add.w	r2, r3, #8
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	f103 0208 	add.w	r2, r3, #8
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	2200      	movs	r2, #0
 801037a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801037c:	bf00      	nop
 801037e:	370c      	adds	r7, #12
 8010380:	46bd      	mov	sp, r7
 8010382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010386:	4770      	bx	lr

08010388 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010388:	b480      	push	{r7}
 801038a:	b083      	sub	sp, #12
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2200      	movs	r2, #0
 8010394:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010396:	bf00      	nop
 8010398:	370c      	adds	r7, #12
 801039a:	46bd      	mov	sp, r7
 801039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a0:	4770      	bx	lr

080103a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80103a2:	b480      	push	{r7}
 80103a4:	b085      	sub	sp, #20
 80103a6:	af00      	add	r7, sp, #0
 80103a8:	6078      	str	r0, [r7, #4]
 80103aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	685b      	ldr	r3, [r3, #4]
 80103b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	68fa      	ldr	r2, [r7, #12]
 80103b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	689a      	ldr	r2, [r3, #8]
 80103bc:	683b      	ldr	r3, [r7, #0]
 80103be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	689b      	ldr	r3, [r3, #8]
 80103c4:	683a      	ldr	r2, [r7, #0]
 80103c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	683a      	ldr	r2, [r7, #0]
 80103cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	687a      	ldr	r2, [r7, #4]
 80103d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	1c5a      	adds	r2, r3, #1
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	601a      	str	r2, [r3, #0]
}
 80103de:	bf00      	nop
 80103e0:	3714      	adds	r7, #20
 80103e2:	46bd      	mov	sp, r7
 80103e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e8:	4770      	bx	lr

080103ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80103ea:	b480      	push	{r7}
 80103ec:	b085      	sub	sp, #20
 80103ee:	af00      	add	r7, sp, #0
 80103f0:	6078      	str	r0, [r7, #4]
 80103f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80103fa:	68bb      	ldr	r3, [r7, #8]
 80103fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010400:	d103      	bne.n	801040a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	691b      	ldr	r3, [r3, #16]
 8010406:	60fb      	str	r3, [r7, #12]
 8010408:	e00c      	b.n	8010424 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	3308      	adds	r3, #8
 801040e:	60fb      	str	r3, [r7, #12]
 8010410:	e002      	b.n	8010418 <vListInsert+0x2e>
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	685b      	ldr	r3, [r3, #4]
 8010416:	60fb      	str	r3, [r7, #12]
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	68ba      	ldr	r2, [r7, #8]
 8010420:	429a      	cmp	r2, r3
 8010422:	d2f6      	bcs.n	8010412 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	685a      	ldr	r2, [r3, #4]
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	685b      	ldr	r3, [r3, #4]
 8010430:	683a      	ldr	r2, [r7, #0]
 8010432:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010434:	683b      	ldr	r3, [r7, #0]
 8010436:	68fa      	ldr	r2, [r7, #12]
 8010438:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	683a      	ldr	r2, [r7, #0]
 801043e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010440:	683b      	ldr	r3, [r7, #0]
 8010442:	687a      	ldr	r2, [r7, #4]
 8010444:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	1c5a      	adds	r2, r3, #1
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	601a      	str	r2, [r3, #0]
}
 8010450:	bf00      	nop
 8010452:	3714      	adds	r7, #20
 8010454:	46bd      	mov	sp, r7
 8010456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045a:	4770      	bx	lr

0801045c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801045c:	b480      	push	{r7}
 801045e:	b085      	sub	sp, #20
 8010460:	af00      	add	r7, sp, #0
 8010462:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	691b      	ldr	r3, [r3, #16]
 8010468:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	685b      	ldr	r3, [r3, #4]
 801046e:	687a      	ldr	r2, [r7, #4]
 8010470:	6892      	ldr	r2, [r2, #8]
 8010472:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	689b      	ldr	r3, [r3, #8]
 8010478:	687a      	ldr	r2, [r7, #4]
 801047a:	6852      	ldr	r2, [r2, #4]
 801047c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	687a      	ldr	r2, [r7, #4]
 8010484:	429a      	cmp	r2, r3
 8010486:	d103      	bne.n	8010490 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	689a      	ldr	r2, [r3, #8]
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	2200      	movs	r2, #0
 8010494:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	1e5a      	subs	r2, r3, #1
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	681b      	ldr	r3, [r3, #0]
}
 80104a4:	4618      	mov	r0, r3
 80104a6:	3714      	adds	r7, #20
 80104a8:	46bd      	mov	sp, r7
 80104aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ae:	4770      	bx	lr

080104b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b084      	sub	sp, #16
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	6078      	str	r0, [r7, #4]
 80104b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d10a      	bne.n	80104da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80104c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104c8:	f383 8811 	msr	BASEPRI, r3
 80104cc:	f3bf 8f6f 	isb	sy
 80104d0:	f3bf 8f4f 	dsb	sy
 80104d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80104d6:	bf00      	nop
 80104d8:	e7fe      	b.n	80104d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80104da:	f002 fd13 	bl	8012f04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	681a      	ldr	r2, [r3, #0]
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104e6:	68f9      	ldr	r1, [r7, #12]
 80104e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80104ea:	fb01 f303 	mul.w	r3, r1, r3
 80104ee:	441a      	add	r2, r3
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	2200      	movs	r2, #0
 80104f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	681a      	ldr	r2, [r3, #0]
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	681a      	ldr	r2, [r3, #0]
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801050a:	3b01      	subs	r3, #1
 801050c:	68f9      	ldr	r1, [r7, #12]
 801050e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010510:	fb01 f303 	mul.w	r3, r1, r3
 8010514:	441a      	add	r2, r3
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	22ff      	movs	r2, #255	; 0xff
 801051e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	22ff      	movs	r2, #255	; 0xff
 8010526:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801052a:	683b      	ldr	r3, [r7, #0]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d114      	bne.n	801055a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	691b      	ldr	r3, [r3, #16]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d01a      	beq.n	801056e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	3310      	adds	r3, #16
 801053c:	4618      	mov	r0, r3
 801053e:	f001 fcc5 	bl	8011ecc <xTaskRemoveFromEventList>
 8010542:	4603      	mov	r3, r0
 8010544:	2b00      	cmp	r3, #0
 8010546:	d012      	beq.n	801056e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010548:	4b0c      	ldr	r3, [pc, #48]	; (801057c <xQueueGenericReset+0xcc>)
 801054a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801054e:	601a      	str	r2, [r3, #0]
 8010550:	f3bf 8f4f 	dsb	sy
 8010554:	f3bf 8f6f 	isb	sy
 8010558:	e009      	b.n	801056e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	3310      	adds	r3, #16
 801055e:	4618      	mov	r0, r3
 8010560:	f7ff fef2 	bl	8010348 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	3324      	adds	r3, #36	; 0x24
 8010568:	4618      	mov	r0, r3
 801056a:	f7ff feed 	bl	8010348 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801056e:	f002 fcf9 	bl	8012f64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010572:	2301      	movs	r3, #1
}
 8010574:	4618      	mov	r0, r3
 8010576:	3710      	adds	r7, #16
 8010578:	46bd      	mov	sp, r7
 801057a:	bd80      	pop	{r7, pc}
 801057c:	e000ed04 	.word	0xe000ed04

08010580 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010580:	b580      	push	{r7, lr}
 8010582:	b08e      	sub	sp, #56	; 0x38
 8010584:	af02      	add	r7, sp, #8
 8010586:	60f8      	str	r0, [r7, #12]
 8010588:	60b9      	str	r1, [r7, #8]
 801058a:	607a      	str	r2, [r7, #4]
 801058c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d10a      	bne.n	80105aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010598:	f383 8811 	msr	BASEPRI, r3
 801059c:	f3bf 8f6f 	isb	sy
 80105a0:	f3bf 8f4f 	dsb	sy
 80105a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80105a6:	bf00      	nop
 80105a8:	e7fe      	b.n	80105a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d10a      	bne.n	80105c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80105b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105b4:	f383 8811 	msr	BASEPRI, r3
 80105b8:	f3bf 8f6f 	isb	sy
 80105bc:	f3bf 8f4f 	dsb	sy
 80105c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80105c2:	bf00      	nop
 80105c4:	e7fe      	b.n	80105c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d002      	beq.n	80105d2 <xQueueGenericCreateStatic+0x52>
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d001      	beq.n	80105d6 <xQueueGenericCreateStatic+0x56>
 80105d2:	2301      	movs	r3, #1
 80105d4:	e000      	b.n	80105d8 <xQueueGenericCreateStatic+0x58>
 80105d6:	2300      	movs	r3, #0
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d10a      	bne.n	80105f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80105dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105e0:	f383 8811 	msr	BASEPRI, r3
 80105e4:	f3bf 8f6f 	isb	sy
 80105e8:	f3bf 8f4f 	dsb	sy
 80105ec:	623b      	str	r3, [r7, #32]
}
 80105ee:	bf00      	nop
 80105f0:	e7fe      	b.n	80105f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d102      	bne.n	80105fe <xQueueGenericCreateStatic+0x7e>
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d101      	bne.n	8010602 <xQueueGenericCreateStatic+0x82>
 80105fe:	2301      	movs	r3, #1
 8010600:	e000      	b.n	8010604 <xQueueGenericCreateStatic+0x84>
 8010602:	2300      	movs	r3, #0
 8010604:	2b00      	cmp	r3, #0
 8010606:	d10a      	bne.n	801061e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010608:	f04f 0350 	mov.w	r3, #80	; 0x50
 801060c:	f383 8811 	msr	BASEPRI, r3
 8010610:	f3bf 8f6f 	isb	sy
 8010614:	f3bf 8f4f 	dsb	sy
 8010618:	61fb      	str	r3, [r7, #28]
}
 801061a:	bf00      	nop
 801061c:	e7fe      	b.n	801061c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801061e:	2350      	movs	r3, #80	; 0x50
 8010620:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	2b50      	cmp	r3, #80	; 0x50
 8010626:	d00a      	beq.n	801063e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010628:	f04f 0350 	mov.w	r3, #80	; 0x50
 801062c:	f383 8811 	msr	BASEPRI, r3
 8010630:	f3bf 8f6f 	isb	sy
 8010634:	f3bf 8f4f 	dsb	sy
 8010638:	61bb      	str	r3, [r7, #24]
}
 801063a:	bf00      	nop
 801063c:	e7fe      	b.n	801063c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801063e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010640:	683b      	ldr	r3, [r7, #0]
 8010642:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010646:	2b00      	cmp	r3, #0
 8010648:	d00d      	beq.n	8010666 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801064a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801064c:	2201      	movs	r2, #1
 801064e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010652:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010658:	9300      	str	r3, [sp, #0]
 801065a:	4613      	mov	r3, r2
 801065c:	687a      	ldr	r2, [r7, #4]
 801065e:	68b9      	ldr	r1, [r7, #8]
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f000 f83f 	bl	80106e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010668:	4618      	mov	r0, r3
 801066a:	3730      	adds	r7, #48	; 0x30
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}

08010670 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010670:	b580      	push	{r7, lr}
 8010672:	b08a      	sub	sp, #40	; 0x28
 8010674:	af02      	add	r7, sp, #8
 8010676:	60f8      	str	r0, [r7, #12]
 8010678:	60b9      	str	r1, [r7, #8]
 801067a:	4613      	mov	r3, r2
 801067c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d10a      	bne.n	801069a <xQueueGenericCreate+0x2a>
	__asm volatile
 8010684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010688:	f383 8811 	msr	BASEPRI, r3
 801068c:	f3bf 8f6f 	isb	sy
 8010690:	f3bf 8f4f 	dsb	sy
 8010694:	613b      	str	r3, [r7, #16]
}
 8010696:	bf00      	nop
 8010698:	e7fe      	b.n	8010698 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	68ba      	ldr	r2, [r7, #8]
 801069e:	fb02 f303 	mul.w	r3, r2, r3
 80106a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80106a4:	69fb      	ldr	r3, [r7, #28]
 80106a6:	3350      	adds	r3, #80	; 0x50
 80106a8:	4618      	mov	r0, r3
 80106aa:	f002 fd4d 	bl	8013148 <pvPortMalloc>
 80106ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80106b0:	69bb      	ldr	r3, [r7, #24]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d011      	beq.n	80106da <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80106b6:	69bb      	ldr	r3, [r7, #24]
 80106b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	3350      	adds	r3, #80	; 0x50
 80106be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80106c0:	69bb      	ldr	r3, [r7, #24]
 80106c2:	2200      	movs	r2, #0
 80106c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80106c8:	79fa      	ldrb	r2, [r7, #7]
 80106ca:	69bb      	ldr	r3, [r7, #24]
 80106cc:	9300      	str	r3, [sp, #0]
 80106ce:	4613      	mov	r3, r2
 80106d0:	697a      	ldr	r2, [r7, #20]
 80106d2:	68b9      	ldr	r1, [r7, #8]
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	f000 f805 	bl	80106e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80106da:	69bb      	ldr	r3, [r7, #24]
	}
 80106dc:	4618      	mov	r0, r3
 80106de:	3720      	adds	r7, #32
 80106e0:	46bd      	mov	sp, r7
 80106e2:	bd80      	pop	{r7, pc}

080106e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b084      	sub	sp, #16
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	60f8      	str	r0, [r7, #12]
 80106ec:	60b9      	str	r1, [r7, #8]
 80106ee:	607a      	str	r2, [r7, #4]
 80106f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80106f2:	68bb      	ldr	r3, [r7, #8]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d103      	bne.n	8010700 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80106f8:	69bb      	ldr	r3, [r7, #24]
 80106fa:	69ba      	ldr	r2, [r7, #24]
 80106fc:	601a      	str	r2, [r3, #0]
 80106fe:	e002      	b.n	8010706 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010700:	69bb      	ldr	r3, [r7, #24]
 8010702:	687a      	ldr	r2, [r7, #4]
 8010704:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010706:	69bb      	ldr	r3, [r7, #24]
 8010708:	68fa      	ldr	r2, [r7, #12]
 801070a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801070c:	69bb      	ldr	r3, [r7, #24]
 801070e:	68ba      	ldr	r2, [r7, #8]
 8010710:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010712:	2101      	movs	r1, #1
 8010714:	69b8      	ldr	r0, [r7, #24]
 8010716:	f7ff fecb 	bl	80104b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801071a:	69bb      	ldr	r3, [r7, #24]
 801071c:	78fa      	ldrb	r2, [r7, #3]
 801071e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010722:	bf00      	nop
 8010724:	3710      	adds	r7, #16
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}

0801072a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801072a:	b580      	push	{r7, lr}
 801072c:	b08a      	sub	sp, #40	; 0x28
 801072e:	af02      	add	r7, sp, #8
 8010730:	60f8      	str	r0, [r7, #12]
 8010732:	60b9      	str	r1, [r7, #8]
 8010734:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d10a      	bne.n	8010752 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 801073c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010740:	f383 8811 	msr	BASEPRI, r3
 8010744:	f3bf 8f6f 	isb	sy
 8010748:	f3bf 8f4f 	dsb	sy
 801074c:	61bb      	str	r3, [r7, #24]
}
 801074e:	bf00      	nop
 8010750:	e7fe      	b.n	8010750 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010752:	68ba      	ldr	r2, [r7, #8]
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	429a      	cmp	r2, r3
 8010758:	d90a      	bls.n	8010770 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 801075a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801075e:	f383 8811 	msr	BASEPRI, r3
 8010762:	f3bf 8f6f 	isb	sy
 8010766:	f3bf 8f4f 	dsb	sy
 801076a:	617b      	str	r3, [r7, #20]
}
 801076c:	bf00      	nop
 801076e:	e7fe      	b.n	801076e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010770:	2302      	movs	r3, #2
 8010772:	9300      	str	r3, [sp, #0]
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	2200      	movs	r2, #0
 8010778:	2100      	movs	r1, #0
 801077a:	68f8      	ldr	r0, [r7, #12]
 801077c:	f7ff ff00 	bl	8010580 <xQueueGenericCreateStatic>
 8010780:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010782:	69fb      	ldr	r3, [r7, #28]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d002      	beq.n	801078e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010788:	69fb      	ldr	r3, [r7, #28]
 801078a:	68ba      	ldr	r2, [r7, #8]
 801078c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801078e:	69fb      	ldr	r3, [r7, #28]
	}
 8010790:	4618      	mov	r0, r3
 8010792:	3720      	adds	r7, #32
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}

08010798 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8010798:	b580      	push	{r7, lr}
 801079a:	b086      	sub	sp, #24
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
 80107a0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d10a      	bne.n	80107be <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80107a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107ac:	f383 8811 	msr	BASEPRI, r3
 80107b0:	f3bf 8f6f 	isb	sy
 80107b4:	f3bf 8f4f 	dsb	sy
 80107b8:	613b      	str	r3, [r7, #16]
}
 80107ba:	bf00      	nop
 80107bc:	e7fe      	b.n	80107bc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80107be:	683a      	ldr	r2, [r7, #0]
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	429a      	cmp	r2, r3
 80107c4:	d90a      	bls.n	80107dc <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80107c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107ca:	f383 8811 	msr	BASEPRI, r3
 80107ce:	f3bf 8f6f 	isb	sy
 80107d2:	f3bf 8f4f 	dsb	sy
 80107d6:	60fb      	str	r3, [r7, #12]
}
 80107d8:	bf00      	nop
 80107da:	e7fe      	b.n	80107da <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80107dc:	2202      	movs	r2, #2
 80107de:	2100      	movs	r1, #0
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f7ff ff45 	bl	8010670 <xQueueGenericCreate>
 80107e6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80107e8:	697b      	ldr	r3, [r7, #20]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d002      	beq.n	80107f4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80107ee:	697b      	ldr	r3, [r7, #20]
 80107f0:	683a      	ldr	r2, [r7, #0]
 80107f2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80107f4:	697b      	ldr	r3, [r7, #20]
	}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3718      	adds	r7, #24
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
	...

08010800 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b08e      	sub	sp, #56	; 0x38
 8010804:	af00      	add	r7, sp, #0
 8010806:	60f8      	str	r0, [r7, #12]
 8010808:	60b9      	str	r1, [r7, #8]
 801080a:	607a      	str	r2, [r7, #4]
 801080c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801080e:	2300      	movs	r3, #0
 8010810:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010818:	2b00      	cmp	r3, #0
 801081a:	d10a      	bne.n	8010832 <xQueueGenericSend+0x32>
	__asm volatile
 801081c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010820:	f383 8811 	msr	BASEPRI, r3
 8010824:	f3bf 8f6f 	isb	sy
 8010828:	f3bf 8f4f 	dsb	sy
 801082c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801082e:	bf00      	nop
 8010830:	e7fe      	b.n	8010830 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d103      	bne.n	8010840 <xQueueGenericSend+0x40>
 8010838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801083c:	2b00      	cmp	r3, #0
 801083e:	d101      	bne.n	8010844 <xQueueGenericSend+0x44>
 8010840:	2301      	movs	r3, #1
 8010842:	e000      	b.n	8010846 <xQueueGenericSend+0x46>
 8010844:	2300      	movs	r3, #0
 8010846:	2b00      	cmp	r3, #0
 8010848:	d10a      	bne.n	8010860 <xQueueGenericSend+0x60>
	__asm volatile
 801084a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801084e:	f383 8811 	msr	BASEPRI, r3
 8010852:	f3bf 8f6f 	isb	sy
 8010856:	f3bf 8f4f 	dsb	sy
 801085a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801085c:	bf00      	nop
 801085e:	e7fe      	b.n	801085e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	2b02      	cmp	r3, #2
 8010864:	d103      	bne.n	801086e <xQueueGenericSend+0x6e>
 8010866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801086a:	2b01      	cmp	r3, #1
 801086c:	d101      	bne.n	8010872 <xQueueGenericSend+0x72>
 801086e:	2301      	movs	r3, #1
 8010870:	e000      	b.n	8010874 <xQueueGenericSend+0x74>
 8010872:	2300      	movs	r3, #0
 8010874:	2b00      	cmp	r3, #0
 8010876:	d10a      	bne.n	801088e <xQueueGenericSend+0x8e>
	__asm volatile
 8010878:	f04f 0350 	mov.w	r3, #80	; 0x50
 801087c:	f383 8811 	msr	BASEPRI, r3
 8010880:	f3bf 8f6f 	isb	sy
 8010884:	f3bf 8f4f 	dsb	sy
 8010888:	623b      	str	r3, [r7, #32]
}
 801088a:	bf00      	nop
 801088c:	e7fe      	b.n	801088c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801088e:	f001 fcdf 	bl	8012250 <xTaskGetSchedulerState>
 8010892:	4603      	mov	r3, r0
 8010894:	2b00      	cmp	r3, #0
 8010896:	d102      	bne.n	801089e <xQueueGenericSend+0x9e>
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d101      	bne.n	80108a2 <xQueueGenericSend+0xa2>
 801089e:	2301      	movs	r3, #1
 80108a0:	e000      	b.n	80108a4 <xQueueGenericSend+0xa4>
 80108a2:	2300      	movs	r3, #0
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d10a      	bne.n	80108be <xQueueGenericSend+0xbe>
	__asm volatile
 80108a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108ac:	f383 8811 	msr	BASEPRI, r3
 80108b0:	f3bf 8f6f 	isb	sy
 80108b4:	f3bf 8f4f 	dsb	sy
 80108b8:	61fb      	str	r3, [r7, #28]
}
 80108ba:	bf00      	nop
 80108bc:	e7fe      	b.n	80108bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80108be:	f002 fb21 	bl	8012f04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80108c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80108c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80108ca:	429a      	cmp	r2, r3
 80108cc:	d302      	bcc.n	80108d4 <xQueueGenericSend+0xd4>
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	2b02      	cmp	r3, #2
 80108d2:	d129      	bne.n	8010928 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80108d4:	683a      	ldr	r2, [r7, #0]
 80108d6:	68b9      	ldr	r1, [r7, #8]
 80108d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80108da:	f000 fc9a 	bl	8011212 <prvCopyDataToQueue>
 80108de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80108e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d010      	beq.n	801090a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80108e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108ea:	3324      	adds	r3, #36	; 0x24
 80108ec:	4618      	mov	r0, r3
 80108ee:	f001 faed 	bl	8011ecc <xTaskRemoveFromEventList>
 80108f2:	4603      	mov	r3, r0
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d013      	beq.n	8010920 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80108f8:	4b3f      	ldr	r3, [pc, #252]	; (80109f8 <xQueueGenericSend+0x1f8>)
 80108fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108fe:	601a      	str	r2, [r3, #0]
 8010900:	f3bf 8f4f 	dsb	sy
 8010904:	f3bf 8f6f 	isb	sy
 8010908:	e00a      	b.n	8010920 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801090a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801090c:	2b00      	cmp	r3, #0
 801090e:	d007      	beq.n	8010920 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010910:	4b39      	ldr	r3, [pc, #228]	; (80109f8 <xQueueGenericSend+0x1f8>)
 8010912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010916:	601a      	str	r2, [r3, #0]
 8010918:	f3bf 8f4f 	dsb	sy
 801091c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010920:	f002 fb20 	bl	8012f64 <vPortExitCritical>
				return pdPASS;
 8010924:	2301      	movs	r3, #1
 8010926:	e063      	b.n	80109f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d103      	bne.n	8010936 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801092e:	f002 fb19 	bl	8012f64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010932:	2300      	movs	r3, #0
 8010934:	e05c      	b.n	80109f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010938:	2b00      	cmp	r3, #0
 801093a:	d106      	bne.n	801094a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801093c:	f107 0314 	add.w	r3, r7, #20
 8010940:	4618      	mov	r0, r3
 8010942:	f001 fb27 	bl	8011f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010946:	2301      	movs	r3, #1
 8010948:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801094a:	f002 fb0b 	bl	8012f64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801094e:	f001 f893 	bl	8011a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010952:	f002 fad7 	bl	8012f04 <vPortEnterCritical>
 8010956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010958:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801095c:	b25b      	sxtb	r3, r3
 801095e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010962:	d103      	bne.n	801096c <xQueueGenericSend+0x16c>
 8010964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010966:	2200      	movs	r2, #0
 8010968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801096c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801096e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010972:	b25b      	sxtb	r3, r3
 8010974:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010978:	d103      	bne.n	8010982 <xQueueGenericSend+0x182>
 801097a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801097c:	2200      	movs	r2, #0
 801097e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010982:	f002 faef 	bl	8012f64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010986:	1d3a      	adds	r2, r7, #4
 8010988:	f107 0314 	add.w	r3, r7, #20
 801098c:	4611      	mov	r1, r2
 801098e:	4618      	mov	r0, r3
 8010990:	f001 fb16 	bl	8011fc0 <xTaskCheckForTimeOut>
 8010994:	4603      	mov	r3, r0
 8010996:	2b00      	cmp	r3, #0
 8010998:	d124      	bne.n	80109e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801099a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801099c:	f000 fd31 	bl	8011402 <prvIsQueueFull>
 80109a0:	4603      	mov	r3, r0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d018      	beq.n	80109d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80109a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a8:	3310      	adds	r3, #16
 80109aa:	687a      	ldr	r2, [r7, #4]
 80109ac:	4611      	mov	r1, r2
 80109ae:	4618      	mov	r0, r3
 80109b0:	f001 fa3c 	bl	8011e2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80109b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80109b6:	f000 fcbc 	bl	8011332 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80109ba:	f001 f86b 	bl	8011a94 <xTaskResumeAll>
 80109be:	4603      	mov	r3, r0
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	f47f af7c 	bne.w	80108be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80109c6:	4b0c      	ldr	r3, [pc, #48]	; (80109f8 <xQueueGenericSend+0x1f8>)
 80109c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80109cc:	601a      	str	r2, [r3, #0]
 80109ce:	f3bf 8f4f 	dsb	sy
 80109d2:	f3bf 8f6f 	isb	sy
 80109d6:	e772      	b.n	80108be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80109d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80109da:	f000 fcaa 	bl	8011332 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80109de:	f001 f859 	bl	8011a94 <xTaskResumeAll>
 80109e2:	e76c      	b.n	80108be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80109e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80109e6:	f000 fca4 	bl	8011332 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80109ea:	f001 f853 	bl	8011a94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80109ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80109f0:	4618      	mov	r0, r3
 80109f2:	3738      	adds	r7, #56	; 0x38
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bd80      	pop	{r7, pc}
 80109f8:	e000ed04 	.word	0xe000ed04

080109fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b090      	sub	sp, #64	; 0x40
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	60f8      	str	r0, [r7, #12]
 8010a04:	60b9      	str	r1, [r7, #8]
 8010a06:	607a      	str	r2, [r7, #4]
 8010a08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8010a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d10a      	bne.n	8010a2a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8010a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a18:	f383 8811 	msr	BASEPRI, r3
 8010a1c:	f3bf 8f6f 	isb	sy
 8010a20:	f3bf 8f4f 	dsb	sy
 8010a24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010a26:	bf00      	nop
 8010a28:	e7fe      	b.n	8010a28 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010a2a:	68bb      	ldr	r3, [r7, #8]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d103      	bne.n	8010a38 <xQueueGenericSendFromISR+0x3c>
 8010a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d101      	bne.n	8010a3c <xQueueGenericSendFromISR+0x40>
 8010a38:	2301      	movs	r3, #1
 8010a3a:	e000      	b.n	8010a3e <xQueueGenericSendFromISR+0x42>
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d10a      	bne.n	8010a58 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8010a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a46:	f383 8811 	msr	BASEPRI, r3
 8010a4a:	f3bf 8f6f 	isb	sy
 8010a4e:	f3bf 8f4f 	dsb	sy
 8010a52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010a54:	bf00      	nop
 8010a56:	e7fe      	b.n	8010a56 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	2b02      	cmp	r3, #2
 8010a5c:	d103      	bne.n	8010a66 <xQueueGenericSendFromISR+0x6a>
 8010a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a62:	2b01      	cmp	r3, #1
 8010a64:	d101      	bne.n	8010a6a <xQueueGenericSendFromISR+0x6e>
 8010a66:	2301      	movs	r3, #1
 8010a68:	e000      	b.n	8010a6c <xQueueGenericSendFromISR+0x70>
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d10a      	bne.n	8010a86 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a74:	f383 8811 	msr	BASEPRI, r3
 8010a78:	f3bf 8f6f 	isb	sy
 8010a7c:	f3bf 8f4f 	dsb	sy
 8010a80:	623b      	str	r3, [r7, #32]
}
 8010a82:	bf00      	nop
 8010a84:	e7fe      	b.n	8010a84 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010a86:	f002 fb1f 	bl	80130c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010a8a:	f3ef 8211 	mrs	r2, BASEPRI
 8010a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a92:	f383 8811 	msr	BASEPRI, r3
 8010a96:	f3bf 8f6f 	isb	sy
 8010a9a:	f3bf 8f4f 	dsb	sy
 8010a9e:	61fa      	str	r2, [r7, #28]
 8010aa0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010aa2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010aa4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010aae:	429a      	cmp	r2, r3
 8010ab0:	d302      	bcc.n	8010ab8 <xQueueGenericSendFromISR+0xbc>
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	2b02      	cmp	r3, #2
 8010ab6:	d12f      	bne.n	8010b18 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010abe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010ac8:	683a      	ldr	r2, [r7, #0]
 8010aca:	68b9      	ldr	r1, [r7, #8]
 8010acc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ace:	f000 fba0 	bl	8011212 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010ad2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010ad6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010ada:	d112      	bne.n	8010b02 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d016      	beq.n	8010b12 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ae6:	3324      	adds	r3, #36	; 0x24
 8010ae8:	4618      	mov	r0, r3
 8010aea:	f001 f9ef 	bl	8011ecc <xTaskRemoveFromEventList>
 8010aee:	4603      	mov	r3, r0
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d00e      	beq.n	8010b12 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d00b      	beq.n	8010b12 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	2201      	movs	r2, #1
 8010afe:	601a      	str	r2, [r3, #0]
 8010b00:	e007      	b.n	8010b12 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010b02:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010b06:	3301      	adds	r3, #1
 8010b08:	b2db      	uxtb	r3, r3
 8010b0a:	b25a      	sxtb	r2, r3
 8010b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010b12:	2301      	movs	r3, #1
 8010b14:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8010b16:	e001      	b.n	8010b1c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010b18:	2300      	movs	r3, #0
 8010b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b1e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010b26:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	3740      	adds	r7, #64	; 0x40
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bd80      	pop	{r7, pc}

08010b32 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010b32:	b580      	push	{r7, lr}
 8010b34:	b08e      	sub	sp, #56	; 0x38
 8010b36:	af00      	add	r7, sp, #0
 8010b38:	6078      	str	r0, [r7, #4]
 8010b3a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d10a      	bne.n	8010b5c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8010b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b4a:	f383 8811 	msr	BASEPRI, r3
 8010b4e:	f3bf 8f6f 	isb	sy
 8010b52:	f3bf 8f4f 	dsb	sy
 8010b56:	623b      	str	r3, [r7, #32]
}
 8010b58:	bf00      	nop
 8010b5a:	e7fe      	b.n	8010b5a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d00a      	beq.n	8010b7a <xQueueGiveFromISR+0x48>
	__asm volatile
 8010b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b68:	f383 8811 	msr	BASEPRI, r3
 8010b6c:	f3bf 8f6f 	isb	sy
 8010b70:	f3bf 8f4f 	dsb	sy
 8010b74:	61fb      	str	r3, [r7, #28]
}
 8010b76:	bf00      	nop
 8010b78:	e7fe      	b.n	8010b78 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d103      	bne.n	8010b8a <xQueueGiveFromISR+0x58>
 8010b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b84:	689b      	ldr	r3, [r3, #8]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d101      	bne.n	8010b8e <xQueueGiveFromISR+0x5c>
 8010b8a:	2301      	movs	r3, #1
 8010b8c:	e000      	b.n	8010b90 <xQueueGiveFromISR+0x5e>
 8010b8e:	2300      	movs	r3, #0
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d10a      	bne.n	8010baa <xQueueGiveFromISR+0x78>
	__asm volatile
 8010b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b98:	f383 8811 	msr	BASEPRI, r3
 8010b9c:	f3bf 8f6f 	isb	sy
 8010ba0:	f3bf 8f4f 	dsb	sy
 8010ba4:	61bb      	str	r3, [r7, #24]
}
 8010ba6:	bf00      	nop
 8010ba8:	e7fe      	b.n	8010ba8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010baa:	f002 fa8d 	bl	80130c8 <vPortValidateInterruptPriority>
	__asm volatile
 8010bae:	f3ef 8211 	mrs	r2, BASEPRI
 8010bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb6:	f383 8811 	msr	BASEPRI, r3
 8010bba:	f3bf 8f6f 	isb	sy
 8010bbe:	f3bf 8f4f 	dsb	sy
 8010bc2:	617a      	str	r2, [r7, #20]
 8010bc4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010bc6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bce:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010bd6:	429a      	cmp	r2, r3
 8010bd8:	d22b      	bcs.n	8010c32 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010be6:	1c5a      	adds	r2, r3, #1
 8010be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bea:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010bec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010bf4:	d112      	bne.n	8010c1c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d016      	beq.n	8010c2c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c00:	3324      	adds	r3, #36	; 0x24
 8010c02:	4618      	mov	r0, r3
 8010c04:	f001 f962 	bl	8011ecc <xTaskRemoveFromEventList>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d00e      	beq.n	8010c2c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010c0e:	683b      	ldr	r3, [r7, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d00b      	beq.n	8010c2c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	2201      	movs	r2, #1
 8010c18:	601a      	str	r2, [r3, #0]
 8010c1a:	e007      	b.n	8010c2c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010c20:	3301      	adds	r3, #1
 8010c22:	b2db      	uxtb	r3, r3
 8010c24:	b25a      	sxtb	r2, r3
 8010c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8010c30:	e001      	b.n	8010c36 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010c32:	2300      	movs	r3, #0
 8010c34:	637b      	str	r3, [r7, #52]	; 0x34
 8010c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c38:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	f383 8811 	msr	BASEPRI, r3
}
 8010c40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010c44:	4618      	mov	r0, r3
 8010c46:	3738      	adds	r7, #56	; 0x38
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	bd80      	pop	{r7, pc}

08010c4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	b08c      	sub	sp, #48	; 0x30
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	60f8      	str	r0, [r7, #12]
 8010c54:	60b9      	str	r1, [r7, #8]
 8010c56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d10a      	bne.n	8010c7c <xQueueReceive+0x30>
	__asm volatile
 8010c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c6a:	f383 8811 	msr	BASEPRI, r3
 8010c6e:	f3bf 8f6f 	isb	sy
 8010c72:	f3bf 8f4f 	dsb	sy
 8010c76:	623b      	str	r3, [r7, #32]
}
 8010c78:	bf00      	nop
 8010c7a:	e7fe      	b.n	8010c7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d103      	bne.n	8010c8a <xQueueReceive+0x3e>
 8010c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d101      	bne.n	8010c8e <xQueueReceive+0x42>
 8010c8a:	2301      	movs	r3, #1
 8010c8c:	e000      	b.n	8010c90 <xQueueReceive+0x44>
 8010c8e:	2300      	movs	r3, #0
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d10a      	bne.n	8010caa <xQueueReceive+0x5e>
	__asm volatile
 8010c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c98:	f383 8811 	msr	BASEPRI, r3
 8010c9c:	f3bf 8f6f 	isb	sy
 8010ca0:	f3bf 8f4f 	dsb	sy
 8010ca4:	61fb      	str	r3, [r7, #28]
}
 8010ca6:	bf00      	nop
 8010ca8:	e7fe      	b.n	8010ca8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010caa:	f001 fad1 	bl	8012250 <xTaskGetSchedulerState>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d102      	bne.n	8010cba <xQueueReceive+0x6e>
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d101      	bne.n	8010cbe <xQueueReceive+0x72>
 8010cba:	2301      	movs	r3, #1
 8010cbc:	e000      	b.n	8010cc0 <xQueueReceive+0x74>
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d10a      	bne.n	8010cda <xQueueReceive+0x8e>
	__asm volatile
 8010cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cc8:	f383 8811 	msr	BASEPRI, r3
 8010ccc:	f3bf 8f6f 	isb	sy
 8010cd0:	f3bf 8f4f 	dsb	sy
 8010cd4:	61bb      	str	r3, [r7, #24]
}
 8010cd6:	bf00      	nop
 8010cd8:	e7fe      	b.n	8010cd8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010cda:	f002 f913 	bl	8012f04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ce2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d01f      	beq.n	8010d2a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010cea:	68b9      	ldr	r1, [r7, #8]
 8010cec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010cee:	f000 fafa 	bl	80112e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cf4:	1e5a      	subs	r2, r3, #1
 8010cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cf8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cfc:	691b      	ldr	r3, [r3, #16]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d00f      	beq.n	8010d22 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d04:	3310      	adds	r3, #16
 8010d06:	4618      	mov	r0, r3
 8010d08:	f001 f8e0 	bl	8011ecc <xTaskRemoveFromEventList>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d007      	beq.n	8010d22 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010d12:	4b3d      	ldr	r3, [pc, #244]	; (8010e08 <xQueueReceive+0x1bc>)
 8010d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d18:	601a      	str	r2, [r3, #0]
 8010d1a:	f3bf 8f4f 	dsb	sy
 8010d1e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010d22:	f002 f91f 	bl	8012f64 <vPortExitCritical>
				return pdPASS;
 8010d26:	2301      	movs	r3, #1
 8010d28:	e069      	b.n	8010dfe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d103      	bne.n	8010d38 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010d30:	f002 f918 	bl	8012f64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010d34:	2300      	movs	r3, #0
 8010d36:	e062      	b.n	8010dfe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d106      	bne.n	8010d4c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010d3e:	f107 0310 	add.w	r3, r7, #16
 8010d42:	4618      	mov	r0, r3
 8010d44:	f001 f926 	bl	8011f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010d48:	2301      	movs	r3, #1
 8010d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010d4c:	f002 f90a 	bl	8012f64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010d50:	f000 fe92 	bl	8011a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010d54:	f002 f8d6 	bl	8012f04 <vPortEnterCritical>
 8010d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010d5e:	b25b      	sxtb	r3, r3
 8010d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010d64:	d103      	bne.n	8010d6e <xQueueReceive+0x122>
 8010d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d68:	2200      	movs	r2, #0
 8010d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d74:	b25b      	sxtb	r3, r3
 8010d76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010d7a:	d103      	bne.n	8010d84 <xQueueReceive+0x138>
 8010d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d7e:	2200      	movs	r2, #0
 8010d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010d84:	f002 f8ee 	bl	8012f64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010d88:	1d3a      	adds	r2, r7, #4
 8010d8a:	f107 0310 	add.w	r3, r7, #16
 8010d8e:	4611      	mov	r1, r2
 8010d90:	4618      	mov	r0, r3
 8010d92:	f001 f915 	bl	8011fc0 <xTaskCheckForTimeOut>
 8010d96:	4603      	mov	r3, r0
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d123      	bne.n	8010de4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d9e:	f000 fb1a 	bl	80113d6 <prvIsQueueEmpty>
 8010da2:	4603      	mov	r3, r0
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d017      	beq.n	8010dd8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010daa:	3324      	adds	r3, #36	; 0x24
 8010dac:	687a      	ldr	r2, [r7, #4]
 8010dae:	4611      	mov	r1, r2
 8010db0:	4618      	mov	r0, r3
 8010db2:	f001 f83b 	bl	8011e2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010db6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010db8:	f000 fabb 	bl	8011332 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010dbc:	f000 fe6a 	bl	8011a94 <xTaskResumeAll>
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d189      	bne.n	8010cda <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8010dc6:	4b10      	ldr	r3, [pc, #64]	; (8010e08 <xQueueReceive+0x1bc>)
 8010dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010dcc:	601a      	str	r2, [r3, #0]
 8010dce:	f3bf 8f4f 	dsb	sy
 8010dd2:	f3bf 8f6f 	isb	sy
 8010dd6:	e780      	b.n	8010cda <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010dda:	f000 faaa 	bl	8011332 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010dde:	f000 fe59 	bl	8011a94 <xTaskResumeAll>
 8010de2:	e77a      	b.n	8010cda <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010de4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010de6:	f000 faa4 	bl	8011332 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010dea:	f000 fe53 	bl	8011a94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010dee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010df0:	f000 faf1 	bl	80113d6 <prvIsQueueEmpty>
 8010df4:	4603      	mov	r3, r0
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	f43f af6f 	beq.w	8010cda <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010dfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3730      	adds	r7, #48	; 0x30
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd80      	pop	{r7, pc}
 8010e06:	bf00      	nop
 8010e08:	e000ed04 	.word	0xe000ed04

08010e0c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b08e      	sub	sp, #56	; 0x38
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
 8010e14:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010e16:	2300      	movs	r3, #0
 8010e18:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d10a      	bne.n	8010e3e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8010e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e2c:	f383 8811 	msr	BASEPRI, r3
 8010e30:	f3bf 8f6f 	isb	sy
 8010e34:	f3bf 8f4f 	dsb	sy
 8010e38:	623b      	str	r3, [r7, #32]
}
 8010e3a:	bf00      	nop
 8010e3c:	e7fe      	b.n	8010e3c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d00a      	beq.n	8010e5c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8010e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e4a:	f383 8811 	msr	BASEPRI, r3
 8010e4e:	f3bf 8f6f 	isb	sy
 8010e52:	f3bf 8f4f 	dsb	sy
 8010e56:	61fb      	str	r3, [r7, #28]
}
 8010e58:	bf00      	nop
 8010e5a:	e7fe      	b.n	8010e5a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010e5c:	f001 f9f8 	bl	8012250 <xTaskGetSchedulerState>
 8010e60:	4603      	mov	r3, r0
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d102      	bne.n	8010e6c <xQueueSemaphoreTake+0x60>
 8010e66:	683b      	ldr	r3, [r7, #0]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d101      	bne.n	8010e70 <xQueueSemaphoreTake+0x64>
 8010e6c:	2301      	movs	r3, #1
 8010e6e:	e000      	b.n	8010e72 <xQueueSemaphoreTake+0x66>
 8010e70:	2300      	movs	r3, #0
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d10a      	bne.n	8010e8c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8010e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e7a:	f383 8811 	msr	BASEPRI, r3
 8010e7e:	f3bf 8f6f 	isb	sy
 8010e82:	f3bf 8f4f 	dsb	sy
 8010e86:	61bb      	str	r3, [r7, #24]
}
 8010e88:	bf00      	nop
 8010e8a:	e7fe      	b.n	8010e8a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010e8c:	f002 f83a 	bl	8012f04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e94:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d024      	beq.n	8010ee6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e9e:	1e5a      	subs	r2, r3, #1
 8010ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ea2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d104      	bne.n	8010eb6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010eac:	f001 fb46 	bl	801253c <pvTaskIncrementMutexHeldCount>
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eb4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eb8:	691b      	ldr	r3, [r3, #16]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d00f      	beq.n	8010ede <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ec0:	3310      	adds	r3, #16
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f001 f802 	bl	8011ecc <xTaskRemoveFromEventList>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d007      	beq.n	8010ede <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010ece:	4b54      	ldr	r3, [pc, #336]	; (8011020 <xQueueSemaphoreTake+0x214>)
 8010ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ed4:	601a      	str	r2, [r3, #0]
 8010ed6:	f3bf 8f4f 	dsb	sy
 8010eda:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010ede:	f002 f841 	bl	8012f64 <vPortExitCritical>
				return pdPASS;
 8010ee2:	2301      	movs	r3, #1
 8010ee4:	e097      	b.n	8011016 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ee6:	683b      	ldr	r3, [r7, #0]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d111      	bne.n	8010f10 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d00a      	beq.n	8010f08 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8010ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ef6:	f383 8811 	msr	BASEPRI, r3
 8010efa:	f3bf 8f6f 	isb	sy
 8010efe:	f3bf 8f4f 	dsb	sy
 8010f02:	617b      	str	r3, [r7, #20]
}
 8010f04:	bf00      	nop
 8010f06:	e7fe      	b.n	8010f06 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010f08:	f002 f82c 	bl	8012f64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	e082      	b.n	8011016 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d106      	bne.n	8010f24 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010f16:	f107 030c 	add.w	r3, r7, #12
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	f001 f83a 	bl	8011f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010f20:	2301      	movs	r3, #1
 8010f22:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010f24:	f002 f81e 	bl	8012f64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010f28:	f000 fda6 	bl	8011a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010f2c:	f001 ffea 	bl	8012f04 <vPortEnterCritical>
 8010f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f36:	b25b      	sxtb	r3, r3
 8010f38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010f3c:	d103      	bne.n	8010f46 <xQueueSemaphoreTake+0x13a>
 8010f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f40:	2200      	movs	r2, #0
 8010f42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010f4c:	b25b      	sxtb	r3, r3
 8010f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010f52:	d103      	bne.n	8010f5c <xQueueSemaphoreTake+0x150>
 8010f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f56:	2200      	movs	r2, #0
 8010f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010f5c:	f002 f802 	bl	8012f64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010f60:	463a      	mov	r2, r7
 8010f62:	f107 030c 	add.w	r3, r7, #12
 8010f66:	4611      	mov	r1, r2
 8010f68:	4618      	mov	r0, r3
 8010f6a:	f001 f829 	bl	8011fc0 <xTaskCheckForTimeOut>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d132      	bne.n	8010fda <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010f76:	f000 fa2e 	bl	80113d6 <prvIsQueueEmpty>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d026      	beq.n	8010fce <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d109      	bne.n	8010f9c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010f88:	f001 ffbc 	bl	8012f04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f8e:	689b      	ldr	r3, [r3, #8]
 8010f90:	4618      	mov	r0, r3
 8010f92:	f001 f97b 	bl	801228c <xTaskPriorityInherit>
 8010f96:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010f98:	f001 ffe4 	bl	8012f64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f9e:	3324      	adds	r3, #36	; 0x24
 8010fa0:	683a      	ldr	r2, [r7, #0]
 8010fa2:	4611      	mov	r1, r2
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	f000 ff41 	bl	8011e2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010faa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010fac:	f000 f9c1 	bl	8011332 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010fb0:	f000 fd70 	bl	8011a94 <xTaskResumeAll>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	f47f af68 	bne.w	8010e8c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010fbc:	4b18      	ldr	r3, [pc, #96]	; (8011020 <xQueueSemaphoreTake+0x214>)
 8010fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010fc2:	601a      	str	r2, [r3, #0]
 8010fc4:	f3bf 8f4f 	dsb	sy
 8010fc8:	f3bf 8f6f 	isb	sy
 8010fcc:	e75e      	b.n	8010e8c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010fce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010fd0:	f000 f9af 	bl	8011332 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010fd4:	f000 fd5e 	bl	8011a94 <xTaskResumeAll>
 8010fd8:	e758      	b.n	8010e8c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010fda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010fdc:	f000 f9a9 	bl	8011332 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010fe0:	f000 fd58 	bl	8011a94 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010fe4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010fe6:	f000 f9f6 	bl	80113d6 <prvIsQueueEmpty>
 8010fea:	4603      	mov	r3, r0
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	f43f af4d 	beq.w	8010e8c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d00d      	beq.n	8011014 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8010ff8:	f001 ff84 	bl	8012f04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010ffc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010ffe:	f000 f8f0 	bl	80111e2 <prvGetDisinheritPriorityAfterTimeout>
 8011002:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011006:	689b      	ldr	r3, [r3, #8]
 8011008:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801100a:	4618      	mov	r0, r3
 801100c:	f001 fa14 	bl	8012438 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011010:	f001 ffa8 	bl	8012f64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011014:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011016:	4618      	mov	r0, r3
 8011018:	3738      	adds	r7, #56	; 0x38
 801101a:	46bd      	mov	sp, r7
 801101c:	bd80      	pop	{r7, pc}
 801101e:	bf00      	nop
 8011020:	e000ed04 	.word	0xe000ed04

08011024 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011024:	b580      	push	{r7, lr}
 8011026:	b08e      	sub	sp, #56	; 0x38
 8011028:	af00      	add	r7, sp, #0
 801102a:	60f8      	str	r0, [r7, #12]
 801102c:	60b9      	str	r1, [r7, #8]
 801102e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011036:	2b00      	cmp	r3, #0
 8011038:	d10a      	bne.n	8011050 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801103a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801103e:	f383 8811 	msr	BASEPRI, r3
 8011042:	f3bf 8f6f 	isb	sy
 8011046:	f3bf 8f4f 	dsb	sy
 801104a:	623b      	str	r3, [r7, #32]
}
 801104c:	bf00      	nop
 801104e:	e7fe      	b.n	801104e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d103      	bne.n	801105e <xQueueReceiveFromISR+0x3a>
 8011056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801105a:	2b00      	cmp	r3, #0
 801105c:	d101      	bne.n	8011062 <xQueueReceiveFromISR+0x3e>
 801105e:	2301      	movs	r3, #1
 8011060:	e000      	b.n	8011064 <xQueueReceiveFromISR+0x40>
 8011062:	2300      	movs	r3, #0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d10a      	bne.n	801107e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8011068:	f04f 0350 	mov.w	r3, #80	; 0x50
 801106c:	f383 8811 	msr	BASEPRI, r3
 8011070:	f3bf 8f6f 	isb	sy
 8011074:	f3bf 8f4f 	dsb	sy
 8011078:	61fb      	str	r3, [r7, #28]
}
 801107a:	bf00      	nop
 801107c:	e7fe      	b.n	801107c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801107e:	f002 f823 	bl	80130c8 <vPortValidateInterruptPriority>
	__asm volatile
 8011082:	f3ef 8211 	mrs	r2, BASEPRI
 8011086:	f04f 0350 	mov.w	r3, #80	; 0x50
 801108a:	f383 8811 	msr	BASEPRI, r3
 801108e:	f3bf 8f6f 	isb	sy
 8011092:	f3bf 8f4f 	dsb	sy
 8011096:	61ba      	str	r2, [r7, #24]
 8011098:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801109a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801109c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801109e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80110a2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80110a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d02f      	beq.n	801110a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80110aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80110b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80110b4:	68b9      	ldr	r1, [r7, #8]
 80110b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80110b8:	f000 f915 	bl	80112e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80110bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110be:	1e5a      	subs	r2, r3, #1
 80110c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110c2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80110c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80110c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80110cc:	d112      	bne.n	80110f4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80110ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110d0:	691b      	ldr	r3, [r3, #16]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d016      	beq.n	8011104 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80110d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110d8:	3310      	adds	r3, #16
 80110da:	4618      	mov	r0, r3
 80110dc:	f000 fef6 	bl	8011ecc <xTaskRemoveFromEventList>
 80110e0:	4603      	mov	r3, r0
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d00e      	beq.n	8011104 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d00b      	beq.n	8011104 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	2201      	movs	r2, #1
 80110f0:	601a      	str	r2, [r3, #0]
 80110f2:	e007      	b.n	8011104 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80110f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80110f8:	3301      	adds	r3, #1
 80110fa:	b2db      	uxtb	r3, r3
 80110fc:	b25a      	sxtb	r2, r3
 80110fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011100:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8011104:	2301      	movs	r3, #1
 8011106:	637b      	str	r3, [r7, #52]	; 0x34
 8011108:	e001      	b.n	801110e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801110a:	2300      	movs	r3, #0
 801110c:	637b      	str	r3, [r7, #52]	; 0x34
 801110e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011110:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011112:	693b      	ldr	r3, [r7, #16]
 8011114:	f383 8811 	msr	BASEPRI, r3
}
 8011118:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801111a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801111c:	4618      	mov	r0, r3
 801111e:	3738      	adds	r7, #56	; 0x38
 8011120:	46bd      	mov	sp, r7
 8011122:	bd80      	pop	{r7, pc}

08011124 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8011124:	b580      	push	{r7, lr}
 8011126:	b084      	sub	sp, #16
 8011128:	af00      	add	r7, sp, #0
 801112a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d10a      	bne.n	8011148 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8011132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011136:	f383 8811 	msr	BASEPRI, r3
 801113a:	f3bf 8f6f 	isb	sy
 801113e:	f3bf 8f4f 	dsb	sy
 8011142:	60bb      	str	r3, [r7, #8]
}
 8011144:	bf00      	nop
 8011146:	e7fe      	b.n	8011146 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8011148:	f001 fedc 	bl	8012f04 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011150:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8011152:	f001 ff07 	bl	8012f64 <vPortExitCritical>

	return uxReturn;
 8011156:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8011158:	4618      	mov	r0, r3
 801115a:	3710      	adds	r7, #16
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}

08011160 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8011160:	b480      	push	{r7}
 8011162:	b087      	sub	sp, #28
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 801116c:	697b      	ldr	r3, [r7, #20]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d10a      	bne.n	8011188 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8011172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011176:	f383 8811 	msr	BASEPRI, r3
 801117a:	f3bf 8f6f 	isb	sy
 801117e:	f3bf 8f4f 	dsb	sy
 8011182:	60fb      	str	r3, [r7, #12]
}
 8011184:	bf00      	nop
 8011186:	e7fe      	b.n	8011186 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8011188:	697b      	ldr	r3, [r7, #20]
 801118a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801118c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 801118e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8011190:	4618      	mov	r0, r3
 8011192:	371c      	adds	r7, #28
 8011194:	46bd      	mov	sp, r7
 8011196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119a:	4770      	bx	lr

0801119c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b084      	sub	sp, #16
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d10a      	bne.n	80111c4 <vQueueDelete+0x28>
	__asm volatile
 80111ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111b2:	f383 8811 	msr	BASEPRI, r3
 80111b6:	f3bf 8f6f 	isb	sy
 80111ba:	f3bf 8f4f 	dsb	sy
 80111be:	60bb      	str	r3, [r7, #8]
}
 80111c0:	bf00      	nop
 80111c2:	e7fe      	b.n	80111c2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80111c4:	68f8      	ldr	r0, [r7, #12]
 80111c6:	f000 f95f 	bl	8011488 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d102      	bne.n	80111da <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80111d4:	68f8      	ldr	r0, [r7, #12]
 80111d6:	f002 f85b 	bl	8013290 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80111da:	bf00      	nop
 80111dc:	3710      	adds	r7, #16
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd80      	pop	{r7, pc}

080111e2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80111e2:	b480      	push	{r7}
 80111e4:	b085      	sub	sp, #20
 80111e6:	af00      	add	r7, sp, #0
 80111e8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d006      	beq.n	8011200 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80111fc:	60fb      	str	r3, [r7, #12]
 80111fe:	e001      	b.n	8011204 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011200:	2300      	movs	r3, #0
 8011202:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011204:	68fb      	ldr	r3, [r7, #12]
	}
 8011206:	4618      	mov	r0, r3
 8011208:	3714      	adds	r7, #20
 801120a:	46bd      	mov	sp, r7
 801120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011210:	4770      	bx	lr

08011212 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011212:	b580      	push	{r7, lr}
 8011214:	b086      	sub	sp, #24
 8011216:	af00      	add	r7, sp, #0
 8011218:	60f8      	str	r0, [r7, #12]
 801121a:	60b9      	str	r1, [r7, #8]
 801121c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801121e:	2300      	movs	r3, #0
 8011220:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011226:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801122c:	2b00      	cmp	r3, #0
 801122e:	d10d      	bne.n	801124c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d14d      	bne.n	80112d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	689b      	ldr	r3, [r3, #8]
 801123c:	4618      	mov	r0, r3
 801123e:	f001 f88d 	bl	801235c <xTaskPriorityDisinherit>
 8011242:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	2200      	movs	r2, #0
 8011248:	609a      	str	r2, [r3, #8]
 801124a:	e043      	b.n	80112d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	2b00      	cmp	r3, #0
 8011250:	d119      	bne.n	8011286 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	6858      	ldr	r0, [r3, #4]
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801125a:	461a      	mov	r2, r3
 801125c:	68b9      	ldr	r1, [r7, #8]
 801125e:	f002 fb78 	bl	8013952 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	685a      	ldr	r2, [r3, #4]
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801126a:	441a      	add	r2, r3
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	685a      	ldr	r2, [r3, #4]
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	689b      	ldr	r3, [r3, #8]
 8011278:	429a      	cmp	r2, r3
 801127a:	d32b      	bcc.n	80112d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	681a      	ldr	r2, [r3, #0]
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	605a      	str	r2, [r3, #4]
 8011284:	e026      	b.n	80112d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	68d8      	ldr	r0, [r3, #12]
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801128e:	461a      	mov	r2, r3
 8011290:	68b9      	ldr	r1, [r7, #8]
 8011292:	f002 fb5e 	bl	8013952 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	68da      	ldr	r2, [r3, #12]
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801129e:	425b      	negs	r3, r3
 80112a0:	441a      	add	r2, r3
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	68da      	ldr	r2, [r3, #12]
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	429a      	cmp	r2, r3
 80112b0:	d207      	bcs.n	80112c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	689a      	ldr	r2, [r3, #8]
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112ba:	425b      	negs	r3, r3
 80112bc:	441a      	add	r2, r3
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	2b02      	cmp	r3, #2
 80112c6:	d105      	bne.n	80112d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d002      	beq.n	80112d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80112ce:	693b      	ldr	r3, [r7, #16]
 80112d0:	3b01      	subs	r3, #1
 80112d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80112d4:	693b      	ldr	r3, [r7, #16]
 80112d6:	1c5a      	adds	r2, r3, #1
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80112dc:	697b      	ldr	r3, [r7, #20]
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3718      	adds	r7, #24
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}

080112e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80112e6:	b580      	push	{r7, lr}
 80112e8:	b082      	sub	sp, #8
 80112ea:	af00      	add	r7, sp, #0
 80112ec:	6078      	str	r0, [r7, #4]
 80112ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d018      	beq.n	801132a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	68da      	ldr	r2, [r3, #12]
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011300:	441a      	add	r2, r3
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	68da      	ldr	r2, [r3, #12]
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	689b      	ldr	r3, [r3, #8]
 801130e:	429a      	cmp	r2, r3
 8011310:	d303      	bcc.n	801131a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	681a      	ldr	r2, [r3, #0]
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	68d9      	ldr	r1, [r3, #12]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011322:	461a      	mov	r2, r3
 8011324:	6838      	ldr	r0, [r7, #0]
 8011326:	f002 fb14 	bl	8013952 <memcpy>
	}
}
 801132a:	bf00      	nop
 801132c:	3708      	adds	r7, #8
 801132e:	46bd      	mov	sp, r7
 8011330:	bd80      	pop	{r7, pc}

08011332 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011332:	b580      	push	{r7, lr}
 8011334:	b084      	sub	sp, #16
 8011336:	af00      	add	r7, sp, #0
 8011338:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801133a:	f001 fde3 	bl	8012f04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011344:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011346:	e011      	b.n	801136c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801134c:	2b00      	cmp	r3, #0
 801134e:	d012      	beq.n	8011376 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	3324      	adds	r3, #36	; 0x24
 8011354:	4618      	mov	r0, r3
 8011356:	f000 fdb9 	bl	8011ecc <xTaskRemoveFromEventList>
 801135a:	4603      	mov	r3, r0
 801135c:	2b00      	cmp	r3, #0
 801135e:	d001      	beq.n	8011364 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011360:	f000 fe90 	bl	8012084 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011364:	7bfb      	ldrb	r3, [r7, #15]
 8011366:	3b01      	subs	r3, #1
 8011368:	b2db      	uxtb	r3, r3
 801136a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801136c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011370:	2b00      	cmp	r3, #0
 8011372:	dce9      	bgt.n	8011348 <prvUnlockQueue+0x16>
 8011374:	e000      	b.n	8011378 <prvUnlockQueue+0x46>
					break;
 8011376:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	22ff      	movs	r2, #255	; 0xff
 801137c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011380:	f001 fdf0 	bl	8012f64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011384:	f001 fdbe 	bl	8012f04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801138e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011390:	e011      	b.n	80113b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	691b      	ldr	r3, [r3, #16]
 8011396:	2b00      	cmp	r3, #0
 8011398:	d012      	beq.n	80113c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	3310      	adds	r3, #16
 801139e:	4618      	mov	r0, r3
 80113a0:	f000 fd94 	bl	8011ecc <xTaskRemoveFromEventList>
 80113a4:	4603      	mov	r3, r0
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d001      	beq.n	80113ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80113aa:	f000 fe6b 	bl	8012084 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80113ae:	7bbb      	ldrb	r3, [r7, #14]
 80113b0:	3b01      	subs	r3, #1
 80113b2:	b2db      	uxtb	r3, r3
 80113b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80113b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	dce9      	bgt.n	8011392 <prvUnlockQueue+0x60>
 80113be:	e000      	b.n	80113c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80113c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	22ff      	movs	r2, #255	; 0xff
 80113c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80113ca:	f001 fdcb 	bl	8012f64 <vPortExitCritical>
}
 80113ce:	bf00      	nop
 80113d0:	3710      	adds	r7, #16
 80113d2:	46bd      	mov	sp, r7
 80113d4:	bd80      	pop	{r7, pc}

080113d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80113d6:	b580      	push	{r7, lr}
 80113d8:	b084      	sub	sp, #16
 80113da:	af00      	add	r7, sp, #0
 80113dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80113de:	f001 fd91 	bl	8012f04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d102      	bne.n	80113f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80113ea:	2301      	movs	r3, #1
 80113ec:	60fb      	str	r3, [r7, #12]
 80113ee:	e001      	b.n	80113f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80113f0:	2300      	movs	r3, #0
 80113f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80113f4:	f001 fdb6 	bl	8012f64 <vPortExitCritical>

	return xReturn;
 80113f8:	68fb      	ldr	r3, [r7, #12]
}
 80113fa:	4618      	mov	r0, r3
 80113fc:	3710      	adds	r7, #16
 80113fe:	46bd      	mov	sp, r7
 8011400:	bd80      	pop	{r7, pc}

08011402 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011402:	b580      	push	{r7, lr}
 8011404:	b084      	sub	sp, #16
 8011406:	af00      	add	r7, sp, #0
 8011408:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801140a:	f001 fd7b 	bl	8012f04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011416:	429a      	cmp	r2, r3
 8011418:	d102      	bne.n	8011420 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801141a:	2301      	movs	r3, #1
 801141c:	60fb      	str	r3, [r7, #12]
 801141e:	e001      	b.n	8011424 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011420:	2300      	movs	r3, #0
 8011422:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011424:	f001 fd9e 	bl	8012f64 <vPortExitCritical>

	return xReturn;
 8011428:	68fb      	ldr	r3, [r7, #12]
}
 801142a:	4618      	mov	r0, r3
 801142c:	3710      	adds	r7, #16
 801142e:	46bd      	mov	sp, r7
 8011430:	bd80      	pop	{r7, pc}
	...

08011434 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011434:	b480      	push	{r7}
 8011436:	b085      	sub	sp, #20
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
 801143c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801143e:	2300      	movs	r3, #0
 8011440:	60fb      	str	r3, [r7, #12]
 8011442:	e014      	b.n	801146e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011444:	4a0f      	ldr	r2, [pc, #60]	; (8011484 <vQueueAddToRegistry+0x50>)
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d10b      	bne.n	8011468 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011450:	490c      	ldr	r1, [pc, #48]	; (8011484 <vQueueAddToRegistry+0x50>)
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	683a      	ldr	r2, [r7, #0]
 8011456:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801145a:	4a0a      	ldr	r2, [pc, #40]	; (8011484 <vQueueAddToRegistry+0x50>)
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	00db      	lsls	r3, r3, #3
 8011460:	4413      	add	r3, r2
 8011462:	687a      	ldr	r2, [r7, #4]
 8011464:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011466:	e006      	b.n	8011476 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	3301      	adds	r3, #1
 801146c:	60fb      	str	r3, [r7, #12]
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	2b07      	cmp	r3, #7
 8011472:	d9e7      	bls.n	8011444 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011474:	bf00      	nop
 8011476:	bf00      	nop
 8011478:	3714      	adds	r7, #20
 801147a:	46bd      	mov	sp, r7
 801147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011480:	4770      	bx	lr
 8011482:	bf00      	nop
 8011484:	20007cfc 	.word	0x20007cfc

08011488 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011488:	b480      	push	{r7}
 801148a:	b085      	sub	sp, #20
 801148c:	af00      	add	r7, sp, #0
 801148e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011490:	2300      	movs	r3, #0
 8011492:	60fb      	str	r3, [r7, #12]
 8011494:	e016      	b.n	80114c4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011496:	4a10      	ldr	r2, [pc, #64]	; (80114d8 <vQueueUnregisterQueue+0x50>)
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	00db      	lsls	r3, r3, #3
 801149c:	4413      	add	r3, r2
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	687a      	ldr	r2, [r7, #4]
 80114a2:	429a      	cmp	r2, r3
 80114a4:	d10b      	bne.n	80114be <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80114a6:	4a0c      	ldr	r2, [pc, #48]	; (80114d8 <vQueueUnregisterQueue+0x50>)
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	2100      	movs	r1, #0
 80114ac:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80114b0:	4a09      	ldr	r2, [pc, #36]	; (80114d8 <vQueueUnregisterQueue+0x50>)
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	00db      	lsls	r3, r3, #3
 80114b6:	4413      	add	r3, r2
 80114b8:	2200      	movs	r2, #0
 80114ba:	605a      	str	r2, [r3, #4]
				break;
 80114bc:	e006      	b.n	80114cc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	3301      	adds	r3, #1
 80114c2:	60fb      	str	r3, [r7, #12]
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2b07      	cmp	r3, #7
 80114c8:	d9e5      	bls.n	8011496 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80114ca:	bf00      	nop
 80114cc:	bf00      	nop
 80114ce:	3714      	adds	r7, #20
 80114d0:	46bd      	mov	sp, r7
 80114d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d6:	4770      	bx	lr
 80114d8:	20007cfc 	.word	0x20007cfc

080114dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80114dc:	b580      	push	{r7, lr}
 80114de:	b086      	sub	sp, #24
 80114e0:	af00      	add	r7, sp, #0
 80114e2:	60f8      	str	r0, [r7, #12]
 80114e4:	60b9      	str	r1, [r7, #8]
 80114e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80114ec:	f001 fd0a 	bl	8012f04 <vPortEnterCritical>
 80114f0:	697b      	ldr	r3, [r7, #20]
 80114f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80114f6:	b25b      	sxtb	r3, r3
 80114f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80114fc:	d103      	bne.n	8011506 <vQueueWaitForMessageRestricted+0x2a>
 80114fe:	697b      	ldr	r3, [r7, #20]
 8011500:	2200      	movs	r2, #0
 8011502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011506:	697b      	ldr	r3, [r7, #20]
 8011508:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801150c:	b25b      	sxtb	r3, r3
 801150e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011512:	d103      	bne.n	801151c <vQueueWaitForMessageRestricted+0x40>
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	2200      	movs	r2, #0
 8011518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801151c:	f001 fd22 	bl	8012f64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011520:	697b      	ldr	r3, [r7, #20]
 8011522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011524:	2b00      	cmp	r3, #0
 8011526:	d106      	bne.n	8011536 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011528:	697b      	ldr	r3, [r7, #20]
 801152a:	3324      	adds	r3, #36	; 0x24
 801152c:	687a      	ldr	r2, [r7, #4]
 801152e:	68b9      	ldr	r1, [r7, #8]
 8011530:	4618      	mov	r0, r3
 8011532:	f000 fc9f 	bl	8011e74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011536:	6978      	ldr	r0, [r7, #20]
 8011538:	f7ff fefb 	bl	8011332 <prvUnlockQueue>
	}
 801153c:	bf00      	nop
 801153e:	3718      	adds	r7, #24
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011544:	b580      	push	{r7, lr}
 8011546:	b08e      	sub	sp, #56	; 0x38
 8011548:	af04      	add	r7, sp, #16
 801154a:	60f8      	str	r0, [r7, #12]
 801154c:	60b9      	str	r1, [r7, #8]
 801154e:	607a      	str	r2, [r7, #4]
 8011550:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011554:	2b00      	cmp	r3, #0
 8011556:	d10a      	bne.n	801156e <xTaskCreateStatic+0x2a>
	__asm volatile
 8011558:	f04f 0350 	mov.w	r3, #80	; 0x50
 801155c:	f383 8811 	msr	BASEPRI, r3
 8011560:	f3bf 8f6f 	isb	sy
 8011564:	f3bf 8f4f 	dsb	sy
 8011568:	623b      	str	r3, [r7, #32]
}
 801156a:	bf00      	nop
 801156c:	e7fe      	b.n	801156c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801156e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011570:	2b00      	cmp	r3, #0
 8011572:	d10a      	bne.n	801158a <xTaskCreateStatic+0x46>
	__asm volatile
 8011574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011578:	f383 8811 	msr	BASEPRI, r3
 801157c:	f3bf 8f6f 	isb	sy
 8011580:	f3bf 8f4f 	dsb	sy
 8011584:	61fb      	str	r3, [r7, #28]
}
 8011586:	bf00      	nop
 8011588:	e7fe      	b.n	8011588 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801158a:	23bc      	movs	r3, #188	; 0xbc
 801158c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801158e:	693b      	ldr	r3, [r7, #16]
 8011590:	2bbc      	cmp	r3, #188	; 0xbc
 8011592:	d00a      	beq.n	80115aa <xTaskCreateStatic+0x66>
	__asm volatile
 8011594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011598:	f383 8811 	msr	BASEPRI, r3
 801159c:	f3bf 8f6f 	isb	sy
 80115a0:	f3bf 8f4f 	dsb	sy
 80115a4:	61bb      	str	r3, [r7, #24]
}
 80115a6:	bf00      	nop
 80115a8:	e7fe      	b.n	80115a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80115aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80115ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d01e      	beq.n	80115f0 <xTaskCreateStatic+0xac>
 80115b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d01b      	beq.n	80115f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80115b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80115bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80115c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80115c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115c4:	2202      	movs	r2, #2
 80115c6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80115ca:	2300      	movs	r3, #0
 80115cc:	9303      	str	r3, [sp, #12]
 80115ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115d0:	9302      	str	r3, [sp, #8]
 80115d2:	f107 0314 	add.w	r3, r7, #20
 80115d6:	9301      	str	r3, [sp, #4]
 80115d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115da:	9300      	str	r3, [sp, #0]
 80115dc:	683b      	ldr	r3, [r7, #0]
 80115de:	687a      	ldr	r2, [r7, #4]
 80115e0:	68b9      	ldr	r1, [r7, #8]
 80115e2:	68f8      	ldr	r0, [r7, #12]
 80115e4:	f000 f850 	bl	8011688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80115e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80115ea:	f000 f8f3 	bl	80117d4 <prvAddNewTaskToReadyList>
 80115ee:	e001      	b.n	80115f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80115f0:	2300      	movs	r3, #0
 80115f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80115f4:	697b      	ldr	r3, [r7, #20]
	}
 80115f6:	4618      	mov	r0, r3
 80115f8:	3728      	adds	r7, #40	; 0x28
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}

080115fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80115fe:	b580      	push	{r7, lr}
 8011600:	b08c      	sub	sp, #48	; 0x30
 8011602:	af04      	add	r7, sp, #16
 8011604:	60f8      	str	r0, [r7, #12]
 8011606:	60b9      	str	r1, [r7, #8]
 8011608:	603b      	str	r3, [r7, #0]
 801160a:	4613      	mov	r3, r2
 801160c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801160e:	88fb      	ldrh	r3, [r7, #6]
 8011610:	009b      	lsls	r3, r3, #2
 8011612:	4618      	mov	r0, r3
 8011614:	f001 fd98 	bl	8013148 <pvPortMalloc>
 8011618:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801161a:	697b      	ldr	r3, [r7, #20]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d00e      	beq.n	801163e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011620:	20bc      	movs	r0, #188	; 0xbc
 8011622:	f001 fd91 	bl	8013148 <pvPortMalloc>
 8011626:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011628:	69fb      	ldr	r3, [r7, #28]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d003      	beq.n	8011636 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801162e:	69fb      	ldr	r3, [r7, #28]
 8011630:	697a      	ldr	r2, [r7, #20]
 8011632:	631a      	str	r2, [r3, #48]	; 0x30
 8011634:	e005      	b.n	8011642 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011636:	6978      	ldr	r0, [r7, #20]
 8011638:	f001 fe2a 	bl	8013290 <vPortFree>
 801163c:	e001      	b.n	8011642 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801163e:	2300      	movs	r3, #0
 8011640:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011642:	69fb      	ldr	r3, [r7, #28]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d017      	beq.n	8011678 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011648:	69fb      	ldr	r3, [r7, #28]
 801164a:	2200      	movs	r2, #0
 801164c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011650:	88fa      	ldrh	r2, [r7, #6]
 8011652:	2300      	movs	r3, #0
 8011654:	9303      	str	r3, [sp, #12]
 8011656:	69fb      	ldr	r3, [r7, #28]
 8011658:	9302      	str	r3, [sp, #8]
 801165a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801165c:	9301      	str	r3, [sp, #4]
 801165e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011660:	9300      	str	r3, [sp, #0]
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	68b9      	ldr	r1, [r7, #8]
 8011666:	68f8      	ldr	r0, [r7, #12]
 8011668:	f000 f80e 	bl	8011688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801166c:	69f8      	ldr	r0, [r7, #28]
 801166e:	f000 f8b1 	bl	80117d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011672:	2301      	movs	r3, #1
 8011674:	61bb      	str	r3, [r7, #24]
 8011676:	e002      	b.n	801167e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011678:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801167c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801167e:	69bb      	ldr	r3, [r7, #24]
	}
 8011680:	4618      	mov	r0, r3
 8011682:	3720      	adds	r7, #32
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}

08011688 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b088      	sub	sp, #32
 801168c:	af00      	add	r7, sp, #0
 801168e:	60f8      	str	r0, [r7, #12]
 8011690:	60b9      	str	r1, [r7, #8]
 8011692:	607a      	str	r2, [r7, #4]
 8011694:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011698:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	009b      	lsls	r3, r3, #2
 801169e:	461a      	mov	r2, r3
 80116a0:	21a5      	movs	r1, #165	; 0xa5
 80116a2:	f002 f964 	bl	801396e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80116a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80116b0:	3b01      	subs	r3, #1
 80116b2:	009b      	lsls	r3, r3, #2
 80116b4:	4413      	add	r3, r2
 80116b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80116b8:	69bb      	ldr	r3, [r7, #24]
 80116ba:	f023 0307 	bic.w	r3, r3, #7
 80116be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80116c0:	69bb      	ldr	r3, [r7, #24]
 80116c2:	f003 0307 	and.w	r3, r3, #7
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d00a      	beq.n	80116e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80116ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116ce:	f383 8811 	msr	BASEPRI, r3
 80116d2:	f3bf 8f6f 	isb	sy
 80116d6:	f3bf 8f4f 	dsb	sy
 80116da:	617b      	str	r3, [r7, #20]
}
 80116dc:	bf00      	nop
 80116de:	e7fe      	b.n	80116de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d01f      	beq.n	8011726 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80116e6:	2300      	movs	r3, #0
 80116e8:	61fb      	str	r3, [r7, #28]
 80116ea:	e012      	b.n	8011712 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80116ec:	68ba      	ldr	r2, [r7, #8]
 80116ee:	69fb      	ldr	r3, [r7, #28]
 80116f0:	4413      	add	r3, r2
 80116f2:	7819      	ldrb	r1, [r3, #0]
 80116f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80116f6:	69fb      	ldr	r3, [r7, #28]
 80116f8:	4413      	add	r3, r2
 80116fa:	3334      	adds	r3, #52	; 0x34
 80116fc:	460a      	mov	r2, r1
 80116fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011700:	68ba      	ldr	r2, [r7, #8]
 8011702:	69fb      	ldr	r3, [r7, #28]
 8011704:	4413      	add	r3, r2
 8011706:	781b      	ldrb	r3, [r3, #0]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d006      	beq.n	801171a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801170c:	69fb      	ldr	r3, [r7, #28]
 801170e:	3301      	adds	r3, #1
 8011710:	61fb      	str	r3, [r7, #28]
 8011712:	69fb      	ldr	r3, [r7, #28]
 8011714:	2b0f      	cmp	r3, #15
 8011716:	d9e9      	bls.n	80116ec <prvInitialiseNewTask+0x64>
 8011718:	e000      	b.n	801171c <prvInitialiseNewTask+0x94>
			{
				break;
 801171a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801171c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801171e:	2200      	movs	r2, #0
 8011720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011724:	e003      	b.n	801172e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011728:	2200      	movs	r2, #0
 801172a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801172e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011730:	2b37      	cmp	r3, #55	; 0x37
 8011732:	d901      	bls.n	8011738 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011734:	2337      	movs	r3, #55	; 0x37
 8011736:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801173a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801173c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801173e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011740:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011742:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011746:	2200      	movs	r2, #0
 8011748:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801174a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801174c:	3304      	adds	r3, #4
 801174e:	4618      	mov	r0, r3
 8011750:	f7fe fe1a 	bl	8010388 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011756:	3318      	adds	r3, #24
 8011758:	4618      	mov	r0, r3
 801175a:	f7fe fe15 	bl	8010388 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801175e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011762:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011766:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801176a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801176c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801176e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011772:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011776:	2200      	movs	r2, #0
 8011778:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801177c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801177e:	2200      	movs	r2, #0
 8011780:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8011784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011786:	3354      	adds	r3, #84	; 0x54
 8011788:	2260      	movs	r2, #96	; 0x60
 801178a:	2100      	movs	r1, #0
 801178c:	4618      	mov	r0, r3
 801178e:	f002 f8ee 	bl	801396e <memset>
 8011792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011794:	4a0c      	ldr	r2, [pc, #48]	; (80117c8 <prvInitialiseNewTask+0x140>)
 8011796:	659a      	str	r2, [r3, #88]	; 0x58
 8011798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801179a:	4a0c      	ldr	r2, [pc, #48]	; (80117cc <prvInitialiseNewTask+0x144>)
 801179c:	65da      	str	r2, [r3, #92]	; 0x5c
 801179e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117a0:	4a0b      	ldr	r2, [pc, #44]	; (80117d0 <prvInitialiseNewTask+0x148>)
 80117a2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80117a4:	683a      	ldr	r2, [r7, #0]
 80117a6:	68f9      	ldr	r1, [r7, #12]
 80117a8:	69b8      	ldr	r0, [r7, #24]
 80117aa:	f001 fa7d 	bl	8012ca8 <pxPortInitialiseStack>
 80117ae:	4602      	mov	r2, r0
 80117b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80117b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d002      	beq.n	80117c0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80117ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80117be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80117c0:	bf00      	nop
 80117c2:	3720      	adds	r7, #32
 80117c4:	46bd      	mov	sp, r7
 80117c6:	bd80      	pop	{r7, pc}
 80117c8:	08019bdc 	.word	0x08019bdc
 80117cc:	08019bfc 	.word	0x08019bfc
 80117d0:	08019bbc 	.word	0x08019bbc

080117d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b082      	sub	sp, #8
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80117dc:	f001 fb92 	bl	8012f04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80117e0:	4b2d      	ldr	r3, [pc, #180]	; (8011898 <prvAddNewTaskToReadyList+0xc4>)
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	3301      	adds	r3, #1
 80117e6:	4a2c      	ldr	r2, [pc, #176]	; (8011898 <prvAddNewTaskToReadyList+0xc4>)
 80117e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80117ea:	4b2c      	ldr	r3, [pc, #176]	; (801189c <prvAddNewTaskToReadyList+0xc8>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d109      	bne.n	8011806 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80117f2:	4a2a      	ldr	r2, [pc, #168]	; (801189c <prvAddNewTaskToReadyList+0xc8>)
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80117f8:	4b27      	ldr	r3, [pc, #156]	; (8011898 <prvAddNewTaskToReadyList+0xc4>)
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	2b01      	cmp	r3, #1
 80117fe:	d110      	bne.n	8011822 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011800:	f000 fc64 	bl	80120cc <prvInitialiseTaskLists>
 8011804:	e00d      	b.n	8011822 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011806:	4b26      	ldr	r3, [pc, #152]	; (80118a0 <prvAddNewTaskToReadyList+0xcc>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d109      	bne.n	8011822 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801180e:	4b23      	ldr	r3, [pc, #140]	; (801189c <prvAddNewTaskToReadyList+0xc8>)
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011818:	429a      	cmp	r2, r3
 801181a:	d802      	bhi.n	8011822 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801181c:	4a1f      	ldr	r2, [pc, #124]	; (801189c <prvAddNewTaskToReadyList+0xc8>)
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011822:	4b20      	ldr	r3, [pc, #128]	; (80118a4 <prvAddNewTaskToReadyList+0xd0>)
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	3301      	adds	r3, #1
 8011828:	4a1e      	ldr	r2, [pc, #120]	; (80118a4 <prvAddNewTaskToReadyList+0xd0>)
 801182a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801182c:	4b1d      	ldr	r3, [pc, #116]	; (80118a4 <prvAddNewTaskToReadyList+0xd0>)
 801182e:	681a      	ldr	r2, [r3, #0]
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011838:	4b1b      	ldr	r3, [pc, #108]	; (80118a8 <prvAddNewTaskToReadyList+0xd4>)
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	429a      	cmp	r2, r3
 801183e:	d903      	bls.n	8011848 <prvAddNewTaskToReadyList+0x74>
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011844:	4a18      	ldr	r2, [pc, #96]	; (80118a8 <prvAddNewTaskToReadyList+0xd4>)
 8011846:	6013      	str	r3, [r2, #0]
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801184c:	4613      	mov	r3, r2
 801184e:	009b      	lsls	r3, r3, #2
 8011850:	4413      	add	r3, r2
 8011852:	009b      	lsls	r3, r3, #2
 8011854:	4a15      	ldr	r2, [pc, #84]	; (80118ac <prvAddNewTaskToReadyList+0xd8>)
 8011856:	441a      	add	r2, r3
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	3304      	adds	r3, #4
 801185c:	4619      	mov	r1, r3
 801185e:	4610      	mov	r0, r2
 8011860:	f7fe fd9f 	bl	80103a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011864:	f001 fb7e 	bl	8012f64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011868:	4b0d      	ldr	r3, [pc, #52]	; (80118a0 <prvAddNewTaskToReadyList+0xcc>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d00e      	beq.n	801188e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011870:	4b0a      	ldr	r3, [pc, #40]	; (801189c <prvAddNewTaskToReadyList+0xc8>)
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801187a:	429a      	cmp	r2, r3
 801187c:	d207      	bcs.n	801188e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801187e:	4b0c      	ldr	r3, [pc, #48]	; (80118b0 <prvAddNewTaskToReadyList+0xdc>)
 8011880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011884:	601a      	str	r2, [r3, #0]
 8011886:	f3bf 8f4f 	dsb	sy
 801188a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801188e:	bf00      	nop
 8011890:	3708      	adds	r7, #8
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}
 8011896:	bf00      	nop
 8011898:	20008210 	.word	0x20008210
 801189c:	20007d3c 	.word	0x20007d3c
 80118a0:	2000821c 	.word	0x2000821c
 80118a4:	2000822c 	.word	0x2000822c
 80118a8:	20008218 	.word	0x20008218
 80118ac:	20007d40 	.word	0x20007d40
 80118b0:	e000ed04 	.word	0xe000ed04

080118b4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80118b4:	b580      	push	{r7, lr}
 80118b6:	b084      	sub	sp, #16
 80118b8:	af00      	add	r7, sp, #0
 80118ba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80118bc:	f001 fb22 	bl	8012f04 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d102      	bne.n	80118cc <vTaskDelete+0x18>
 80118c6:	4b2c      	ldr	r3, [pc, #176]	; (8011978 <vTaskDelete+0xc4>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	e000      	b.n	80118ce <vTaskDelete+0x1a>
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	3304      	adds	r3, #4
 80118d4:	4618      	mov	r0, r3
 80118d6:	f7fe fdc1 	bl	801045c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d004      	beq.n	80118ec <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	3318      	adds	r3, #24
 80118e6:	4618      	mov	r0, r3
 80118e8:	f7fe fdb8 	bl	801045c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80118ec:	4b23      	ldr	r3, [pc, #140]	; (801197c <vTaskDelete+0xc8>)
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	3301      	adds	r3, #1
 80118f2:	4a22      	ldr	r2, [pc, #136]	; (801197c <vTaskDelete+0xc8>)
 80118f4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80118f6:	4b20      	ldr	r3, [pc, #128]	; (8011978 <vTaskDelete+0xc4>)
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	68fa      	ldr	r2, [r7, #12]
 80118fc:	429a      	cmp	r2, r3
 80118fe:	d10b      	bne.n	8011918 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	3304      	adds	r3, #4
 8011904:	4619      	mov	r1, r3
 8011906:	481e      	ldr	r0, [pc, #120]	; (8011980 <vTaskDelete+0xcc>)
 8011908:	f7fe fd4b 	bl	80103a2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 801190c:	4b1d      	ldr	r3, [pc, #116]	; (8011984 <vTaskDelete+0xd0>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	3301      	adds	r3, #1
 8011912:	4a1c      	ldr	r2, [pc, #112]	; (8011984 <vTaskDelete+0xd0>)
 8011914:	6013      	str	r3, [r2, #0]
 8011916:	e009      	b.n	801192c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8011918:	4b1b      	ldr	r3, [pc, #108]	; (8011988 <vTaskDelete+0xd4>)
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	3b01      	subs	r3, #1
 801191e:	4a1a      	ldr	r2, [pc, #104]	; (8011988 <vTaskDelete+0xd4>)
 8011920:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8011922:	68f8      	ldr	r0, [r7, #12]
 8011924:	f000 fc40 	bl	80121a8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8011928:	f000 fc72 	bl	8012210 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 801192c:	f001 fb1a 	bl	8012f64 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8011930:	4b16      	ldr	r3, [pc, #88]	; (801198c <vTaskDelete+0xd8>)
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d01b      	beq.n	8011970 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8011938:	4b0f      	ldr	r3, [pc, #60]	; (8011978 <vTaskDelete+0xc4>)
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	68fa      	ldr	r2, [r7, #12]
 801193e:	429a      	cmp	r2, r3
 8011940:	d116      	bne.n	8011970 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8011942:	4b13      	ldr	r3, [pc, #76]	; (8011990 <vTaskDelete+0xdc>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d00a      	beq.n	8011960 <vTaskDelete+0xac>
	__asm volatile
 801194a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801194e:	f383 8811 	msr	BASEPRI, r3
 8011952:	f3bf 8f6f 	isb	sy
 8011956:	f3bf 8f4f 	dsb	sy
 801195a:	60bb      	str	r3, [r7, #8]
}
 801195c:	bf00      	nop
 801195e:	e7fe      	b.n	801195e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8011960:	4b0c      	ldr	r3, [pc, #48]	; (8011994 <vTaskDelete+0xe0>)
 8011962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011966:	601a      	str	r2, [r3, #0]
 8011968:	f3bf 8f4f 	dsb	sy
 801196c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011970:	bf00      	nop
 8011972:	3710      	adds	r7, #16
 8011974:	46bd      	mov	sp, r7
 8011976:	bd80      	pop	{r7, pc}
 8011978:	20007d3c 	.word	0x20007d3c
 801197c:	2000822c 	.word	0x2000822c
 8011980:	200081e4 	.word	0x200081e4
 8011984:	200081f8 	.word	0x200081f8
 8011988:	20008210 	.word	0x20008210
 801198c:	2000821c 	.word	0x2000821c
 8011990:	20008238 	.word	0x20008238
 8011994:	e000ed04 	.word	0xe000ed04

08011998 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b08a      	sub	sp, #40	; 0x28
 801199c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801199e:	2300      	movs	r3, #0
 80119a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80119a2:	2300      	movs	r3, #0
 80119a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80119a6:	463a      	mov	r2, r7
 80119a8:	1d39      	adds	r1, r7, #4
 80119aa:	f107 0308 	add.w	r3, r7, #8
 80119ae:	4618      	mov	r0, r3
 80119b0:	f7fe fc96 	bl	80102e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80119b4:	6839      	ldr	r1, [r7, #0]
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	68ba      	ldr	r2, [r7, #8]
 80119ba:	9202      	str	r2, [sp, #8]
 80119bc:	9301      	str	r3, [sp, #4]
 80119be:	2300      	movs	r3, #0
 80119c0:	9300      	str	r3, [sp, #0]
 80119c2:	2300      	movs	r3, #0
 80119c4:	460a      	mov	r2, r1
 80119c6:	4924      	ldr	r1, [pc, #144]	; (8011a58 <vTaskStartScheduler+0xc0>)
 80119c8:	4824      	ldr	r0, [pc, #144]	; (8011a5c <vTaskStartScheduler+0xc4>)
 80119ca:	f7ff fdbb 	bl	8011544 <xTaskCreateStatic>
 80119ce:	4603      	mov	r3, r0
 80119d0:	4a23      	ldr	r2, [pc, #140]	; (8011a60 <vTaskStartScheduler+0xc8>)
 80119d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80119d4:	4b22      	ldr	r3, [pc, #136]	; (8011a60 <vTaskStartScheduler+0xc8>)
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80119dc:	2301      	movs	r3, #1
 80119de:	617b      	str	r3, [r7, #20]
 80119e0:	e001      	b.n	80119e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80119e2:	2300      	movs	r3, #0
 80119e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80119e6:	697b      	ldr	r3, [r7, #20]
 80119e8:	2b01      	cmp	r3, #1
 80119ea:	d102      	bne.n	80119f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80119ec:	f000 fe0e 	bl	801260c <xTimerCreateTimerTask>
 80119f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80119f2:	697b      	ldr	r3, [r7, #20]
 80119f4:	2b01      	cmp	r3, #1
 80119f6:	d11b      	bne.n	8011a30 <vTaskStartScheduler+0x98>
	__asm volatile
 80119f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119fc:	f383 8811 	msr	BASEPRI, r3
 8011a00:	f3bf 8f6f 	isb	sy
 8011a04:	f3bf 8f4f 	dsb	sy
 8011a08:	613b      	str	r3, [r7, #16]
}
 8011a0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011a0c:	4b15      	ldr	r3, [pc, #84]	; (8011a64 <vTaskStartScheduler+0xcc>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	3354      	adds	r3, #84	; 0x54
 8011a12:	4a15      	ldr	r2, [pc, #84]	; (8011a68 <vTaskStartScheduler+0xd0>)
 8011a14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011a16:	4b15      	ldr	r3, [pc, #84]	; (8011a6c <vTaskStartScheduler+0xd4>)
 8011a18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011a1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011a1e:	4b14      	ldr	r3, [pc, #80]	; (8011a70 <vTaskStartScheduler+0xd8>)
 8011a20:	2201      	movs	r2, #1
 8011a22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011a24:	4b13      	ldr	r3, [pc, #76]	; (8011a74 <vTaskStartScheduler+0xdc>)
 8011a26:	2200      	movs	r2, #0
 8011a28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011a2a:	f001 f9c9 	bl	8012dc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011a2e:	e00e      	b.n	8011a4e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011a30:	697b      	ldr	r3, [r7, #20]
 8011a32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011a36:	d10a      	bne.n	8011a4e <vTaskStartScheduler+0xb6>
	__asm volatile
 8011a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a3c:	f383 8811 	msr	BASEPRI, r3
 8011a40:	f3bf 8f6f 	isb	sy
 8011a44:	f3bf 8f4f 	dsb	sy
 8011a48:	60fb      	str	r3, [r7, #12]
}
 8011a4a:	bf00      	nop
 8011a4c:	e7fe      	b.n	8011a4c <vTaskStartScheduler+0xb4>
}
 8011a4e:	bf00      	nop
 8011a50:	3718      	adds	r7, #24
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bd80      	pop	{r7, pc}
 8011a56:	bf00      	nop
 8011a58:	08018a78 	.word	0x08018a78
 8011a5c:	0801209d 	.word	0x0801209d
 8011a60:	20008234 	.word	0x20008234
 8011a64:	20007d3c 	.word	0x20007d3c
 8011a68:	2000020c 	.word	0x2000020c
 8011a6c:	20008230 	.word	0x20008230
 8011a70:	2000821c 	.word	0x2000821c
 8011a74:	20008214 	.word	0x20008214

08011a78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011a78:	b480      	push	{r7}
 8011a7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011a7c:	4b04      	ldr	r3, [pc, #16]	; (8011a90 <vTaskSuspendAll+0x18>)
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	3301      	adds	r3, #1
 8011a82:	4a03      	ldr	r2, [pc, #12]	; (8011a90 <vTaskSuspendAll+0x18>)
 8011a84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011a86:	bf00      	nop
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8e:	4770      	bx	lr
 8011a90:	20008238 	.word	0x20008238

08011a94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011a94:	b580      	push	{r7, lr}
 8011a96:	b084      	sub	sp, #16
 8011a98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011a9e:	2300      	movs	r3, #0
 8011aa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011aa2:	4b42      	ldr	r3, [pc, #264]	; (8011bac <xTaskResumeAll+0x118>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d10a      	bne.n	8011ac0 <xTaskResumeAll+0x2c>
	__asm volatile
 8011aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aae:	f383 8811 	msr	BASEPRI, r3
 8011ab2:	f3bf 8f6f 	isb	sy
 8011ab6:	f3bf 8f4f 	dsb	sy
 8011aba:	603b      	str	r3, [r7, #0]
}
 8011abc:	bf00      	nop
 8011abe:	e7fe      	b.n	8011abe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011ac0:	f001 fa20 	bl	8012f04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011ac4:	4b39      	ldr	r3, [pc, #228]	; (8011bac <xTaskResumeAll+0x118>)
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	3b01      	subs	r3, #1
 8011aca:	4a38      	ldr	r2, [pc, #224]	; (8011bac <xTaskResumeAll+0x118>)
 8011acc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ace:	4b37      	ldr	r3, [pc, #220]	; (8011bac <xTaskResumeAll+0x118>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d162      	bne.n	8011b9c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011ad6:	4b36      	ldr	r3, [pc, #216]	; (8011bb0 <xTaskResumeAll+0x11c>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d05e      	beq.n	8011b9c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011ade:	e02f      	b.n	8011b40 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ae0:	4b34      	ldr	r3, [pc, #208]	; (8011bb4 <xTaskResumeAll+0x120>)
 8011ae2:	68db      	ldr	r3, [r3, #12]
 8011ae4:	68db      	ldr	r3, [r3, #12]
 8011ae6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	3318      	adds	r3, #24
 8011aec:	4618      	mov	r0, r3
 8011aee:	f7fe fcb5 	bl	801045c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	3304      	adds	r3, #4
 8011af6:	4618      	mov	r0, r3
 8011af8:	f7fe fcb0 	bl	801045c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b00:	4b2d      	ldr	r3, [pc, #180]	; (8011bb8 <xTaskResumeAll+0x124>)
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	429a      	cmp	r2, r3
 8011b06:	d903      	bls.n	8011b10 <xTaskResumeAll+0x7c>
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b0c:	4a2a      	ldr	r2, [pc, #168]	; (8011bb8 <xTaskResumeAll+0x124>)
 8011b0e:	6013      	str	r3, [r2, #0]
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b14:	4613      	mov	r3, r2
 8011b16:	009b      	lsls	r3, r3, #2
 8011b18:	4413      	add	r3, r2
 8011b1a:	009b      	lsls	r3, r3, #2
 8011b1c:	4a27      	ldr	r2, [pc, #156]	; (8011bbc <xTaskResumeAll+0x128>)
 8011b1e:	441a      	add	r2, r3
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	3304      	adds	r3, #4
 8011b24:	4619      	mov	r1, r3
 8011b26:	4610      	mov	r0, r2
 8011b28:	f7fe fc3b 	bl	80103a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b30:	4b23      	ldr	r3, [pc, #140]	; (8011bc0 <xTaskResumeAll+0x12c>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b36:	429a      	cmp	r2, r3
 8011b38:	d302      	bcc.n	8011b40 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8011b3a:	4b22      	ldr	r3, [pc, #136]	; (8011bc4 <xTaskResumeAll+0x130>)
 8011b3c:	2201      	movs	r2, #1
 8011b3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011b40:	4b1c      	ldr	r3, [pc, #112]	; (8011bb4 <xTaskResumeAll+0x120>)
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d1cb      	bne.n	8011ae0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d001      	beq.n	8011b52 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011b4e:	f000 fb5f 	bl	8012210 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011b52:	4b1d      	ldr	r3, [pc, #116]	; (8011bc8 <xTaskResumeAll+0x134>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d010      	beq.n	8011b80 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011b5e:	f000 f847 	bl	8011bf0 <xTaskIncrementTick>
 8011b62:	4603      	mov	r3, r0
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d002      	beq.n	8011b6e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011b68:	4b16      	ldr	r3, [pc, #88]	; (8011bc4 <xTaskResumeAll+0x130>)
 8011b6a:	2201      	movs	r2, #1
 8011b6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	3b01      	subs	r3, #1
 8011b72:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d1f1      	bne.n	8011b5e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011b7a:	4b13      	ldr	r3, [pc, #76]	; (8011bc8 <xTaskResumeAll+0x134>)
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011b80:	4b10      	ldr	r3, [pc, #64]	; (8011bc4 <xTaskResumeAll+0x130>)
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d009      	beq.n	8011b9c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011b88:	2301      	movs	r3, #1
 8011b8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011b8c:	4b0f      	ldr	r3, [pc, #60]	; (8011bcc <xTaskResumeAll+0x138>)
 8011b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b92:	601a      	str	r2, [r3, #0]
 8011b94:	f3bf 8f4f 	dsb	sy
 8011b98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011b9c:	f001 f9e2 	bl	8012f64 <vPortExitCritical>

	return xAlreadyYielded;
 8011ba0:	68bb      	ldr	r3, [r7, #8]
}
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	3710      	adds	r7, #16
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	bd80      	pop	{r7, pc}
 8011baa:	bf00      	nop
 8011bac:	20008238 	.word	0x20008238
 8011bb0:	20008210 	.word	0x20008210
 8011bb4:	200081d0 	.word	0x200081d0
 8011bb8:	20008218 	.word	0x20008218
 8011bbc:	20007d40 	.word	0x20007d40
 8011bc0:	20007d3c 	.word	0x20007d3c
 8011bc4:	20008224 	.word	0x20008224
 8011bc8:	20008220 	.word	0x20008220
 8011bcc:	e000ed04 	.word	0xe000ed04

08011bd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011bd0:	b480      	push	{r7}
 8011bd2:	b083      	sub	sp, #12
 8011bd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011bd6:	4b05      	ldr	r3, [pc, #20]	; (8011bec <xTaskGetTickCount+0x1c>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011bdc:	687b      	ldr	r3, [r7, #4]
}
 8011bde:	4618      	mov	r0, r3
 8011be0:	370c      	adds	r7, #12
 8011be2:	46bd      	mov	sp, r7
 8011be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be8:	4770      	bx	lr
 8011bea:	bf00      	nop
 8011bec:	20008214 	.word	0x20008214

08011bf0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b086      	sub	sp, #24
 8011bf4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011bfa:	4b4f      	ldr	r3, [pc, #316]	; (8011d38 <xTaskIncrementTick+0x148>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	f040 808f 	bne.w	8011d22 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011c04:	4b4d      	ldr	r3, [pc, #308]	; (8011d3c <xTaskIncrementTick+0x14c>)
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	3301      	adds	r3, #1
 8011c0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011c0c:	4a4b      	ldr	r2, [pc, #300]	; (8011d3c <xTaskIncrementTick+0x14c>)
 8011c0e:	693b      	ldr	r3, [r7, #16]
 8011c10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d120      	bne.n	8011c5a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011c18:	4b49      	ldr	r3, [pc, #292]	; (8011d40 <xTaskIncrementTick+0x150>)
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d00a      	beq.n	8011c38 <xTaskIncrementTick+0x48>
	__asm volatile
 8011c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c26:	f383 8811 	msr	BASEPRI, r3
 8011c2a:	f3bf 8f6f 	isb	sy
 8011c2e:	f3bf 8f4f 	dsb	sy
 8011c32:	603b      	str	r3, [r7, #0]
}
 8011c34:	bf00      	nop
 8011c36:	e7fe      	b.n	8011c36 <xTaskIncrementTick+0x46>
 8011c38:	4b41      	ldr	r3, [pc, #260]	; (8011d40 <xTaskIncrementTick+0x150>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	60fb      	str	r3, [r7, #12]
 8011c3e:	4b41      	ldr	r3, [pc, #260]	; (8011d44 <xTaskIncrementTick+0x154>)
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	4a3f      	ldr	r2, [pc, #252]	; (8011d40 <xTaskIncrementTick+0x150>)
 8011c44:	6013      	str	r3, [r2, #0]
 8011c46:	4a3f      	ldr	r2, [pc, #252]	; (8011d44 <xTaskIncrementTick+0x154>)
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	6013      	str	r3, [r2, #0]
 8011c4c:	4b3e      	ldr	r3, [pc, #248]	; (8011d48 <xTaskIncrementTick+0x158>)
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	3301      	adds	r3, #1
 8011c52:	4a3d      	ldr	r2, [pc, #244]	; (8011d48 <xTaskIncrementTick+0x158>)
 8011c54:	6013      	str	r3, [r2, #0]
 8011c56:	f000 fadb 	bl	8012210 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011c5a:	4b3c      	ldr	r3, [pc, #240]	; (8011d4c <xTaskIncrementTick+0x15c>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	693a      	ldr	r2, [r7, #16]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d349      	bcc.n	8011cf8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011c64:	4b36      	ldr	r3, [pc, #216]	; (8011d40 <xTaskIncrementTick+0x150>)
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d104      	bne.n	8011c78 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011c6e:	4b37      	ldr	r3, [pc, #220]	; (8011d4c <xTaskIncrementTick+0x15c>)
 8011c70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c74:	601a      	str	r2, [r3, #0]
					break;
 8011c76:	e03f      	b.n	8011cf8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c78:	4b31      	ldr	r3, [pc, #196]	; (8011d40 <xTaskIncrementTick+0x150>)
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	68db      	ldr	r3, [r3, #12]
 8011c7e:	68db      	ldr	r3, [r3, #12]
 8011c80:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011c82:	68bb      	ldr	r3, [r7, #8]
 8011c84:	685b      	ldr	r3, [r3, #4]
 8011c86:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011c88:	693a      	ldr	r2, [r7, #16]
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d203      	bcs.n	8011c98 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011c90:	4a2e      	ldr	r2, [pc, #184]	; (8011d4c <xTaskIncrementTick+0x15c>)
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011c96:	e02f      	b.n	8011cf8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011c98:	68bb      	ldr	r3, [r7, #8]
 8011c9a:	3304      	adds	r3, #4
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f7fe fbdd 	bl	801045c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011ca2:	68bb      	ldr	r3, [r7, #8]
 8011ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d004      	beq.n	8011cb4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011caa:	68bb      	ldr	r3, [r7, #8]
 8011cac:	3318      	adds	r3, #24
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f7fe fbd4 	bl	801045c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011cb4:	68bb      	ldr	r3, [r7, #8]
 8011cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cb8:	4b25      	ldr	r3, [pc, #148]	; (8011d50 <xTaskIncrementTick+0x160>)
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d903      	bls.n	8011cc8 <xTaskIncrementTick+0xd8>
 8011cc0:	68bb      	ldr	r3, [r7, #8]
 8011cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cc4:	4a22      	ldr	r2, [pc, #136]	; (8011d50 <xTaskIncrementTick+0x160>)
 8011cc6:	6013      	str	r3, [r2, #0]
 8011cc8:	68bb      	ldr	r3, [r7, #8]
 8011cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ccc:	4613      	mov	r3, r2
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	4413      	add	r3, r2
 8011cd2:	009b      	lsls	r3, r3, #2
 8011cd4:	4a1f      	ldr	r2, [pc, #124]	; (8011d54 <xTaskIncrementTick+0x164>)
 8011cd6:	441a      	add	r2, r3
 8011cd8:	68bb      	ldr	r3, [r7, #8]
 8011cda:	3304      	adds	r3, #4
 8011cdc:	4619      	mov	r1, r3
 8011cde:	4610      	mov	r0, r2
 8011ce0:	f7fe fb5f 	bl	80103a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011ce4:	68bb      	ldr	r3, [r7, #8]
 8011ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ce8:	4b1b      	ldr	r3, [pc, #108]	; (8011d58 <xTaskIncrementTick+0x168>)
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d3b8      	bcc.n	8011c64 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011cf6:	e7b5      	b.n	8011c64 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011cf8:	4b17      	ldr	r3, [pc, #92]	; (8011d58 <xTaskIncrementTick+0x168>)
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cfe:	4915      	ldr	r1, [pc, #84]	; (8011d54 <xTaskIncrementTick+0x164>)
 8011d00:	4613      	mov	r3, r2
 8011d02:	009b      	lsls	r3, r3, #2
 8011d04:	4413      	add	r3, r2
 8011d06:	009b      	lsls	r3, r3, #2
 8011d08:	440b      	add	r3, r1
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	2b01      	cmp	r3, #1
 8011d0e:	d901      	bls.n	8011d14 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011d10:	2301      	movs	r3, #1
 8011d12:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011d14:	4b11      	ldr	r3, [pc, #68]	; (8011d5c <xTaskIncrementTick+0x16c>)
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d007      	beq.n	8011d2c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8011d1c:	2301      	movs	r3, #1
 8011d1e:	617b      	str	r3, [r7, #20]
 8011d20:	e004      	b.n	8011d2c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011d22:	4b0f      	ldr	r3, [pc, #60]	; (8011d60 <xTaskIncrementTick+0x170>)
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	3301      	adds	r3, #1
 8011d28:	4a0d      	ldr	r2, [pc, #52]	; (8011d60 <xTaskIncrementTick+0x170>)
 8011d2a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011d2c:	697b      	ldr	r3, [r7, #20]
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	3718      	adds	r7, #24
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd80      	pop	{r7, pc}
 8011d36:	bf00      	nop
 8011d38:	20008238 	.word	0x20008238
 8011d3c:	20008214 	.word	0x20008214
 8011d40:	200081c8 	.word	0x200081c8
 8011d44:	200081cc 	.word	0x200081cc
 8011d48:	20008228 	.word	0x20008228
 8011d4c:	20008230 	.word	0x20008230
 8011d50:	20008218 	.word	0x20008218
 8011d54:	20007d40 	.word	0x20007d40
 8011d58:	20007d3c 	.word	0x20007d3c
 8011d5c:	20008224 	.word	0x20008224
 8011d60:	20008220 	.word	0x20008220

08011d64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011d64:	b480      	push	{r7}
 8011d66:	b085      	sub	sp, #20
 8011d68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011d6a:	4b2a      	ldr	r3, [pc, #168]	; (8011e14 <vTaskSwitchContext+0xb0>)
 8011d6c:	681b      	ldr	r3, [r3, #0]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d003      	beq.n	8011d7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011d72:	4b29      	ldr	r3, [pc, #164]	; (8011e18 <vTaskSwitchContext+0xb4>)
 8011d74:	2201      	movs	r2, #1
 8011d76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011d78:	e046      	b.n	8011e08 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8011d7a:	4b27      	ldr	r3, [pc, #156]	; (8011e18 <vTaskSwitchContext+0xb4>)
 8011d7c:	2200      	movs	r2, #0
 8011d7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d80:	4b26      	ldr	r3, [pc, #152]	; (8011e1c <vTaskSwitchContext+0xb8>)
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	60fb      	str	r3, [r7, #12]
 8011d86:	e010      	b.n	8011daa <vTaskSwitchContext+0x46>
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d10a      	bne.n	8011da4 <vTaskSwitchContext+0x40>
	__asm volatile
 8011d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d92:	f383 8811 	msr	BASEPRI, r3
 8011d96:	f3bf 8f6f 	isb	sy
 8011d9a:	f3bf 8f4f 	dsb	sy
 8011d9e:	607b      	str	r3, [r7, #4]
}
 8011da0:	bf00      	nop
 8011da2:	e7fe      	b.n	8011da2 <vTaskSwitchContext+0x3e>
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	3b01      	subs	r3, #1
 8011da8:	60fb      	str	r3, [r7, #12]
 8011daa:	491d      	ldr	r1, [pc, #116]	; (8011e20 <vTaskSwitchContext+0xbc>)
 8011dac:	68fa      	ldr	r2, [r7, #12]
 8011dae:	4613      	mov	r3, r2
 8011db0:	009b      	lsls	r3, r3, #2
 8011db2:	4413      	add	r3, r2
 8011db4:	009b      	lsls	r3, r3, #2
 8011db6:	440b      	add	r3, r1
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d0e4      	beq.n	8011d88 <vTaskSwitchContext+0x24>
 8011dbe:	68fa      	ldr	r2, [r7, #12]
 8011dc0:	4613      	mov	r3, r2
 8011dc2:	009b      	lsls	r3, r3, #2
 8011dc4:	4413      	add	r3, r2
 8011dc6:	009b      	lsls	r3, r3, #2
 8011dc8:	4a15      	ldr	r2, [pc, #84]	; (8011e20 <vTaskSwitchContext+0xbc>)
 8011dca:	4413      	add	r3, r2
 8011dcc:	60bb      	str	r3, [r7, #8]
 8011dce:	68bb      	ldr	r3, [r7, #8]
 8011dd0:	685b      	ldr	r3, [r3, #4]
 8011dd2:	685a      	ldr	r2, [r3, #4]
 8011dd4:	68bb      	ldr	r3, [r7, #8]
 8011dd6:	605a      	str	r2, [r3, #4]
 8011dd8:	68bb      	ldr	r3, [r7, #8]
 8011dda:	685a      	ldr	r2, [r3, #4]
 8011ddc:	68bb      	ldr	r3, [r7, #8]
 8011dde:	3308      	adds	r3, #8
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d104      	bne.n	8011dee <vTaskSwitchContext+0x8a>
 8011de4:	68bb      	ldr	r3, [r7, #8]
 8011de6:	685b      	ldr	r3, [r3, #4]
 8011de8:	685a      	ldr	r2, [r3, #4]
 8011dea:	68bb      	ldr	r3, [r7, #8]
 8011dec:	605a      	str	r2, [r3, #4]
 8011dee:	68bb      	ldr	r3, [r7, #8]
 8011df0:	685b      	ldr	r3, [r3, #4]
 8011df2:	68db      	ldr	r3, [r3, #12]
 8011df4:	4a0b      	ldr	r2, [pc, #44]	; (8011e24 <vTaskSwitchContext+0xc0>)
 8011df6:	6013      	str	r3, [r2, #0]
 8011df8:	4a08      	ldr	r2, [pc, #32]	; (8011e1c <vTaskSwitchContext+0xb8>)
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011dfe:	4b09      	ldr	r3, [pc, #36]	; (8011e24 <vTaskSwitchContext+0xc0>)
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	3354      	adds	r3, #84	; 0x54
 8011e04:	4a08      	ldr	r2, [pc, #32]	; (8011e28 <vTaskSwitchContext+0xc4>)
 8011e06:	6013      	str	r3, [r2, #0]
}
 8011e08:	bf00      	nop
 8011e0a:	3714      	adds	r7, #20
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e12:	4770      	bx	lr
 8011e14:	20008238 	.word	0x20008238
 8011e18:	20008224 	.word	0x20008224
 8011e1c:	20008218 	.word	0x20008218
 8011e20:	20007d40 	.word	0x20007d40
 8011e24:	20007d3c 	.word	0x20007d3c
 8011e28:	2000020c 	.word	0x2000020c

08011e2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b084      	sub	sp, #16
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
 8011e34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d10a      	bne.n	8011e52 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e40:	f383 8811 	msr	BASEPRI, r3
 8011e44:	f3bf 8f6f 	isb	sy
 8011e48:	f3bf 8f4f 	dsb	sy
 8011e4c:	60fb      	str	r3, [r7, #12]
}
 8011e4e:	bf00      	nop
 8011e50:	e7fe      	b.n	8011e50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011e52:	4b07      	ldr	r3, [pc, #28]	; (8011e70 <vTaskPlaceOnEventList+0x44>)
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	3318      	adds	r3, #24
 8011e58:	4619      	mov	r1, r3
 8011e5a:	6878      	ldr	r0, [r7, #4]
 8011e5c:	f7fe fac5 	bl	80103ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011e60:	2101      	movs	r1, #1
 8011e62:	6838      	ldr	r0, [r7, #0]
 8011e64:	f000 fb7e 	bl	8012564 <prvAddCurrentTaskToDelayedList>
}
 8011e68:	bf00      	nop
 8011e6a:	3710      	adds	r7, #16
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd80      	pop	{r7, pc}
 8011e70:	20007d3c 	.word	0x20007d3c

08011e74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b086      	sub	sp, #24
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	60f8      	str	r0, [r7, #12]
 8011e7c:	60b9      	str	r1, [r7, #8]
 8011e7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d10a      	bne.n	8011e9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8011e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e8a:	f383 8811 	msr	BASEPRI, r3
 8011e8e:	f3bf 8f6f 	isb	sy
 8011e92:	f3bf 8f4f 	dsb	sy
 8011e96:	617b      	str	r3, [r7, #20]
}
 8011e98:	bf00      	nop
 8011e9a:	e7fe      	b.n	8011e9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011e9c:	4b0a      	ldr	r3, [pc, #40]	; (8011ec8 <vTaskPlaceOnEventListRestricted+0x54>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	3318      	adds	r3, #24
 8011ea2:	4619      	mov	r1, r3
 8011ea4:	68f8      	ldr	r0, [r7, #12]
 8011ea6:	f7fe fa7c 	bl	80103a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d002      	beq.n	8011eb6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011eb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011eb4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011eb6:	6879      	ldr	r1, [r7, #4]
 8011eb8:	68b8      	ldr	r0, [r7, #8]
 8011eba:	f000 fb53 	bl	8012564 <prvAddCurrentTaskToDelayedList>
	}
 8011ebe:	bf00      	nop
 8011ec0:	3718      	adds	r7, #24
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	bd80      	pop	{r7, pc}
 8011ec6:	bf00      	nop
 8011ec8:	20007d3c 	.word	0x20007d3c

08011ecc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b086      	sub	sp, #24
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	68db      	ldr	r3, [r3, #12]
 8011ed8:	68db      	ldr	r3, [r3, #12]
 8011eda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011edc:	693b      	ldr	r3, [r7, #16]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d10a      	bne.n	8011ef8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ee6:	f383 8811 	msr	BASEPRI, r3
 8011eea:	f3bf 8f6f 	isb	sy
 8011eee:	f3bf 8f4f 	dsb	sy
 8011ef2:	60fb      	str	r3, [r7, #12]
}
 8011ef4:	bf00      	nop
 8011ef6:	e7fe      	b.n	8011ef6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011ef8:	693b      	ldr	r3, [r7, #16]
 8011efa:	3318      	adds	r3, #24
 8011efc:	4618      	mov	r0, r3
 8011efe:	f7fe faad 	bl	801045c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011f02:	4b1e      	ldr	r3, [pc, #120]	; (8011f7c <xTaskRemoveFromEventList+0xb0>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d11d      	bne.n	8011f46 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011f0a:	693b      	ldr	r3, [r7, #16]
 8011f0c:	3304      	adds	r3, #4
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f7fe faa4 	bl	801045c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011f14:	693b      	ldr	r3, [r7, #16]
 8011f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f18:	4b19      	ldr	r3, [pc, #100]	; (8011f80 <xTaskRemoveFromEventList+0xb4>)
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	d903      	bls.n	8011f28 <xTaskRemoveFromEventList+0x5c>
 8011f20:	693b      	ldr	r3, [r7, #16]
 8011f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f24:	4a16      	ldr	r2, [pc, #88]	; (8011f80 <xTaskRemoveFromEventList+0xb4>)
 8011f26:	6013      	str	r3, [r2, #0]
 8011f28:	693b      	ldr	r3, [r7, #16]
 8011f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f2c:	4613      	mov	r3, r2
 8011f2e:	009b      	lsls	r3, r3, #2
 8011f30:	4413      	add	r3, r2
 8011f32:	009b      	lsls	r3, r3, #2
 8011f34:	4a13      	ldr	r2, [pc, #76]	; (8011f84 <xTaskRemoveFromEventList+0xb8>)
 8011f36:	441a      	add	r2, r3
 8011f38:	693b      	ldr	r3, [r7, #16]
 8011f3a:	3304      	adds	r3, #4
 8011f3c:	4619      	mov	r1, r3
 8011f3e:	4610      	mov	r0, r2
 8011f40:	f7fe fa2f 	bl	80103a2 <vListInsertEnd>
 8011f44:	e005      	b.n	8011f52 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011f46:	693b      	ldr	r3, [r7, #16]
 8011f48:	3318      	adds	r3, #24
 8011f4a:	4619      	mov	r1, r3
 8011f4c:	480e      	ldr	r0, [pc, #56]	; (8011f88 <xTaskRemoveFromEventList+0xbc>)
 8011f4e:	f7fe fa28 	bl	80103a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011f52:	693b      	ldr	r3, [r7, #16]
 8011f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f56:	4b0d      	ldr	r3, [pc, #52]	; (8011f8c <xTaskRemoveFromEventList+0xc0>)
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f5c:	429a      	cmp	r2, r3
 8011f5e:	d905      	bls.n	8011f6c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011f60:	2301      	movs	r3, #1
 8011f62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011f64:	4b0a      	ldr	r3, [pc, #40]	; (8011f90 <xTaskRemoveFromEventList+0xc4>)
 8011f66:	2201      	movs	r2, #1
 8011f68:	601a      	str	r2, [r3, #0]
 8011f6a:	e001      	b.n	8011f70 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011f70:	697b      	ldr	r3, [r7, #20]
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	3718      	adds	r7, #24
 8011f76:	46bd      	mov	sp, r7
 8011f78:	bd80      	pop	{r7, pc}
 8011f7a:	bf00      	nop
 8011f7c:	20008238 	.word	0x20008238
 8011f80:	20008218 	.word	0x20008218
 8011f84:	20007d40 	.word	0x20007d40
 8011f88:	200081d0 	.word	0x200081d0
 8011f8c:	20007d3c 	.word	0x20007d3c
 8011f90:	20008224 	.word	0x20008224

08011f94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011f94:	b480      	push	{r7}
 8011f96:	b083      	sub	sp, #12
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011f9c:	4b06      	ldr	r3, [pc, #24]	; (8011fb8 <vTaskInternalSetTimeOutState+0x24>)
 8011f9e:	681a      	ldr	r2, [r3, #0]
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011fa4:	4b05      	ldr	r3, [pc, #20]	; (8011fbc <vTaskInternalSetTimeOutState+0x28>)
 8011fa6:	681a      	ldr	r2, [r3, #0]
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	605a      	str	r2, [r3, #4]
}
 8011fac:	bf00      	nop
 8011fae:	370c      	adds	r7, #12
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb6:	4770      	bx	lr
 8011fb8:	20008228 	.word	0x20008228
 8011fbc:	20008214 	.word	0x20008214

08011fc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011fc0:	b580      	push	{r7, lr}
 8011fc2:	b088      	sub	sp, #32
 8011fc4:	af00      	add	r7, sp, #0
 8011fc6:	6078      	str	r0, [r7, #4]
 8011fc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d10a      	bne.n	8011fe6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fd4:	f383 8811 	msr	BASEPRI, r3
 8011fd8:	f3bf 8f6f 	isb	sy
 8011fdc:	f3bf 8f4f 	dsb	sy
 8011fe0:	613b      	str	r3, [r7, #16]
}
 8011fe2:	bf00      	nop
 8011fe4:	e7fe      	b.n	8011fe4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d10a      	bne.n	8012002 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ff0:	f383 8811 	msr	BASEPRI, r3
 8011ff4:	f3bf 8f6f 	isb	sy
 8011ff8:	f3bf 8f4f 	dsb	sy
 8011ffc:	60fb      	str	r3, [r7, #12]
}
 8011ffe:	bf00      	nop
 8012000:	e7fe      	b.n	8012000 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012002:	f000 ff7f 	bl	8012f04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012006:	4b1d      	ldr	r3, [pc, #116]	; (801207c <xTaskCheckForTimeOut+0xbc>)
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	685b      	ldr	r3, [r3, #4]
 8012010:	69ba      	ldr	r2, [r7, #24]
 8012012:	1ad3      	subs	r3, r2, r3
 8012014:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012016:	683b      	ldr	r3, [r7, #0]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801201e:	d102      	bne.n	8012026 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012020:	2300      	movs	r3, #0
 8012022:	61fb      	str	r3, [r7, #28]
 8012024:	e023      	b.n	801206e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	681a      	ldr	r2, [r3, #0]
 801202a:	4b15      	ldr	r3, [pc, #84]	; (8012080 <xTaskCheckForTimeOut+0xc0>)
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	429a      	cmp	r2, r3
 8012030:	d007      	beq.n	8012042 <xTaskCheckForTimeOut+0x82>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	685b      	ldr	r3, [r3, #4]
 8012036:	69ba      	ldr	r2, [r7, #24]
 8012038:	429a      	cmp	r2, r3
 801203a:	d302      	bcc.n	8012042 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801203c:	2301      	movs	r3, #1
 801203e:	61fb      	str	r3, [r7, #28]
 8012040:	e015      	b.n	801206e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	697a      	ldr	r2, [r7, #20]
 8012048:	429a      	cmp	r2, r3
 801204a:	d20b      	bcs.n	8012064 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801204c:	683b      	ldr	r3, [r7, #0]
 801204e:	681a      	ldr	r2, [r3, #0]
 8012050:	697b      	ldr	r3, [r7, #20]
 8012052:	1ad2      	subs	r2, r2, r3
 8012054:	683b      	ldr	r3, [r7, #0]
 8012056:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012058:	6878      	ldr	r0, [r7, #4]
 801205a:	f7ff ff9b 	bl	8011f94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801205e:	2300      	movs	r3, #0
 8012060:	61fb      	str	r3, [r7, #28]
 8012062:	e004      	b.n	801206e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8012064:	683b      	ldr	r3, [r7, #0]
 8012066:	2200      	movs	r2, #0
 8012068:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801206a:	2301      	movs	r3, #1
 801206c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801206e:	f000 ff79 	bl	8012f64 <vPortExitCritical>

	return xReturn;
 8012072:	69fb      	ldr	r3, [r7, #28]
}
 8012074:	4618      	mov	r0, r3
 8012076:	3720      	adds	r7, #32
 8012078:	46bd      	mov	sp, r7
 801207a:	bd80      	pop	{r7, pc}
 801207c:	20008214 	.word	0x20008214
 8012080:	20008228 	.word	0x20008228

08012084 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012084:	b480      	push	{r7}
 8012086:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012088:	4b03      	ldr	r3, [pc, #12]	; (8012098 <vTaskMissedYield+0x14>)
 801208a:	2201      	movs	r2, #1
 801208c:	601a      	str	r2, [r3, #0]
}
 801208e:	bf00      	nop
 8012090:	46bd      	mov	sp, r7
 8012092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012096:	4770      	bx	lr
 8012098:	20008224 	.word	0x20008224

0801209c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b082      	sub	sp, #8
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80120a4:	f000 f852 	bl	801214c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80120a8:	4b06      	ldr	r3, [pc, #24]	; (80120c4 <prvIdleTask+0x28>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	2b01      	cmp	r3, #1
 80120ae:	d9f9      	bls.n	80120a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80120b0:	4b05      	ldr	r3, [pc, #20]	; (80120c8 <prvIdleTask+0x2c>)
 80120b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80120b6:	601a      	str	r2, [r3, #0]
 80120b8:	f3bf 8f4f 	dsb	sy
 80120bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80120c0:	e7f0      	b.n	80120a4 <prvIdleTask+0x8>
 80120c2:	bf00      	nop
 80120c4:	20007d40 	.word	0x20007d40
 80120c8:	e000ed04 	.word	0xe000ed04

080120cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b082      	sub	sp, #8
 80120d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80120d2:	2300      	movs	r3, #0
 80120d4:	607b      	str	r3, [r7, #4]
 80120d6:	e00c      	b.n	80120f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80120d8:	687a      	ldr	r2, [r7, #4]
 80120da:	4613      	mov	r3, r2
 80120dc:	009b      	lsls	r3, r3, #2
 80120de:	4413      	add	r3, r2
 80120e0:	009b      	lsls	r3, r3, #2
 80120e2:	4a12      	ldr	r2, [pc, #72]	; (801212c <prvInitialiseTaskLists+0x60>)
 80120e4:	4413      	add	r3, r2
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7fe f92e 	bl	8010348 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	3301      	adds	r3, #1
 80120f0:	607b      	str	r3, [r7, #4]
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	2b37      	cmp	r3, #55	; 0x37
 80120f6:	d9ef      	bls.n	80120d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80120f8:	480d      	ldr	r0, [pc, #52]	; (8012130 <prvInitialiseTaskLists+0x64>)
 80120fa:	f7fe f925 	bl	8010348 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80120fe:	480d      	ldr	r0, [pc, #52]	; (8012134 <prvInitialiseTaskLists+0x68>)
 8012100:	f7fe f922 	bl	8010348 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012104:	480c      	ldr	r0, [pc, #48]	; (8012138 <prvInitialiseTaskLists+0x6c>)
 8012106:	f7fe f91f 	bl	8010348 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801210a:	480c      	ldr	r0, [pc, #48]	; (801213c <prvInitialiseTaskLists+0x70>)
 801210c:	f7fe f91c 	bl	8010348 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012110:	480b      	ldr	r0, [pc, #44]	; (8012140 <prvInitialiseTaskLists+0x74>)
 8012112:	f7fe f919 	bl	8010348 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012116:	4b0b      	ldr	r3, [pc, #44]	; (8012144 <prvInitialiseTaskLists+0x78>)
 8012118:	4a05      	ldr	r2, [pc, #20]	; (8012130 <prvInitialiseTaskLists+0x64>)
 801211a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801211c:	4b0a      	ldr	r3, [pc, #40]	; (8012148 <prvInitialiseTaskLists+0x7c>)
 801211e:	4a05      	ldr	r2, [pc, #20]	; (8012134 <prvInitialiseTaskLists+0x68>)
 8012120:	601a      	str	r2, [r3, #0]
}
 8012122:	bf00      	nop
 8012124:	3708      	adds	r7, #8
 8012126:	46bd      	mov	sp, r7
 8012128:	bd80      	pop	{r7, pc}
 801212a:	bf00      	nop
 801212c:	20007d40 	.word	0x20007d40
 8012130:	200081a0 	.word	0x200081a0
 8012134:	200081b4 	.word	0x200081b4
 8012138:	200081d0 	.word	0x200081d0
 801213c:	200081e4 	.word	0x200081e4
 8012140:	200081fc 	.word	0x200081fc
 8012144:	200081c8 	.word	0x200081c8
 8012148:	200081cc 	.word	0x200081cc

0801214c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801214c:	b580      	push	{r7, lr}
 801214e:	b082      	sub	sp, #8
 8012150:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012152:	e019      	b.n	8012188 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012154:	f000 fed6 	bl	8012f04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012158:	4b10      	ldr	r3, [pc, #64]	; (801219c <prvCheckTasksWaitingTermination+0x50>)
 801215a:	68db      	ldr	r3, [r3, #12]
 801215c:	68db      	ldr	r3, [r3, #12]
 801215e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	3304      	adds	r3, #4
 8012164:	4618      	mov	r0, r3
 8012166:	f7fe f979 	bl	801045c <uxListRemove>
				--uxCurrentNumberOfTasks;
 801216a:	4b0d      	ldr	r3, [pc, #52]	; (80121a0 <prvCheckTasksWaitingTermination+0x54>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	3b01      	subs	r3, #1
 8012170:	4a0b      	ldr	r2, [pc, #44]	; (80121a0 <prvCheckTasksWaitingTermination+0x54>)
 8012172:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012174:	4b0b      	ldr	r3, [pc, #44]	; (80121a4 <prvCheckTasksWaitingTermination+0x58>)
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	3b01      	subs	r3, #1
 801217a:	4a0a      	ldr	r2, [pc, #40]	; (80121a4 <prvCheckTasksWaitingTermination+0x58>)
 801217c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801217e:	f000 fef1 	bl	8012f64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 f810 	bl	80121a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012188:	4b06      	ldr	r3, [pc, #24]	; (80121a4 <prvCheckTasksWaitingTermination+0x58>)
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	2b00      	cmp	r3, #0
 801218e:	d1e1      	bne.n	8012154 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012190:	bf00      	nop
 8012192:	bf00      	nop
 8012194:	3708      	adds	r7, #8
 8012196:	46bd      	mov	sp, r7
 8012198:	bd80      	pop	{r7, pc}
 801219a:	bf00      	nop
 801219c:	200081e4 	.word	0x200081e4
 80121a0:	20008210 	.word	0x20008210
 80121a4:	200081f8 	.word	0x200081f8

080121a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b084      	sub	sp, #16
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	3354      	adds	r3, #84	; 0x54
 80121b4:	4618      	mov	r0, r3
 80121b6:	f002 f8ef 	bl	8014398 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d108      	bne.n	80121d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121c8:	4618      	mov	r0, r3
 80121ca:	f001 f861 	bl	8013290 <vPortFree>
				vPortFree( pxTCB );
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f001 f85e 	bl	8013290 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80121d4:	e018      	b.n	8012208 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80121dc:	2b01      	cmp	r3, #1
 80121de:	d103      	bne.n	80121e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80121e0:	6878      	ldr	r0, [r7, #4]
 80121e2:	f001 f855 	bl	8013290 <vPortFree>
	}
 80121e6:	e00f      	b.n	8012208 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80121ee:	2b02      	cmp	r3, #2
 80121f0:	d00a      	beq.n	8012208 <prvDeleteTCB+0x60>
	__asm volatile
 80121f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121f6:	f383 8811 	msr	BASEPRI, r3
 80121fa:	f3bf 8f6f 	isb	sy
 80121fe:	f3bf 8f4f 	dsb	sy
 8012202:	60fb      	str	r3, [r7, #12]
}
 8012204:	bf00      	nop
 8012206:	e7fe      	b.n	8012206 <prvDeleteTCB+0x5e>
	}
 8012208:	bf00      	nop
 801220a:	3710      	adds	r7, #16
 801220c:	46bd      	mov	sp, r7
 801220e:	bd80      	pop	{r7, pc}

08012210 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012210:	b480      	push	{r7}
 8012212:	b083      	sub	sp, #12
 8012214:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012216:	4b0c      	ldr	r3, [pc, #48]	; (8012248 <prvResetNextTaskUnblockTime+0x38>)
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d104      	bne.n	801222a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012220:	4b0a      	ldr	r3, [pc, #40]	; (801224c <prvResetNextTaskUnblockTime+0x3c>)
 8012222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012226:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012228:	e008      	b.n	801223c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801222a:	4b07      	ldr	r3, [pc, #28]	; (8012248 <prvResetNextTaskUnblockTime+0x38>)
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	68db      	ldr	r3, [r3, #12]
 8012230:	68db      	ldr	r3, [r3, #12]
 8012232:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	685b      	ldr	r3, [r3, #4]
 8012238:	4a04      	ldr	r2, [pc, #16]	; (801224c <prvResetNextTaskUnblockTime+0x3c>)
 801223a:	6013      	str	r3, [r2, #0]
}
 801223c:	bf00      	nop
 801223e:	370c      	adds	r7, #12
 8012240:	46bd      	mov	sp, r7
 8012242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012246:	4770      	bx	lr
 8012248:	200081c8 	.word	0x200081c8
 801224c:	20008230 	.word	0x20008230

08012250 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012250:	b480      	push	{r7}
 8012252:	b083      	sub	sp, #12
 8012254:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012256:	4b0b      	ldr	r3, [pc, #44]	; (8012284 <xTaskGetSchedulerState+0x34>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	2b00      	cmp	r3, #0
 801225c:	d102      	bne.n	8012264 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801225e:	2301      	movs	r3, #1
 8012260:	607b      	str	r3, [r7, #4]
 8012262:	e008      	b.n	8012276 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012264:	4b08      	ldr	r3, [pc, #32]	; (8012288 <xTaskGetSchedulerState+0x38>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	2b00      	cmp	r3, #0
 801226a:	d102      	bne.n	8012272 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801226c:	2302      	movs	r3, #2
 801226e:	607b      	str	r3, [r7, #4]
 8012270:	e001      	b.n	8012276 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012272:	2300      	movs	r3, #0
 8012274:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012276:	687b      	ldr	r3, [r7, #4]
	}
 8012278:	4618      	mov	r0, r3
 801227a:	370c      	adds	r7, #12
 801227c:	46bd      	mov	sp, r7
 801227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012282:	4770      	bx	lr
 8012284:	2000821c 	.word	0x2000821c
 8012288:	20008238 	.word	0x20008238

0801228c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801228c:	b580      	push	{r7, lr}
 801228e:	b084      	sub	sp, #16
 8012290:	af00      	add	r7, sp, #0
 8012292:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012298:	2300      	movs	r3, #0
 801229a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d051      	beq.n	8012346 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122a6:	4b2a      	ldr	r3, [pc, #168]	; (8012350 <xTaskPriorityInherit+0xc4>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d241      	bcs.n	8012334 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80122b0:	68bb      	ldr	r3, [r7, #8]
 80122b2:	699b      	ldr	r3, [r3, #24]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	db06      	blt.n	80122c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80122b8:	4b25      	ldr	r3, [pc, #148]	; (8012350 <xTaskPriorityInherit+0xc4>)
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	6959      	ldr	r1, [r3, #20]
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122ce:	4613      	mov	r3, r2
 80122d0:	009b      	lsls	r3, r3, #2
 80122d2:	4413      	add	r3, r2
 80122d4:	009b      	lsls	r3, r3, #2
 80122d6:	4a1f      	ldr	r2, [pc, #124]	; (8012354 <xTaskPriorityInherit+0xc8>)
 80122d8:	4413      	add	r3, r2
 80122da:	4299      	cmp	r1, r3
 80122dc:	d122      	bne.n	8012324 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80122de:	68bb      	ldr	r3, [r7, #8]
 80122e0:	3304      	adds	r3, #4
 80122e2:	4618      	mov	r0, r3
 80122e4:	f7fe f8ba 	bl	801045c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80122e8:	4b19      	ldr	r3, [pc, #100]	; (8012350 <xTaskPriorityInherit+0xc4>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80122f2:	68bb      	ldr	r3, [r7, #8]
 80122f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122f6:	4b18      	ldr	r3, [pc, #96]	; (8012358 <xTaskPriorityInherit+0xcc>)
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	429a      	cmp	r2, r3
 80122fc:	d903      	bls.n	8012306 <xTaskPriorityInherit+0x7a>
 80122fe:	68bb      	ldr	r3, [r7, #8]
 8012300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012302:	4a15      	ldr	r2, [pc, #84]	; (8012358 <xTaskPriorityInherit+0xcc>)
 8012304:	6013      	str	r3, [r2, #0]
 8012306:	68bb      	ldr	r3, [r7, #8]
 8012308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801230a:	4613      	mov	r3, r2
 801230c:	009b      	lsls	r3, r3, #2
 801230e:	4413      	add	r3, r2
 8012310:	009b      	lsls	r3, r3, #2
 8012312:	4a10      	ldr	r2, [pc, #64]	; (8012354 <xTaskPriorityInherit+0xc8>)
 8012314:	441a      	add	r2, r3
 8012316:	68bb      	ldr	r3, [r7, #8]
 8012318:	3304      	adds	r3, #4
 801231a:	4619      	mov	r1, r3
 801231c:	4610      	mov	r0, r2
 801231e:	f7fe f840 	bl	80103a2 <vListInsertEnd>
 8012322:	e004      	b.n	801232e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012324:	4b0a      	ldr	r3, [pc, #40]	; (8012350 <xTaskPriorityInherit+0xc4>)
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801232e:	2301      	movs	r3, #1
 8012330:	60fb      	str	r3, [r7, #12]
 8012332:	e008      	b.n	8012346 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012334:	68bb      	ldr	r3, [r7, #8]
 8012336:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012338:	4b05      	ldr	r3, [pc, #20]	; (8012350 <xTaskPriorityInherit+0xc4>)
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801233e:	429a      	cmp	r2, r3
 8012340:	d201      	bcs.n	8012346 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012342:	2301      	movs	r3, #1
 8012344:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012346:	68fb      	ldr	r3, [r7, #12]
	}
 8012348:	4618      	mov	r0, r3
 801234a:	3710      	adds	r7, #16
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}
 8012350:	20007d3c 	.word	0x20007d3c
 8012354:	20007d40 	.word	0x20007d40
 8012358:	20008218 	.word	0x20008218

0801235c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801235c:	b580      	push	{r7, lr}
 801235e:	b086      	sub	sp, #24
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012368:	2300      	movs	r3, #0
 801236a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	2b00      	cmp	r3, #0
 8012370:	d056      	beq.n	8012420 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012372:	4b2e      	ldr	r3, [pc, #184]	; (801242c <xTaskPriorityDisinherit+0xd0>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	693a      	ldr	r2, [r7, #16]
 8012378:	429a      	cmp	r2, r3
 801237a:	d00a      	beq.n	8012392 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801237c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012380:	f383 8811 	msr	BASEPRI, r3
 8012384:	f3bf 8f6f 	isb	sy
 8012388:	f3bf 8f4f 	dsb	sy
 801238c:	60fb      	str	r3, [r7, #12]
}
 801238e:	bf00      	nop
 8012390:	e7fe      	b.n	8012390 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012392:	693b      	ldr	r3, [r7, #16]
 8012394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012396:	2b00      	cmp	r3, #0
 8012398:	d10a      	bne.n	80123b0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801239a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801239e:	f383 8811 	msr	BASEPRI, r3
 80123a2:	f3bf 8f6f 	isb	sy
 80123a6:	f3bf 8f4f 	dsb	sy
 80123aa:	60bb      	str	r3, [r7, #8]
}
 80123ac:	bf00      	nop
 80123ae:	e7fe      	b.n	80123ae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80123b0:	693b      	ldr	r3, [r7, #16]
 80123b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80123b4:	1e5a      	subs	r2, r3, #1
 80123b6:	693b      	ldr	r3, [r7, #16]
 80123b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80123ba:	693b      	ldr	r3, [r7, #16]
 80123bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123be:	693b      	ldr	r3, [r7, #16]
 80123c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80123c2:	429a      	cmp	r2, r3
 80123c4:	d02c      	beq.n	8012420 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80123c6:	693b      	ldr	r3, [r7, #16]
 80123c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d128      	bne.n	8012420 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80123ce:	693b      	ldr	r3, [r7, #16]
 80123d0:	3304      	adds	r3, #4
 80123d2:	4618      	mov	r0, r3
 80123d4:	f7fe f842 	bl	801045c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80123d8:	693b      	ldr	r3, [r7, #16]
 80123da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80123dc:	693b      	ldr	r3, [r7, #16]
 80123de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80123e0:	693b      	ldr	r3, [r7, #16]
 80123e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80123e8:	693b      	ldr	r3, [r7, #16]
 80123ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80123ec:	693b      	ldr	r3, [r7, #16]
 80123ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123f0:	4b0f      	ldr	r3, [pc, #60]	; (8012430 <xTaskPriorityDisinherit+0xd4>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	429a      	cmp	r2, r3
 80123f6:	d903      	bls.n	8012400 <xTaskPriorityDisinherit+0xa4>
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123fc:	4a0c      	ldr	r2, [pc, #48]	; (8012430 <xTaskPriorityDisinherit+0xd4>)
 80123fe:	6013      	str	r3, [r2, #0]
 8012400:	693b      	ldr	r3, [r7, #16]
 8012402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012404:	4613      	mov	r3, r2
 8012406:	009b      	lsls	r3, r3, #2
 8012408:	4413      	add	r3, r2
 801240a:	009b      	lsls	r3, r3, #2
 801240c:	4a09      	ldr	r2, [pc, #36]	; (8012434 <xTaskPriorityDisinherit+0xd8>)
 801240e:	441a      	add	r2, r3
 8012410:	693b      	ldr	r3, [r7, #16]
 8012412:	3304      	adds	r3, #4
 8012414:	4619      	mov	r1, r3
 8012416:	4610      	mov	r0, r2
 8012418:	f7fd ffc3 	bl	80103a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801241c:	2301      	movs	r3, #1
 801241e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012420:	697b      	ldr	r3, [r7, #20]
	}
 8012422:	4618      	mov	r0, r3
 8012424:	3718      	adds	r7, #24
 8012426:	46bd      	mov	sp, r7
 8012428:	bd80      	pop	{r7, pc}
 801242a:	bf00      	nop
 801242c:	20007d3c 	.word	0x20007d3c
 8012430:	20008218 	.word	0x20008218
 8012434:	20007d40 	.word	0x20007d40

08012438 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012438:	b580      	push	{r7, lr}
 801243a:	b088      	sub	sp, #32
 801243c:	af00      	add	r7, sp, #0
 801243e:	6078      	str	r0, [r7, #4]
 8012440:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012446:	2301      	movs	r3, #1
 8012448:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d06a      	beq.n	8012526 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012454:	2b00      	cmp	r3, #0
 8012456:	d10a      	bne.n	801246e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8012458:	f04f 0350 	mov.w	r3, #80	; 0x50
 801245c:	f383 8811 	msr	BASEPRI, r3
 8012460:	f3bf 8f6f 	isb	sy
 8012464:	f3bf 8f4f 	dsb	sy
 8012468:	60fb      	str	r3, [r7, #12]
}
 801246a:	bf00      	nop
 801246c:	e7fe      	b.n	801246c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801246e:	69bb      	ldr	r3, [r7, #24]
 8012470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012472:	683a      	ldr	r2, [r7, #0]
 8012474:	429a      	cmp	r2, r3
 8012476:	d902      	bls.n	801247e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	61fb      	str	r3, [r7, #28]
 801247c:	e002      	b.n	8012484 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801247e:	69bb      	ldr	r3, [r7, #24]
 8012480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012482:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012484:	69bb      	ldr	r3, [r7, #24]
 8012486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012488:	69fa      	ldr	r2, [r7, #28]
 801248a:	429a      	cmp	r2, r3
 801248c:	d04b      	beq.n	8012526 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801248e:	69bb      	ldr	r3, [r7, #24]
 8012490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012492:	697a      	ldr	r2, [r7, #20]
 8012494:	429a      	cmp	r2, r3
 8012496:	d146      	bne.n	8012526 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012498:	4b25      	ldr	r3, [pc, #148]	; (8012530 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	69ba      	ldr	r2, [r7, #24]
 801249e:	429a      	cmp	r2, r3
 80124a0:	d10a      	bne.n	80124b8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80124a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124a6:	f383 8811 	msr	BASEPRI, r3
 80124aa:	f3bf 8f6f 	isb	sy
 80124ae:	f3bf 8f4f 	dsb	sy
 80124b2:	60bb      	str	r3, [r7, #8]
}
 80124b4:	bf00      	nop
 80124b6:	e7fe      	b.n	80124b6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80124bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80124be:	69bb      	ldr	r3, [r7, #24]
 80124c0:	69fa      	ldr	r2, [r7, #28]
 80124c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80124c4:	69bb      	ldr	r3, [r7, #24]
 80124c6:	699b      	ldr	r3, [r3, #24]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	db04      	blt.n	80124d6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80124d2:	69bb      	ldr	r3, [r7, #24]
 80124d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80124d6:	69bb      	ldr	r3, [r7, #24]
 80124d8:	6959      	ldr	r1, [r3, #20]
 80124da:	693a      	ldr	r2, [r7, #16]
 80124dc:	4613      	mov	r3, r2
 80124de:	009b      	lsls	r3, r3, #2
 80124e0:	4413      	add	r3, r2
 80124e2:	009b      	lsls	r3, r3, #2
 80124e4:	4a13      	ldr	r2, [pc, #76]	; (8012534 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80124e6:	4413      	add	r3, r2
 80124e8:	4299      	cmp	r1, r3
 80124ea:	d11c      	bne.n	8012526 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80124ec:	69bb      	ldr	r3, [r7, #24]
 80124ee:	3304      	adds	r3, #4
 80124f0:	4618      	mov	r0, r3
 80124f2:	f7fd ffb3 	bl	801045c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80124f6:	69bb      	ldr	r3, [r7, #24]
 80124f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80124fa:	4b0f      	ldr	r3, [pc, #60]	; (8012538 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	429a      	cmp	r2, r3
 8012500:	d903      	bls.n	801250a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8012502:	69bb      	ldr	r3, [r7, #24]
 8012504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012506:	4a0c      	ldr	r2, [pc, #48]	; (8012538 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012508:	6013      	str	r3, [r2, #0]
 801250a:	69bb      	ldr	r3, [r7, #24]
 801250c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801250e:	4613      	mov	r3, r2
 8012510:	009b      	lsls	r3, r3, #2
 8012512:	4413      	add	r3, r2
 8012514:	009b      	lsls	r3, r3, #2
 8012516:	4a07      	ldr	r2, [pc, #28]	; (8012534 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012518:	441a      	add	r2, r3
 801251a:	69bb      	ldr	r3, [r7, #24]
 801251c:	3304      	adds	r3, #4
 801251e:	4619      	mov	r1, r3
 8012520:	4610      	mov	r0, r2
 8012522:	f7fd ff3e 	bl	80103a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012526:	bf00      	nop
 8012528:	3720      	adds	r7, #32
 801252a:	46bd      	mov	sp, r7
 801252c:	bd80      	pop	{r7, pc}
 801252e:	bf00      	nop
 8012530:	20007d3c 	.word	0x20007d3c
 8012534:	20007d40 	.word	0x20007d40
 8012538:	20008218 	.word	0x20008218

0801253c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801253c:	b480      	push	{r7}
 801253e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012540:	4b07      	ldr	r3, [pc, #28]	; (8012560 <pvTaskIncrementMutexHeldCount+0x24>)
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d004      	beq.n	8012552 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012548:	4b05      	ldr	r3, [pc, #20]	; (8012560 <pvTaskIncrementMutexHeldCount+0x24>)
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801254e:	3201      	adds	r2, #1
 8012550:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8012552:	4b03      	ldr	r3, [pc, #12]	; (8012560 <pvTaskIncrementMutexHeldCount+0x24>)
 8012554:	681b      	ldr	r3, [r3, #0]
	}
 8012556:	4618      	mov	r0, r3
 8012558:	46bd      	mov	sp, r7
 801255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801255e:	4770      	bx	lr
 8012560:	20007d3c 	.word	0x20007d3c

08012564 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b084      	sub	sp, #16
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
 801256c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801256e:	4b21      	ldr	r3, [pc, #132]	; (80125f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012574:	4b20      	ldr	r3, [pc, #128]	; (80125f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	3304      	adds	r3, #4
 801257a:	4618      	mov	r0, r3
 801257c:	f7fd ff6e 	bl	801045c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012586:	d10a      	bne.n	801259e <prvAddCurrentTaskToDelayedList+0x3a>
 8012588:	683b      	ldr	r3, [r7, #0]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d007      	beq.n	801259e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801258e:	4b1a      	ldr	r3, [pc, #104]	; (80125f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	3304      	adds	r3, #4
 8012594:	4619      	mov	r1, r3
 8012596:	4819      	ldr	r0, [pc, #100]	; (80125fc <prvAddCurrentTaskToDelayedList+0x98>)
 8012598:	f7fd ff03 	bl	80103a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801259c:	e026      	b.n	80125ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801259e:	68fa      	ldr	r2, [r7, #12]
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	4413      	add	r3, r2
 80125a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80125a6:	4b14      	ldr	r3, [pc, #80]	; (80125f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	68ba      	ldr	r2, [r7, #8]
 80125ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80125ae:	68ba      	ldr	r2, [r7, #8]
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	429a      	cmp	r2, r3
 80125b4:	d209      	bcs.n	80125ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80125b6:	4b12      	ldr	r3, [pc, #72]	; (8012600 <prvAddCurrentTaskToDelayedList+0x9c>)
 80125b8:	681a      	ldr	r2, [r3, #0]
 80125ba:	4b0f      	ldr	r3, [pc, #60]	; (80125f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	3304      	adds	r3, #4
 80125c0:	4619      	mov	r1, r3
 80125c2:	4610      	mov	r0, r2
 80125c4:	f7fd ff11 	bl	80103ea <vListInsert>
}
 80125c8:	e010      	b.n	80125ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80125ca:	4b0e      	ldr	r3, [pc, #56]	; (8012604 <prvAddCurrentTaskToDelayedList+0xa0>)
 80125cc:	681a      	ldr	r2, [r3, #0]
 80125ce:	4b0a      	ldr	r3, [pc, #40]	; (80125f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	3304      	adds	r3, #4
 80125d4:	4619      	mov	r1, r3
 80125d6:	4610      	mov	r0, r2
 80125d8:	f7fd ff07 	bl	80103ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80125dc:	4b0a      	ldr	r3, [pc, #40]	; (8012608 <prvAddCurrentTaskToDelayedList+0xa4>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	68ba      	ldr	r2, [r7, #8]
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d202      	bcs.n	80125ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80125e6:	4a08      	ldr	r2, [pc, #32]	; (8012608 <prvAddCurrentTaskToDelayedList+0xa4>)
 80125e8:	68bb      	ldr	r3, [r7, #8]
 80125ea:	6013      	str	r3, [r2, #0]
}
 80125ec:	bf00      	nop
 80125ee:	3710      	adds	r7, #16
 80125f0:	46bd      	mov	sp, r7
 80125f2:	bd80      	pop	{r7, pc}
 80125f4:	20008214 	.word	0x20008214
 80125f8:	20007d3c 	.word	0x20007d3c
 80125fc:	200081fc 	.word	0x200081fc
 8012600:	200081cc 	.word	0x200081cc
 8012604:	200081c8 	.word	0x200081c8
 8012608:	20008230 	.word	0x20008230

0801260c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801260c:	b580      	push	{r7, lr}
 801260e:	b08a      	sub	sp, #40	; 0x28
 8012610:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012612:	2300      	movs	r3, #0
 8012614:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012616:	f000 fb07 	bl	8012c28 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801261a:	4b1c      	ldr	r3, [pc, #112]	; (801268c <xTimerCreateTimerTask+0x80>)
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	2b00      	cmp	r3, #0
 8012620:	d021      	beq.n	8012666 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012622:	2300      	movs	r3, #0
 8012624:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012626:	2300      	movs	r3, #0
 8012628:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801262a:	1d3a      	adds	r2, r7, #4
 801262c:	f107 0108 	add.w	r1, r7, #8
 8012630:	f107 030c 	add.w	r3, r7, #12
 8012634:	4618      	mov	r0, r3
 8012636:	f7fd fe6d 	bl	8010314 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801263a:	6879      	ldr	r1, [r7, #4]
 801263c:	68bb      	ldr	r3, [r7, #8]
 801263e:	68fa      	ldr	r2, [r7, #12]
 8012640:	9202      	str	r2, [sp, #8]
 8012642:	9301      	str	r3, [sp, #4]
 8012644:	2302      	movs	r3, #2
 8012646:	9300      	str	r3, [sp, #0]
 8012648:	2300      	movs	r3, #0
 801264a:	460a      	mov	r2, r1
 801264c:	4910      	ldr	r1, [pc, #64]	; (8012690 <xTimerCreateTimerTask+0x84>)
 801264e:	4811      	ldr	r0, [pc, #68]	; (8012694 <xTimerCreateTimerTask+0x88>)
 8012650:	f7fe ff78 	bl	8011544 <xTaskCreateStatic>
 8012654:	4603      	mov	r3, r0
 8012656:	4a10      	ldr	r2, [pc, #64]	; (8012698 <xTimerCreateTimerTask+0x8c>)
 8012658:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801265a:	4b0f      	ldr	r3, [pc, #60]	; (8012698 <xTimerCreateTimerTask+0x8c>)
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d001      	beq.n	8012666 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012662:	2301      	movs	r3, #1
 8012664:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012666:	697b      	ldr	r3, [r7, #20]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d10a      	bne.n	8012682 <xTimerCreateTimerTask+0x76>
	__asm volatile
 801266c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012670:	f383 8811 	msr	BASEPRI, r3
 8012674:	f3bf 8f6f 	isb	sy
 8012678:	f3bf 8f4f 	dsb	sy
 801267c:	613b      	str	r3, [r7, #16]
}
 801267e:	bf00      	nop
 8012680:	e7fe      	b.n	8012680 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012682:	697b      	ldr	r3, [r7, #20]
}
 8012684:	4618      	mov	r0, r3
 8012686:	3718      	adds	r7, #24
 8012688:	46bd      	mov	sp, r7
 801268a:	bd80      	pop	{r7, pc}
 801268c:	2000826c 	.word	0x2000826c
 8012690:	08018a80 	.word	0x08018a80
 8012694:	080127d1 	.word	0x080127d1
 8012698:	20008270 	.word	0x20008270

0801269c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b08a      	sub	sp, #40	; 0x28
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	60f8      	str	r0, [r7, #12]
 80126a4:	60b9      	str	r1, [r7, #8]
 80126a6:	607a      	str	r2, [r7, #4]
 80126a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80126aa:	2300      	movs	r3, #0
 80126ac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d10a      	bne.n	80126ca <xTimerGenericCommand+0x2e>
	__asm volatile
 80126b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126b8:	f383 8811 	msr	BASEPRI, r3
 80126bc:	f3bf 8f6f 	isb	sy
 80126c0:	f3bf 8f4f 	dsb	sy
 80126c4:	623b      	str	r3, [r7, #32]
}
 80126c6:	bf00      	nop
 80126c8:	e7fe      	b.n	80126c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80126ca:	4b1a      	ldr	r3, [pc, #104]	; (8012734 <xTimerGenericCommand+0x98>)
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d02a      	beq.n	8012728 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80126de:	68bb      	ldr	r3, [r7, #8]
 80126e0:	2b05      	cmp	r3, #5
 80126e2:	dc18      	bgt.n	8012716 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80126e4:	f7ff fdb4 	bl	8012250 <xTaskGetSchedulerState>
 80126e8:	4603      	mov	r3, r0
 80126ea:	2b02      	cmp	r3, #2
 80126ec:	d109      	bne.n	8012702 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80126ee:	4b11      	ldr	r3, [pc, #68]	; (8012734 <xTimerGenericCommand+0x98>)
 80126f0:	6818      	ldr	r0, [r3, #0]
 80126f2:	f107 0110 	add.w	r1, r7, #16
 80126f6:	2300      	movs	r3, #0
 80126f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80126fa:	f7fe f881 	bl	8010800 <xQueueGenericSend>
 80126fe:	6278      	str	r0, [r7, #36]	; 0x24
 8012700:	e012      	b.n	8012728 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012702:	4b0c      	ldr	r3, [pc, #48]	; (8012734 <xTimerGenericCommand+0x98>)
 8012704:	6818      	ldr	r0, [r3, #0]
 8012706:	f107 0110 	add.w	r1, r7, #16
 801270a:	2300      	movs	r3, #0
 801270c:	2200      	movs	r2, #0
 801270e:	f7fe f877 	bl	8010800 <xQueueGenericSend>
 8012712:	6278      	str	r0, [r7, #36]	; 0x24
 8012714:	e008      	b.n	8012728 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012716:	4b07      	ldr	r3, [pc, #28]	; (8012734 <xTimerGenericCommand+0x98>)
 8012718:	6818      	ldr	r0, [r3, #0]
 801271a:	f107 0110 	add.w	r1, r7, #16
 801271e:	2300      	movs	r3, #0
 8012720:	683a      	ldr	r2, [r7, #0]
 8012722:	f7fe f96b 	bl	80109fc <xQueueGenericSendFromISR>
 8012726:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801272a:	4618      	mov	r0, r3
 801272c:	3728      	adds	r7, #40	; 0x28
 801272e:	46bd      	mov	sp, r7
 8012730:	bd80      	pop	{r7, pc}
 8012732:	bf00      	nop
 8012734:	2000826c 	.word	0x2000826c

08012738 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b088      	sub	sp, #32
 801273c:	af02      	add	r7, sp, #8
 801273e:	6078      	str	r0, [r7, #4]
 8012740:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012742:	4b22      	ldr	r3, [pc, #136]	; (80127cc <prvProcessExpiredTimer+0x94>)
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	68db      	ldr	r3, [r3, #12]
 8012748:	68db      	ldr	r3, [r3, #12]
 801274a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801274c:	697b      	ldr	r3, [r7, #20]
 801274e:	3304      	adds	r3, #4
 8012750:	4618      	mov	r0, r3
 8012752:	f7fd fe83 	bl	801045c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012756:	697b      	ldr	r3, [r7, #20]
 8012758:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801275c:	f003 0304 	and.w	r3, r3, #4
 8012760:	2b00      	cmp	r3, #0
 8012762:	d022      	beq.n	80127aa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012764:	697b      	ldr	r3, [r7, #20]
 8012766:	699a      	ldr	r2, [r3, #24]
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	18d1      	adds	r1, r2, r3
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	683a      	ldr	r2, [r7, #0]
 8012770:	6978      	ldr	r0, [r7, #20]
 8012772:	f000 f8d1 	bl	8012918 <prvInsertTimerInActiveList>
 8012776:	4603      	mov	r3, r0
 8012778:	2b00      	cmp	r3, #0
 801277a:	d01f      	beq.n	80127bc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801277c:	2300      	movs	r3, #0
 801277e:	9300      	str	r3, [sp, #0]
 8012780:	2300      	movs	r3, #0
 8012782:	687a      	ldr	r2, [r7, #4]
 8012784:	2100      	movs	r1, #0
 8012786:	6978      	ldr	r0, [r7, #20]
 8012788:	f7ff ff88 	bl	801269c <xTimerGenericCommand>
 801278c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d113      	bne.n	80127bc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8012794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012798:	f383 8811 	msr	BASEPRI, r3
 801279c:	f3bf 8f6f 	isb	sy
 80127a0:	f3bf 8f4f 	dsb	sy
 80127a4:	60fb      	str	r3, [r7, #12]
}
 80127a6:	bf00      	nop
 80127a8:	e7fe      	b.n	80127a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80127aa:	697b      	ldr	r3, [r7, #20]
 80127ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80127b0:	f023 0301 	bic.w	r3, r3, #1
 80127b4:	b2da      	uxtb	r2, r3
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80127bc:	697b      	ldr	r3, [r7, #20]
 80127be:	6a1b      	ldr	r3, [r3, #32]
 80127c0:	6978      	ldr	r0, [r7, #20]
 80127c2:	4798      	blx	r3
}
 80127c4:	bf00      	nop
 80127c6:	3718      	adds	r7, #24
 80127c8:	46bd      	mov	sp, r7
 80127ca:	bd80      	pop	{r7, pc}
 80127cc:	20008264 	.word	0x20008264

080127d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b084      	sub	sp, #16
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80127d8:	f107 0308 	add.w	r3, r7, #8
 80127dc:	4618      	mov	r0, r3
 80127de:	f000 f857 	bl	8012890 <prvGetNextExpireTime>
 80127e2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80127e4:	68bb      	ldr	r3, [r7, #8]
 80127e6:	4619      	mov	r1, r3
 80127e8:	68f8      	ldr	r0, [r7, #12]
 80127ea:	f000 f803 	bl	80127f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80127ee:	f000 f8d5 	bl	801299c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80127f2:	e7f1      	b.n	80127d8 <prvTimerTask+0x8>

080127f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b084      	sub	sp, #16
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
 80127fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80127fe:	f7ff f93b 	bl	8011a78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012802:	f107 0308 	add.w	r3, r7, #8
 8012806:	4618      	mov	r0, r3
 8012808:	f000 f866 	bl	80128d8 <prvSampleTimeNow>
 801280c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801280e:	68bb      	ldr	r3, [r7, #8]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d130      	bne.n	8012876 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012814:	683b      	ldr	r3, [r7, #0]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d10a      	bne.n	8012830 <prvProcessTimerOrBlockTask+0x3c>
 801281a:	687a      	ldr	r2, [r7, #4]
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	429a      	cmp	r2, r3
 8012820:	d806      	bhi.n	8012830 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012822:	f7ff f937 	bl	8011a94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012826:	68f9      	ldr	r1, [r7, #12]
 8012828:	6878      	ldr	r0, [r7, #4]
 801282a:	f7ff ff85 	bl	8012738 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801282e:	e024      	b.n	801287a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d008      	beq.n	8012848 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012836:	4b13      	ldr	r3, [pc, #76]	; (8012884 <prvProcessTimerOrBlockTask+0x90>)
 8012838:	681b      	ldr	r3, [r3, #0]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	2b00      	cmp	r3, #0
 801283e:	d101      	bne.n	8012844 <prvProcessTimerOrBlockTask+0x50>
 8012840:	2301      	movs	r3, #1
 8012842:	e000      	b.n	8012846 <prvProcessTimerOrBlockTask+0x52>
 8012844:	2300      	movs	r3, #0
 8012846:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012848:	4b0f      	ldr	r3, [pc, #60]	; (8012888 <prvProcessTimerOrBlockTask+0x94>)
 801284a:	6818      	ldr	r0, [r3, #0]
 801284c:	687a      	ldr	r2, [r7, #4]
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	1ad3      	subs	r3, r2, r3
 8012852:	683a      	ldr	r2, [r7, #0]
 8012854:	4619      	mov	r1, r3
 8012856:	f7fe fe41 	bl	80114dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801285a:	f7ff f91b 	bl	8011a94 <xTaskResumeAll>
 801285e:	4603      	mov	r3, r0
 8012860:	2b00      	cmp	r3, #0
 8012862:	d10a      	bne.n	801287a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012864:	4b09      	ldr	r3, [pc, #36]	; (801288c <prvProcessTimerOrBlockTask+0x98>)
 8012866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801286a:	601a      	str	r2, [r3, #0]
 801286c:	f3bf 8f4f 	dsb	sy
 8012870:	f3bf 8f6f 	isb	sy
}
 8012874:	e001      	b.n	801287a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012876:	f7ff f90d 	bl	8011a94 <xTaskResumeAll>
}
 801287a:	bf00      	nop
 801287c:	3710      	adds	r7, #16
 801287e:	46bd      	mov	sp, r7
 8012880:	bd80      	pop	{r7, pc}
 8012882:	bf00      	nop
 8012884:	20008268 	.word	0x20008268
 8012888:	2000826c 	.word	0x2000826c
 801288c:	e000ed04 	.word	0xe000ed04

08012890 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012890:	b480      	push	{r7}
 8012892:	b085      	sub	sp, #20
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012898:	4b0e      	ldr	r3, [pc, #56]	; (80128d4 <prvGetNextExpireTime+0x44>)
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d101      	bne.n	80128a6 <prvGetNextExpireTime+0x16>
 80128a2:	2201      	movs	r2, #1
 80128a4:	e000      	b.n	80128a8 <prvGetNextExpireTime+0x18>
 80128a6:	2200      	movs	r2, #0
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d105      	bne.n	80128c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80128b4:	4b07      	ldr	r3, [pc, #28]	; (80128d4 <prvGetNextExpireTime+0x44>)
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	68db      	ldr	r3, [r3, #12]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	60fb      	str	r3, [r7, #12]
 80128be:	e001      	b.n	80128c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80128c0:	2300      	movs	r3, #0
 80128c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80128c4:	68fb      	ldr	r3, [r7, #12]
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3714      	adds	r7, #20
 80128ca:	46bd      	mov	sp, r7
 80128cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d0:	4770      	bx	lr
 80128d2:	bf00      	nop
 80128d4:	20008264 	.word	0x20008264

080128d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80128d8:	b580      	push	{r7, lr}
 80128da:	b084      	sub	sp, #16
 80128dc:	af00      	add	r7, sp, #0
 80128de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80128e0:	f7ff f976 	bl	8011bd0 <xTaskGetTickCount>
 80128e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80128e6:	4b0b      	ldr	r3, [pc, #44]	; (8012914 <prvSampleTimeNow+0x3c>)
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	68fa      	ldr	r2, [r7, #12]
 80128ec:	429a      	cmp	r2, r3
 80128ee:	d205      	bcs.n	80128fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80128f0:	f000 f936 	bl	8012b60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2201      	movs	r2, #1
 80128f8:	601a      	str	r2, [r3, #0]
 80128fa:	e002      	b.n	8012902 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	2200      	movs	r2, #0
 8012900:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012902:	4a04      	ldr	r2, [pc, #16]	; (8012914 <prvSampleTimeNow+0x3c>)
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012908:	68fb      	ldr	r3, [r7, #12]
}
 801290a:	4618      	mov	r0, r3
 801290c:	3710      	adds	r7, #16
 801290e:	46bd      	mov	sp, r7
 8012910:	bd80      	pop	{r7, pc}
 8012912:	bf00      	nop
 8012914:	20008274 	.word	0x20008274

08012918 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b086      	sub	sp, #24
 801291c:	af00      	add	r7, sp, #0
 801291e:	60f8      	str	r0, [r7, #12]
 8012920:	60b9      	str	r1, [r7, #8]
 8012922:	607a      	str	r2, [r7, #4]
 8012924:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012926:	2300      	movs	r3, #0
 8012928:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	68ba      	ldr	r2, [r7, #8]
 801292e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	68fa      	ldr	r2, [r7, #12]
 8012934:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012936:	68ba      	ldr	r2, [r7, #8]
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	429a      	cmp	r2, r3
 801293c:	d812      	bhi.n	8012964 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801293e:	687a      	ldr	r2, [r7, #4]
 8012940:	683b      	ldr	r3, [r7, #0]
 8012942:	1ad2      	subs	r2, r2, r3
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	699b      	ldr	r3, [r3, #24]
 8012948:	429a      	cmp	r2, r3
 801294a:	d302      	bcc.n	8012952 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801294c:	2301      	movs	r3, #1
 801294e:	617b      	str	r3, [r7, #20]
 8012950:	e01b      	b.n	801298a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012952:	4b10      	ldr	r3, [pc, #64]	; (8012994 <prvInsertTimerInActiveList+0x7c>)
 8012954:	681a      	ldr	r2, [r3, #0]
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	3304      	adds	r3, #4
 801295a:	4619      	mov	r1, r3
 801295c:	4610      	mov	r0, r2
 801295e:	f7fd fd44 	bl	80103ea <vListInsert>
 8012962:	e012      	b.n	801298a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	429a      	cmp	r2, r3
 801296a:	d206      	bcs.n	801297a <prvInsertTimerInActiveList+0x62>
 801296c:	68ba      	ldr	r2, [r7, #8]
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	429a      	cmp	r2, r3
 8012972:	d302      	bcc.n	801297a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012974:	2301      	movs	r3, #1
 8012976:	617b      	str	r3, [r7, #20]
 8012978:	e007      	b.n	801298a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801297a:	4b07      	ldr	r3, [pc, #28]	; (8012998 <prvInsertTimerInActiveList+0x80>)
 801297c:	681a      	ldr	r2, [r3, #0]
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	3304      	adds	r3, #4
 8012982:	4619      	mov	r1, r3
 8012984:	4610      	mov	r0, r2
 8012986:	f7fd fd30 	bl	80103ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 801298a:	697b      	ldr	r3, [r7, #20]
}
 801298c:	4618      	mov	r0, r3
 801298e:	3718      	adds	r7, #24
 8012990:	46bd      	mov	sp, r7
 8012992:	bd80      	pop	{r7, pc}
 8012994:	20008268 	.word	0x20008268
 8012998:	20008264 	.word	0x20008264

0801299c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b08e      	sub	sp, #56	; 0x38
 80129a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80129a2:	e0ca      	b.n	8012b3a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	da18      	bge.n	80129dc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80129aa:	1d3b      	adds	r3, r7, #4
 80129ac:	3304      	adds	r3, #4
 80129ae:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80129b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d10a      	bne.n	80129cc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80129b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129ba:	f383 8811 	msr	BASEPRI, r3
 80129be:	f3bf 8f6f 	isb	sy
 80129c2:	f3bf 8f4f 	dsb	sy
 80129c6:	61fb      	str	r3, [r7, #28]
}
 80129c8:	bf00      	nop
 80129ca:	e7fe      	b.n	80129ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80129cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129d2:	6850      	ldr	r0, [r2, #4]
 80129d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129d6:	6892      	ldr	r2, [r2, #8]
 80129d8:	4611      	mov	r1, r2
 80129da:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2b00      	cmp	r3, #0
 80129e0:	f2c0 80aa 	blt.w	8012b38 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80129e4:	68fb      	ldr	r3, [r7, #12]
 80129e6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80129e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ea:	695b      	ldr	r3, [r3, #20]
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d004      	beq.n	80129fa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80129f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129f2:	3304      	adds	r3, #4
 80129f4:	4618      	mov	r0, r3
 80129f6:	f7fd fd31 	bl	801045c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80129fa:	463b      	mov	r3, r7
 80129fc:	4618      	mov	r0, r3
 80129fe:	f7ff ff6b 	bl	80128d8 <prvSampleTimeNow>
 8012a02:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	2b09      	cmp	r3, #9
 8012a08:	f200 8097 	bhi.w	8012b3a <prvProcessReceivedCommands+0x19e>
 8012a0c:	a201      	add	r2, pc, #4	; (adr r2, 8012a14 <prvProcessReceivedCommands+0x78>)
 8012a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a12:	bf00      	nop
 8012a14:	08012a3d 	.word	0x08012a3d
 8012a18:	08012a3d 	.word	0x08012a3d
 8012a1c:	08012a3d 	.word	0x08012a3d
 8012a20:	08012ab1 	.word	0x08012ab1
 8012a24:	08012ac5 	.word	0x08012ac5
 8012a28:	08012b0f 	.word	0x08012b0f
 8012a2c:	08012a3d 	.word	0x08012a3d
 8012a30:	08012a3d 	.word	0x08012a3d
 8012a34:	08012ab1 	.word	0x08012ab1
 8012a38:	08012ac5 	.word	0x08012ac5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012a42:	f043 0301 	orr.w	r3, r3, #1
 8012a46:	b2da      	uxtb	r2, r3
 8012a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012a4e:	68ba      	ldr	r2, [r7, #8]
 8012a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a52:	699b      	ldr	r3, [r3, #24]
 8012a54:	18d1      	adds	r1, r2, r3
 8012a56:	68bb      	ldr	r3, [r7, #8]
 8012a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012a5c:	f7ff ff5c 	bl	8012918 <prvInsertTimerInActiveList>
 8012a60:	4603      	mov	r3, r0
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d069      	beq.n	8012b3a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a68:	6a1b      	ldr	r3, [r3, #32]
 8012a6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012a6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012a74:	f003 0304 	and.w	r3, r3, #4
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d05e      	beq.n	8012b3a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012a7c:	68ba      	ldr	r2, [r7, #8]
 8012a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a80:	699b      	ldr	r3, [r3, #24]
 8012a82:	441a      	add	r2, r3
 8012a84:	2300      	movs	r3, #0
 8012a86:	9300      	str	r3, [sp, #0]
 8012a88:	2300      	movs	r3, #0
 8012a8a:	2100      	movs	r1, #0
 8012a8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012a8e:	f7ff fe05 	bl	801269c <xTimerGenericCommand>
 8012a92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012a94:	6a3b      	ldr	r3, [r7, #32]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d14f      	bne.n	8012b3a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a9e:	f383 8811 	msr	BASEPRI, r3
 8012aa2:	f3bf 8f6f 	isb	sy
 8012aa6:	f3bf 8f4f 	dsb	sy
 8012aaa:	61bb      	str	r3, [r7, #24]
}
 8012aac:	bf00      	nop
 8012aae:	e7fe      	b.n	8012aae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ab2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ab6:	f023 0301 	bic.w	r3, r3, #1
 8012aba:	b2da      	uxtb	r2, r3
 8012abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012abe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012ac2:	e03a      	b.n	8012b3a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ac6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012aca:	f043 0301 	orr.w	r3, r3, #1
 8012ace:	b2da      	uxtb	r2, r3
 8012ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ad2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012ad6:	68ba      	ldr	r2, [r7, #8]
 8012ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ada:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ade:	699b      	ldr	r3, [r3, #24]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d10a      	bne.n	8012afa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8012ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ae8:	f383 8811 	msr	BASEPRI, r3
 8012aec:	f3bf 8f6f 	isb	sy
 8012af0:	f3bf 8f4f 	dsb	sy
 8012af4:	617b      	str	r3, [r7, #20]
}
 8012af6:	bf00      	nop
 8012af8:	e7fe      	b.n	8012af8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012afc:	699a      	ldr	r2, [r3, #24]
 8012afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b00:	18d1      	adds	r1, r2, r3
 8012b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012b08:	f7ff ff06 	bl	8012918 <prvInsertTimerInActiveList>
					break;
 8012b0c:	e015      	b.n	8012b3a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b14:	f003 0302 	and.w	r3, r3, #2
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d103      	bne.n	8012b24 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8012b1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012b1e:	f000 fbb7 	bl	8013290 <vPortFree>
 8012b22:	e00a      	b.n	8012b3a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b2a:	f023 0301 	bic.w	r3, r3, #1
 8012b2e:	b2da      	uxtb	r2, r3
 8012b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012b36:	e000      	b.n	8012b3a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8012b38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012b3a:	4b08      	ldr	r3, [pc, #32]	; (8012b5c <prvProcessReceivedCommands+0x1c0>)
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	1d39      	adds	r1, r7, #4
 8012b40:	2200      	movs	r2, #0
 8012b42:	4618      	mov	r0, r3
 8012b44:	f7fe f882 	bl	8010c4c <xQueueReceive>
 8012b48:	4603      	mov	r3, r0
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	f47f af2a 	bne.w	80129a4 <prvProcessReceivedCommands+0x8>
	}
}
 8012b50:	bf00      	nop
 8012b52:	bf00      	nop
 8012b54:	3730      	adds	r7, #48	; 0x30
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}
 8012b5a:	bf00      	nop
 8012b5c:	2000826c 	.word	0x2000826c

08012b60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b088      	sub	sp, #32
 8012b64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012b66:	e048      	b.n	8012bfa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012b68:	4b2d      	ldr	r3, [pc, #180]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	68db      	ldr	r3, [r3, #12]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b72:	4b2b      	ldr	r3, [pc, #172]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	68db      	ldr	r3, [r3, #12]
 8012b78:	68db      	ldr	r3, [r3, #12]
 8012b7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	3304      	adds	r3, #4
 8012b80:	4618      	mov	r0, r3
 8012b82:	f7fd fc6b 	bl	801045c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	6a1b      	ldr	r3, [r3, #32]
 8012b8a:	68f8      	ldr	r0, [r7, #12]
 8012b8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b94:	f003 0304 	and.w	r3, r3, #4
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d02e      	beq.n	8012bfa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012b9c:	68fb      	ldr	r3, [r7, #12]
 8012b9e:	699b      	ldr	r3, [r3, #24]
 8012ba0:	693a      	ldr	r2, [r7, #16]
 8012ba2:	4413      	add	r3, r2
 8012ba4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012ba6:	68ba      	ldr	r2, [r7, #8]
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	429a      	cmp	r2, r3
 8012bac:	d90e      	bls.n	8012bcc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	68ba      	ldr	r2, [r7, #8]
 8012bb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	68fa      	ldr	r2, [r7, #12]
 8012bb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012bba:	4b19      	ldr	r3, [pc, #100]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012bbc:	681a      	ldr	r2, [r3, #0]
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	3304      	adds	r3, #4
 8012bc2:	4619      	mov	r1, r3
 8012bc4:	4610      	mov	r0, r2
 8012bc6:	f7fd fc10 	bl	80103ea <vListInsert>
 8012bca:	e016      	b.n	8012bfa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012bcc:	2300      	movs	r3, #0
 8012bce:	9300      	str	r3, [sp, #0]
 8012bd0:	2300      	movs	r3, #0
 8012bd2:	693a      	ldr	r2, [r7, #16]
 8012bd4:	2100      	movs	r1, #0
 8012bd6:	68f8      	ldr	r0, [r7, #12]
 8012bd8:	f7ff fd60 	bl	801269c <xTimerGenericCommand>
 8012bdc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d10a      	bne.n	8012bfa <prvSwitchTimerLists+0x9a>
	__asm volatile
 8012be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012be8:	f383 8811 	msr	BASEPRI, r3
 8012bec:	f3bf 8f6f 	isb	sy
 8012bf0:	f3bf 8f4f 	dsb	sy
 8012bf4:	603b      	str	r3, [r7, #0]
}
 8012bf6:	bf00      	nop
 8012bf8:	e7fe      	b.n	8012bf8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012bfa:	4b09      	ldr	r3, [pc, #36]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	d1b1      	bne.n	8012b68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012c04:	4b06      	ldr	r3, [pc, #24]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012c0a:	4b06      	ldr	r3, [pc, #24]	; (8012c24 <prvSwitchTimerLists+0xc4>)
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	4a04      	ldr	r2, [pc, #16]	; (8012c20 <prvSwitchTimerLists+0xc0>)
 8012c10:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012c12:	4a04      	ldr	r2, [pc, #16]	; (8012c24 <prvSwitchTimerLists+0xc4>)
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	6013      	str	r3, [r2, #0]
}
 8012c18:	bf00      	nop
 8012c1a:	3718      	adds	r7, #24
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	bd80      	pop	{r7, pc}
 8012c20:	20008264 	.word	0x20008264
 8012c24:	20008268 	.word	0x20008268

08012c28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012c28:	b580      	push	{r7, lr}
 8012c2a:	b082      	sub	sp, #8
 8012c2c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012c2e:	f000 f969 	bl	8012f04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012c32:	4b15      	ldr	r3, [pc, #84]	; (8012c88 <prvCheckForValidListAndQueue+0x60>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d120      	bne.n	8012c7c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012c3a:	4814      	ldr	r0, [pc, #80]	; (8012c8c <prvCheckForValidListAndQueue+0x64>)
 8012c3c:	f7fd fb84 	bl	8010348 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012c40:	4813      	ldr	r0, [pc, #76]	; (8012c90 <prvCheckForValidListAndQueue+0x68>)
 8012c42:	f7fd fb81 	bl	8010348 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012c46:	4b13      	ldr	r3, [pc, #76]	; (8012c94 <prvCheckForValidListAndQueue+0x6c>)
 8012c48:	4a10      	ldr	r2, [pc, #64]	; (8012c8c <prvCheckForValidListAndQueue+0x64>)
 8012c4a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012c4c:	4b12      	ldr	r3, [pc, #72]	; (8012c98 <prvCheckForValidListAndQueue+0x70>)
 8012c4e:	4a10      	ldr	r2, [pc, #64]	; (8012c90 <prvCheckForValidListAndQueue+0x68>)
 8012c50:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012c52:	2300      	movs	r3, #0
 8012c54:	9300      	str	r3, [sp, #0]
 8012c56:	4b11      	ldr	r3, [pc, #68]	; (8012c9c <prvCheckForValidListAndQueue+0x74>)
 8012c58:	4a11      	ldr	r2, [pc, #68]	; (8012ca0 <prvCheckForValidListAndQueue+0x78>)
 8012c5a:	2110      	movs	r1, #16
 8012c5c:	200a      	movs	r0, #10
 8012c5e:	f7fd fc8f 	bl	8010580 <xQueueGenericCreateStatic>
 8012c62:	4603      	mov	r3, r0
 8012c64:	4a08      	ldr	r2, [pc, #32]	; (8012c88 <prvCheckForValidListAndQueue+0x60>)
 8012c66:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012c68:	4b07      	ldr	r3, [pc, #28]	; (8012c88 <prvCheckForValidListAndQueue+0x60>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d005      	beq.n	8012c7c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012c70:	4b05      	ldr	r3, [pc, #20]	; (8012c88 <prvCheckForValidListAndQueue+0x60>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	490b      	ldr	r1, [pc, #44]	; (8012ca4 <prvCheckForValidListAndQueue+0x7c>)
 8012c76:	4618      	mov	r0, r3
 8012c78:	f7fe fbdc 	bl	8011434 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012c7c:	f000 f972 	bl	8012f64 <vPortExitCritical>
}
 8012c80:	bf00      	nop
 8012c82:	46bd      	mov	sp, r7
 8012c84:	bd80      	pop	{r7, pc}
 8012c86:	bf00      	nop
 8012c88:	2000826c 	.word	0x2000826c
 8012c8c:	2000823c 	.word	0x2000823c
 8012c90:	20008250 	.word	0x20008250
 8012c94:	20008264 	.word	0x20008264
 8012c98:	20008268 	.word	0x20008268
 8012c9c:	20008318 	.word	0x20008318
 8012ca0:	20008278 	.word	0x20008278
 8012ca4:	08018a88 	.word	0x08018a88

08012ca8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012ca8:	b480      	push	{r7}
 8012caa:	b085      	sub	sp, #20
 8012cac:	af00      	add	r7, sp, #0
 8012cae:	60f8      	str	r0, [r7, #12]
 8012cb0:	60b9      	str	r1, [r7, #8]
 8012cb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	3b04      	subs	r3, #4
 8012cb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012cc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	3b04      	subs	r3, #4
 8012cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012cc8:	68bb      	ldr	r3, [r7, #8]
 8012cca:	f023 0201 	bic.w	r2, r3, #1
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	3b04      	subs	r3, #4
 8012cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012cd8:	4a0c      	ldr	r2, [pc, #48]	; (8012d0c <pxPortInitialiseStack+0x64>)
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	3b14      	subs	r3, #20
 8012ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012ce4:	687a      	ldr	r2, [r7, #4]
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	3b04      	subs	r3, #4
 8012cee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012cf0:	68fb      	ldr	r3, [r7, #12]
 8012cf2:	f06f 0202 	mvn.w	r2, #2
 8012cf6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	3b20      	subs	r3, #32
 8012cfc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012cfe:	68fb      	ldr	r3, [r7, #12]
}
 8012d00:	4618      	mov	r0, r3
 8012d02:	3714      	adds	r7, #20
 8012d04:	46bd      	mov	sp, r7
 8012d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d0a:	4770      	bx	lr
 8012d0c:	08012d11 	.word	0x08012d11

08012d10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012d10:	b480      	push	{r7}
 8012d12:	b085      	sub	sp, #20
 8012d14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012d16:	2300      	movs	r3, #0
 8012d18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012d1a:	4b12      	ldr	r3, [pc, #72]	; (8012d64 <prvTaskExitError+0x54>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012d22:	d00a      	beq.n	8012d3a <prvTaskExitError+0x2a>
	__asm volatile
 8012d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d28:	f383 8811 	msr	BASEPRI, r3
 8012d2c:	f3bf 8f6f 	isb	sy
 8012d30:	f3bf 8f4f 	dsb	sy
 8012d34:	60fb      	str	r3, [r7, #12]
}
 8012d36:	bf00      	nop
 8012d38:	e7fe      	b.n	8012d38 <prvTaskExitError+0x28>
	__asm volatile
 8012d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d3e:	f383 8811 	msr	BASEPRI, r3
 8012d42:	f3bf 8f6f 	isb	sy
 8012d46:	f3bf 8f4f 	dsb	sy
 8012d4a:	60bb      	str	r3, [r7, #8]
}
 8012d4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012d4e:	bf00      	nop
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d0fc      	beq.n	8012d50 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012d56:	bf00      	nop
 8012d58:	bf00      	nop
 8012d5a:	3714      	adds	r7, #20
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d62:	4770      	bx	lr
 8012d64:	20000208 	.word	0x20000208
	...

08012d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012d70:	4b07      	ldr	r3, [pc, #28]	; (8012d90 <pxCurrentTCBConst2>)
 8012d72:	6819      	ldr	r1, [r3, #0]
 8012d74:	6808      	ldr	r0, [r1, #0]
 8012d76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d7a:	f380 8809 	msr	PSP, r0
 8012d7e:	f3bf 8f6f 	isb	sy
 8012d82:	f04f 0000 	mov.w	r0, #0
 8012d86:	f380 8811 	msr	BASEPRI, r0
 8012d8a:	4770      	bx	lr
 8012d8c:	f3af 8000 	nop.w

08012d90 <pxCurrentTCBConst2>:
 8012d90:	20007d3c 	.word	0x20007d3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012d94:	bf00      	nop
 8012d96:	bf00      	nop

08012d98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012d98:	4808      	ldr	r0, [pc, #32]	; (8012dbc <prvPortStartFirstTask+0x24>)
 8012d9a:	6800      	ldr	r0, [r0, #0]
 8012d9c:	6800      	ldr	r0, [r0, #0]
 8012d9e:	f380 8808 	msr	MSP, r0
 8012da2:	f04f 0000 	mov.w	r0, #0
 8012da6:	f380 8814 	msr	CONTROL, r0
 8012daa:	b662      	cpsie	i
 8012dac:	b661      	cpsie	f
 8012dae:	f3bf 8f4f 	dsb	sy
 8012db2:	f3bf 8f6f 	isb	sy
 8012db6:	df00      	svc	0
 8012db8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012dba:	bf00      	nop
 8012dbc:	e000ed08 	.word	0xe000ed08

08012dc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b086      	sub	sp, #24
 8012dc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012dc6:	4b46      	ldr	r3, [pc, #280]	; (8012ee0 <xPortStartScheduler+0x120>)
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	4a46      	ldr	r2, [pc, #280]	; (8012ee4 <xPortStartScheduler+0x124>)
 8012dcc:	4293      	cmp	r3, r2
 8012dce:	d10a      	bne.n	8012de6 <xPortStartScheduler+0x26>
	__asm volatile
 8012dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dd4:	f383 8811 	msr	BASEPRI, r3
 8012dd8:	f3bf 8f6f 	isb	sy
 8012ddc:	f3bf 8f4f 	dsb	sy
 8012de0:	613b      	str	r3, [r7, #16]
}
 8012de2:	bf00      	nop
 8012de4:	e7fe      	b.n	8012de4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012de6:	4b3e      	ldr	r3, [pc, #248]	; (8012ee0 <xPortStartScheduler+0x120>)
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	4a3f      	ldr	r2, [pc, #252]	; (8012ee8 <xPortStartScheduler+0x128>)
 8012dec:	4293      	cmp	r3, r2
 8012dee:	d10a      	bne.n	8012e06 <xPortStartScheduler+0x46>
	__asm volatile
 8012df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012df4:	f383 8811 	msr	BASEPRI, r3
 8012df8:	f3bf 8f6f 	isb	sy
 8012dfc:	f3bf 8f4f 	dsb	sy
 8012e00:	60fb      	str	r3, [r7, #12]
}
 8012e02:	bf00      	nop
 8012e04:	e7fe      	b.n	8012e04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012e06:	4b39      	ldr	r3, [pc, #228]	; (8012eec <xPortStartScheduler+0x12c>)
 8012e08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012e0a:	697b      	ldr	r3, [r7, #20]
 8012e0c:	781b      	ldrb	r3, [r3, #0]
 8012e0e:	b2db      	uxtb	r3, r3
 8012e10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012e12:	697b      	ldr	r3, [r7, #20]
 8012e14:	22ff      	movs	r2, #255	; 0xff
 8012e16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012e18:	697b      	ldr	r3, [r7, #20]
 8012e1a:	781b      	ldrb	r3, [r3, #0]
 8012e1c:	b2db      	uxtb	r3, r3
 8012e1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012e20:	78fb      	ldrb	r3, [r7, #3]
 8012e22:	b2db      	uxtb	r3, r3
 8012e24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012e28:	b2da      	uxtb	r2, r3
 8012e2a:	4b31      	ldr	r3, [pc, #196]	; (8012ef0 <xPortStartScheduler+0x130>)
 8012e2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012e2e:	4b31      	ldr	r3, [pc, #196]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e30:	2207      	movs	r2, #7
 8012e32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012e34:	e009      	b.n	8012e4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012e36:	4b2f      	ldr	r3, [pc, #188]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	3b01      	subs	r3, #1
 8012e3c:	4a2d      	ldr	r2, [pc, #180]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012e40:	78fb      	ldrb	r3, [r7, #3]
 8012e42:	b2db      	uxtb	r3, r3
 8012e44:	005b      	lsls	r3, r3, #1
 8012e46:	b2db      	uxtb	r3, r3
 8012e48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012e4a:	78fb      	ldrb	r3, [r7, #3]
 8012e4c:	b2db      	uxtb	r3, r3
 8012e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012e52:	2b80      	cmp	r3, #128	; 0x80
 8012e54:	d0ef      	beq.n	8012e36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012e56:	4b27      	ldr	r3, [pc, #156]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	f1c3 0307 	rsb	r3, r3, #7
 8012e5e:	2b04      	cmp	r3, #4
 8012e60:	d00a      	beq.n	8012e78 <xPortStartScheduler+0xb8>
	__asm volatile
 8012e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e66:	f383 8811 	msr	BASEPRI, r3
 8012e6a:	f3bf 8f6f 	isb	sy
 8012e6e:	f3bf 8f4f 	dsb	sy
 8012e72:	60bb      	str	r3, [r7, #8]
}
 8012e74:	bf00      	nop
 8012e76:	e7fe      	b.n	8012e76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012e78:	4b1e      	ldr	r3, [pc, #120]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	021b      	lsls	r3, r3, #8
 8012e7e:	4a1d      	ldr	r2, [pc, #116]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012e82:	4b1c      	ldr	r3, [pc, #112]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e84:	681b      	ldr	r3, [r3, #0]
 8012e86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8012e8a:	4a1a      	ldr	r2, [pc, #104]	; (8012ef4 <xPortStartScheduler+0x134>)
 8012e8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	b2da      	uxtb	r2, r3
 8012e92:	697b      	ldr	r3, [r7, #20]
 8012e94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012e96:	4b18      	ldr	r3, [pc, #96]	; (8012ef8 <xPortStartScheduler+0x138>)
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	4a17      	ldr	r2, [pc, #92]	; (8012ef8 <xPortStartScheduler+0x138>)
 8012e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012ea0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012ea2:	4b15      	ldr	r3, [pc, #84]	; (8012ef8 <xPortStartScheduler+0x138>)
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	4a14      	ldr	r2, [pc, #80]	; (8012ef8 <xPortStartScheduler+0x138>)
 8012ea8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8012eac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012eae:	f000 f8dd 	bl	801306c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012eb2:	4b12      	ldr	r3, [pc, #72]	; (8012efc <xPortStartScheduler+0x13c>)
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012eb8:	f000 f8fc 	bl	80130b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012ebc:	4b10      	ldr	r3, [pc, #64]	; (8012f00 <xPortStartScheduler+0x140>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	4a0f      	ldr	r2, [pc, #60]	; (8012f00 <xPortStartScheduler+0x140>)
 8012ec2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012ec6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012ec8:	f7ff ff66 	bl	8012d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012ecc:	f7fe ff4a 	bl	8011d64 <vTaskSwitchContext>
	prvTaskExitError();
 8012ed0:	f7ff ff1e 	bl	8012d10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012ed4:	2300      	movs	r3, #0
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3718      	adds	r7, #24
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}
 8012ede:	bf00      	nop
 8012ee0:	e000ed00 	.word	0xe000ed00
 8012ee4:	410fc271 	.word	0x410fc271
 8012ee8:	410fc270 	.word	0x410fc270
 8012eec:	e000e400 	.word	0xe000e400
 8012ef0:	20008368 	.word	0x20008368
 8012ef4:	2000836c 	.word	0x2000836c
 8012ef8:	e000ed20 	.word	0xe000ed20
 8012efc:	20000208 	.word	0x20000208
 8012f00:	e000ef34 	.word	0xe000ef34

08012f04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012f04:	b480      	push	{r7}
 8012f06:	b083      	sub	sp, #12
 8012f08:	af00      	add	r7, sp, #0
	__asm volatile
 8012f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f0e:	f383 8811 	msr	BASEPRI, r3
 8012f12:	f3bf 8f6f 	isb	sy
 8012f16:	f3bf 8f4f 	dsb	sy
 8012f1a:	607b      	str	r3, [r7, #4]
}
 8012f1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012f1e:	4b0f      	ldr	r3, [pc, #60]	; (8012f5c <vPortEnterCritical+0x58>)
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	3301      	adds	r3, #1
 8012f24:	4a0d      	ldr	r2, [pc, #52]	; (8012f5c <vPortEnterCritical+0x58>)
 8012f26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012f28:	4b0c      	ldr	r3, [pc, #48]	; (8012f5c <vPortEnterCritical+0x58>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	2b01      	cmp	r3, #1
 8012f2e:	d10f      	bne.n	8012f50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012f30:	4b0b      	ldr	r3, [pc, #44]	; (8012f60 <vPortEnterCritical+0x5c>)
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	b2db      	uxtb	r3, r3
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d00a      	beq.n	8012f50 <vPortEnterCritical+0x4c>
	__asm volatile
 8012f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f3e:	f383 8811 	msr	BASEPRI, r3
 8012f42:	f3bf 8f6f 	isb	sy
 8012f46:	f3bf 8f4f 	dsb	sy
 8012f4a:	603b      	str	r3, [r7, #0]
}
 8012f4c:	bf00      	nop
 8012f4e:	e7fe      	b.n	8012f4e <vPortEnterCritical+0x4a>
	}
}
 8012f50:	bf00      	nop
 8012f52:	370c      	adds	r7, #12
 8012f54:	46bd      	mov	sp, r7
 8012f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5a:	4770      	bx	lr
 8012f5c:	20000208 	.word	0x20000208
 8012f60:	e000ed04 	.word	0xe000ed04

08012f64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012f64:	b480      	push	{r7}
 8012f66:	b083      	sub	sp, #12
 8012f68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8012f6a:	4b12      	ldr	r3, [pc, #72]	; (8012fb4 <vPortExitCritical+0x50>)
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d10a      	bne.n	8012f88 <vPortExitCritical+0x24>
	__asm volatile
 8012f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f76:	f383 8811 	msr	BASEPRI, r3
 8012f7a:	f3bf 8f6f 	isb	sy
 8012f7e:	f3bf 8f4f 	dsb	sy
 8012f82:	607b      	str	r3, [r7, #4]
}
 8012f84:	bf00      	nop
 8012f86:	e7fe      	b.n	8012f86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012f88:	4b0a      	ldr	r3, [pc, #40]	; (8012fb4 <vPortExitCritical+0x50>)
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	3b01      	subs	r3, #1
 8012f8e:	4a09      	ldr	r2, [pc, #36]	; (8012fb4 <vPortExitCritical+0x50>)
 8012f90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012f92:	4b08      	ldr	r3, [pc, #32]	; (8012fb4 <vPortExitCritical+0x50>)
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d105      	bne.n	8012fa6 <vPortExitCritical+0x42>
 8012f9a:	2300      	movs	r3, #0
 8012f9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	f383 8811 	msr	BASEPRI, r3
}
 8012fa4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012fa6:	bf00      	nop
 8012fa8:	370c      	adds	r7, #12
 8012faa:	46bd      	mov	sp, r7
 8012fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb0:	4770      	bx	lr
 8012fb2:	bf00      	nop
 8012fb4:	20000208 	.word	0x20000208
	...

08012fc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012fc0:	f3ef 8009 	mrs	r0, PSP
 8012fc4:	f3bf 8f6f 	isb	sy
 8012fc8:	4b15      	ldr	r3, [pc, #84]	; (8013020 <pxCurrentTCBConst>)
 8012fca:	681a      	ldr	r2, [r3, #0]
 8012fcc:	f01e 0f10 	tst.w	lr, #16
 8012fd0:	bf08      	it	eq
 8012fd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012fd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fda:	6010      	str	r0, [r2, #0]
 8012fdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012fe0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012fe4:	f380 8811 	msr	BASEPRI, r0
 8012fe8:	f3bf 8f4f 	dsb	sy
 8012fec:	f3bf 8f6f 	isb	sy
 8012ff0:	f7fe feb8 	bl	8011d64 <vTaskSwitchContext>
 8012ff4:	f04f 0000 	mov.w	r0, #0
 8012ff8:	f380 8811 	msr	BASEPRI, r0
 8012ffc:	bc09      	pop	{r0, r3}
 8012ffe:	6819      	ldr	r1, [r3, #0]
 8013000:	6808      	ldr	r0, [r1, #0]
 8013002:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013006:	f01e 0f10 	tst.w	lr, #16
 801300a:	bf08      	it	eq
 801300c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013010:	f380 8809 	msr	PSP, r0
 8013014:	f3bf 8f6f 	isb	sy
 8013018:	4770      	bx	lr
 801301a:	bf00      	nop
 801301c:	f3af 8000 	nop.w

08013020 <pxCurrentTCBConst>:
 8013020:	20007d3c 	.word	0x20007d3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013024:	bf00      	nop
 8013026:	bf00      	nop

08013028 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b082      	sub	sp, #8
 801302c:	af00      	add	r7, sp, #0
	__asm volatile
 801302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013032:	f383 8811 	msr	BASEPRI, r3
 8013036:	f3bf 8f6f 	isb	sy
 801303a:	f3bf 8f4f 	dsb	sy
 801303e:	607b      	str	r3, [r7, #4]
}
 8013040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013042:	f7fe fdd5 	bl	8011bf0 <xTaskIncrementTick>
 8013046:	4603      	mov	r3, r0
 8013048:	2b00      	cmp	r3, #0
 801304a:	d003      	beq.n	8013054 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801304c:	4b06      	ldr	r3, [pc, #24]	; (8013068 <xPortSysTickHandler+0x40>)
 801304e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013052:	601a      	str	r2, [r3, #0]
 8013054:	2300      	movs	r3, #0
 8013056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013058:	683b      	ldr	r3, [r7, #0]
 801305a:	f383 8811 	msr	BASEPRI, r3
}
 801305e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013060:	bf00      	nop
 8013062:	3708      	adds	r7, #8
 8013064:	46bd      	mov	sp, r7
 8013066:	bd80      	pop	{r7, pc}
 8013068:	e000ed04 	.word	0xe000ed04

0801306c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801306c:	b480      	push	{r7}
 801306e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013070:	4b0b      	ldr	r3, [pc, #44]	; (80130a0 <vPortSetupTimerInterrupt+0x34>)
 8013072:	2200      	movs	r2, #0
 8013074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013076:	4b0b      	ldr	r3, [pc, #44]	; (80130a4 <vPortSetupTimerInterrupt+0x38>)
 8013078:	2200      	movs	r2, #0
 801307a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801307c:	4b0a      	ldr	r3, [pc, #40]	; (80130a8 <vPortSetupTimerInterrupt+0x3c>)
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	4a0a      	ldr	r2, [pc, #40]	; (80130ac <vPortSetupTimerInterrupt+0x40>)
 8013082:	fba2 2303 	umull	r2, r3, r2, r3
 8013086:	099b      	lsrs	r3, r3, #6
 8013088:	4a09      	ldr	r2, [pc, #36]	; (80130b0 <vPortSetupTimerInterrupt+0x44>)
 801308a:	3b01      	subs	r3, #1
 801308c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801308e:	4b04      	ldr	r3, [pc, #16]	; (80130a0 <vPortSetupTimerInterrupt+0x34>)
 8013090:	2207      	movs	r2, #7
 8013092:	601a      	str	r2, [r3, #0]
}
 8013094:	bf00      	nop
 8013096:	46bd      	mov	sp, r7
 8013098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801309c:	4770      	bx	lr
 801309e:	bf00      	nop
 80130a0:	e000e010 	.word	0xe000e010
 80130a4:	e000e018 	.word	0xe000e018
 80130a8:	200001c0 	.word	0x200001c0
 80130ac:	10624dd3 	.word	0x10624dd3
 80130b0:	e000e014 	.word	0xe000e014

080130b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80130b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80130c4 <vPortEnableVFP+0x10>
 80130b8:	6801      	ldr	r1, [r0, #0]
 80130ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80130be:	6001      	str	r1, [r0, #0]
 80130c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80130c2:	bf00      	nop
 80130c4:	e000ed88 	.word	0xe000ed88

080130c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80130c8:	b480      	push	{r7}
 80130ca:	b085      	sub	sp, #20
 80130cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80130ce:	f3ef 8305 	mrs	r3, IPSR
 80130d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	2b0f      	cmp	r3, #15
 80130d8:	d914      	bls.n	8013104 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80130da:	4a17      	ldr	r2, [pc, #92]	; (8013138 <vPortValidateInterruptPriority+0x70>)
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	4413      	add	r3, r2
 80130e0:	781b      	ldrb	r3, [r3, #0]
 80130e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80130e4:	4b15      	ldr	r3, [pc, #84]	; (801313c <vPortValidateInterruptPriority+0x74>)
 80130e6:	781b      	ldrb	r3, [r3, #0]
 80130e8:	7afa      	ldrb	r2, [r7, #11]
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d20a      	bcs.n	8013104 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80130ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130f2:	f383 8811 	msr	BASEPRI, r3
 80130f6:	f3bf 8f6f 	isb	sy
 80130fa:	f3bf 8f4f 	dsb	sy
 80130fe:	607b      	str	r3, [r7, #4]
}
 8013100:	bf00      	nop
 8013102:	e7fe      	b.n	8013102 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013104:	4b0e      	ldr	r3, [pc, #56]	; (8013140 <vPortValidateInterruptPriority+0x78>)
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801310c:	4b0d      	ldr	r3, [pc, #52]	; (8013144 <vPortValidateInterruptPriority+0x7c>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	429a      	cmp	r2, r3
 8013112:	d90a      	bls.n	801312a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013118:	f383 8811 	msr	BASEPRI, r3
 801311c:	f3bf 8f6f 	isb	sy
 8013120:	f3bf 8f4f 	dsb	sy
 8013124:	603b      	str	r3, [r7, #0]
}
 8013126:	bf00      	nop
 8013128:	e7fe      	b.n	8013128 <vPortValidateInterruptPriority+0x60>
	}
 801312a:	bf00      	nop
 801312c:	3714      	adds	r7, #20
 801312e:	46bd      	mov	sp, r7
 8013130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013134:	4770      	bx	lr
 8013136:	bf00      	nop
 8013138:	e000e3f0 	.word	0xe000e3f0
 801313c:	20008368 	.word	0x20008368
 8013140:	e000ed0c 	.word	0xe000ed0c
 8013144:	2000836c 	.word	0x2000836c

08013148 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b088      	sub	sp, #32
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013150:	2300      	movs	r3, #0
 8013152:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 8013154:	4b48      	ldr	r3, [pc, #288]	; (8013278 <pvPortMalloc+0x130>)
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d10a      	bne.n	8013172 <pvPortMalloc+0x2a>
	__asm volatile
 801315c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013160:	f383 8811 	msr	BASEPRI, r3
 8013164:	f3bf 8f6f 	isb	sy
 8013168:	f3bf 8f4f 	dsb	sy
 801316c:	60fb      	str	r3, [r7, #12]
}
 801316e:	bf00      	nop
 8013170:	e7fe      	b.n	8013170 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 8013172:	f7fe fc81 	bl	8011a78 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013176:	4b41      	ldr	r3, [pc, #260]	; (801327c <pvPortMalloc+0x134>)
 8013178:	681a      	ldr	r2, [r3, #0]
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	4013      	ands	r3, r2
 801317e:	2b00      	cmp	r3, #0
 8013180:	d172      	bne.n	8013268 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d00d      	beq.n	80131a4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8013188:	2208      	movs	r2, #8
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	4413      	add	r3, r2
 801318e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	f003 0307 	and.w	r3, r3, #7
 8013196:	2b00      	cmp	r3, #0
 8013198:	d004      	beq.n	80131a4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	f023 0307 	bic.w	r3, r3, #7
 80131a0:	3308      	adds	r3, #8
 80131a2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d05e      	beq.n	8013268 <pvPortMalloc+0x120>
 80131aa:	4b35      	ldr	r3, [pc, #212]	; (8013280 <pvPortMalloc+0x138>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	687a      	ldr	r2, [r7, #4]
 80131b0:	429a      	cmp	r2, r3
 80131b2:	d859      	bhi.n	8013268 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80131b4:	4b33      	ldr	r3, [pc, #204]	; (8013284 <pvPortMalloc+0x13c>)
 80131b6:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 80131b8:	4b32      	ldr	r3, [pc, #200]	; (8013284 <pvPortMalloc+0x13c>)
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80131be:	e004      	b.n	80131ca <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 80131c0:	69fb      	ldr	r3, [r7, #28]
 80131c2:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 80131c4:	69fb      	ldr	r3, [r7, #28]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80131ca:	69fb      	ldr	r3, [r7, #28]
 80131cc:	685b      	ldr	r3, [r3, #4]
 80131ce:	687a      	ldr	r2, [r7, #4]
 80131d0:	429a      	cmp	r2, r3
 80131d2:	d903      	bls.n	80131dc <pvPortMalloc+0x94>
 80131d4:	69fb      	ldr	r3, [r7, #28]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d1f1      	bne.n	80131c0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80131dc:	4b26      	ldr	r3, [pc, #152]	; (8013278 <pvPortMalloc+0x130>)
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	69fa      	ldr	r2, [r7, #28]
 80131e2:	429a      	cmp	r2, r3
 80131e4:	d040      	beq.n	8013268 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80131e6:	69bb      	ldr	r3, [r7, #24]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	2208      	movs	r2, #8
 80131ec:	4413      	add	r3, r2
 80131ee:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80131f0:	69fb      	ldr	r3, [r7, #28]
 80131f2:	681a      	ldr	r2, [r3, #0]
 80131f4:	69bb      	ldr	r3, [r7, #24]
 80131f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80131f8:	69fb      	ldr	r3, [r7, #28]
 80131fa:	685a      	ldr	r2, [r3, #4]
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	1ad2      	subs	r2, r2, r3
 8013200:	2308      	movs	r3, #8
 8013202:	005b      	lsls	r3, r3, #1
 8013204:	429a      	cmp	r2, r3
 8013206:	d90f      	bls.n	8013228 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013208:	69fa      	ldr	r2, [r7, #28]
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	4413      	add	r3, r2
 801320e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013210:	69fb      	ldr	r3, [r7, #28]
 8013212:	685a      	ldr	r2, [r3, #4]
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	1ad2      	subs	r2, r2, r3
 8013218:	693b      	ldr	r3, [r7, #16]
 801321a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801321c:	69fb      	ldr	r3, [r7, #28]
 801321e:	687a      	ldr	r2, [r7, #4]
 8013220:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8013222:	6938      	ldr	r0, [r7, #16]
 8013224:	f000 f896 	bl	8013354 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013228:	4b15      	ldr	r3, [pc, #84]	; (8013280 <pvPortMalloc+0x138>)
 801322a:	681a      	ldr	r2, [r3, #0]
 801322c:	69fb      	ldr	r3, [r7, #28]
 801322e:	685b      	ldr	r3, [r3, #4]
 8013230:	1ad3      	subs	r3, r2, r3
 8013232:	4a13      	ldr	r2, [pc, #76]	; (8013280 <pvPortMalloc+0x138>)
 8013234:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013236:	4b12      	ldr	r3, [pc, #72]	; (8013280 <pvPortMalloc+0x138>)
 8013238:	681a      	ldr	r2, [r3, #0]
 801323a:	4b13      	ldr	r3, [pc, #76]	; (8013288 <pvPortMalloc+0x140>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	429a      	cmp	r2, r3
 8013240:	d203      	bcs.n	801324a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013242:	4b0f      	ldr	r3, [pc, #60]	; (8013280 <pvPortMalloc+0x138>)
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	4a10      	ldr	r2, [pc, #64]	; (8013288 <pvPortMalloc+0x140>)
 8013248:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801324a:	69fb      	ldr	r3, [r7, #28]
 801324c:	685a      	ldr	r2, [r3, #4]
 801324e:	4b0b      	ldr	r3, [pc, #44]	; (801327c <pvPortMalloc+0x134>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	431a      	orrs	r2, r3
 8013254:	69fb      	ldr	r3, [r7, #28]
 8013256:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013258:	69fb      	ldr	r3, [r7, #28]
 801325a:	2200      	movs	r2, #0
 801325c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801325e:	4b0b      	ldr	r3, [pc, #44]	; (801328c <pvPortMalloc+0x144>)
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	3301      	adds	r3, #1
 8013264:	4a09      	ldr	r2, [pc, #36]	; (801328c <pvPortMalloc+0x144>)
 8013266:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013268:	f7fe fc14 	bl	8011a94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 801326c:	697b      	ldr	r3, [r7, #20]
}
 801326e:	4618      	mov	r0, r3
 8013270:	3720      	adds	r7, #32
 8013272:	46bd      	mov	sp, r7
 8013274:	bd80      	pop	{r7, pc}
 8013276:	bf00      	nop
 8013278:	20008378 	.word	0x20008378
 801327c:	2000838c 	.word	0x2000838c
 8013280:	2000837c 	.word	0x2000837c
 8013284:	20008370 	.word	0x20008370
 8013288:	20008380 	.word	0x20008380
 801328c:	20008384 	.word	0x20008384

08013290 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b086      	sub	sp, #24
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d04d      	beq.n	801333e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80132a2:	2308      	movs	r3, #8
 80132a4:	425b      	negs	r3, r3
 80132a6:	697a      	ldr	r2, [r7, #20]
 80132a8:	4413      	add	r3, r2
 80132aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80132ac:	697b      	ldr	r3, [r7, #20]
 80132ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80132b0:	693b      	ldr	r3, [r7, #16]
 80132b2:	685a      	ldr	r2, [r3, #4]
 80132b4:	4b24      	ldr	r3, [pc, #144]	; (8013348 <vPortFree+0xb8>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	4013      	ands	r3, r2
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d10a      	bne.n	80132d4 <vPortFree+0x44>
	__asm volatile
 80132be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132c2:	f383 8811 	msr	BASEPRI, r3
 80132c6:	f3bf 8f6f 	isb	sy
 80132ca:	f3bf 8f4f 	dsb	sy
 80132ce:	60fb      	str	r3, [r7, #12]
}
 80132d0:	bf00      	nop
 80132d2:	e7fe      	b.n	80132d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80132d4:	693b      	ldr	r3, [r7, #16]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d00a      	beq.n	80132f2 <vPortFree+0x62>
	__asm volatile
 80132dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132e0:	f383 8811 	msr	BASEPRI, r3
 80132e4:	f3bf 8f6f 	isb	sy
 80132e8:	f3bf 8f4f 	dsb	sy
 80132ec:	60bb      	str	r3, [r7, #8]
}
 80132ee:	bf00      	nop
 80132f0:	e7fe      	b.n	80132f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80132f2:	693b      	ldr	r3, [r7, #16]
 80132f4:	685a      	ldr	r2, [r3, #4]
 80132f6:	4b14      	ldr	r3, [pc, #80]	; (8013348 <vPortFree+0xb8>)
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	4013      	ands	r3, r2
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d01e      	beq.n	801333e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d11a      	bne.n	801333e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013308:	693b      	ldr	r3, [r7, #16]
 801330a:	685a      	ldr	r2, [r3, #4]
 801330c:	4b0e      	ldr	r3, [pc, #56]	; (8013348 <vPortFree+0xb8>)
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	43db      	mvns	r3, r3
 8013312:	401a      	ands	r2, r3
 8013314:	693b      	ldr	r3, [r7, #16]
 8013316:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013318:	f7fe fbae 	bl	8011a78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801331c:	693b      	ldr	r3, [r7, #16]
 801331e:	685a      	ldr	r2, [r3, #4]
 8013320:	4b0a      	ldr	r3, [pc, #40]	; (801334c <vPortFree+0xbc>)
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	4413      	add	r3, r2
 8013326:	4a09      	ldr	r2, [pc, #36]	; (801334c <vPortFree+0xbc>)
 8013328:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801332a:	6938      	ldr	r0, [r7, #16]
 801332c:	f000 f812 	bl	8013354 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013330:	4b07      	ldr	r3, [pc, #28]	; (8013350 <vPortFree+0xc0>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	3301      	adds	r3, #1
 8013336:	4a06      	ldr	r2, [pc, #24]	; (8013350 <vPortFree+0xc0>)
 8013338:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801333a:	f7fe fbab 	bl	8011a94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801333e:	bf00      	nop
 8013340:	3718      	adds	r7, #24
 8013342:	46bd      	mov	sp, r7
 8013344:	bd80      	pop	{r7, pc}
 8013346:	bf00      	nop
 8013348:	2000838c 	.word	0x2000838c
 801334c:	2000837c 	.word	0x2000837c
 8013350:	20008388 	.word	0x20008388

08013354 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013354:	b480      	push	{r7}
 8013356:	b085      	sub	sp, #20
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801335c:	4b28      	ldr	r3, [pc, #160]	; (8013400 <prvInsertBlockIntoFreeList+0xac>)
 801335e:	60fb      	str	r3, [r7, #12]
 8013360:	e002      	b.n	8013368 <prvInsertBlockIntoFreeList+0x14>
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	60fb      	str	r3, [r7, #12]
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	687a      	ldr	r2, [r7, #4]
 801336e:	429a      	cmp	r2, r3
 8013370:	d8f7      	bhi.n	8013362 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013376:	68fb      	ldr	r3, [r7, #12]
 8013378:	685b      	ldr	r3, [r3, #4]
 801337a:	68ba      	ldr	r2, [r7, #8]
 801337c:	4413      	add	r3, r2
 801337e:	687a      	ldr	r2, [r7, #4]
 8013380:	429a      	cmp	r2, r3
 8013382:	d108      	bne.n	8013396 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	685a      	ldr	r2, [r3, #4]
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	685b      	ldr	r3, [r3, #4]
 801338c:	441a      	add	r2, r3
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	685b      	ldr	r3, [r3, #4]
 801339e:	68ba      	ldr	r2, [r7, #8]
 80133a0:	441a      	add	r2, r3
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	429a      	cmp	r2, r3
 80133a8:	d118      	bne.n	80133dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	681a      	ldr	r2, [r3, #0]
 80133ae:	4b15      	ldr	r3, [pc, #84]	; (8013404 <prvInsertBlockIntoFreeList+0xb0>)
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d00d      	beq.n	80133d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	685a      	ldr	r2, [r3, #4]
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	685b      	ldr	r3, [r3, #4]
 80133c0:	441a      	add	r2, r3
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	681a      	ldr	r2, [r3, #0]
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	601a      	str	r2, [r3, #0]
 80133d0:	e008      	b.n	80133e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80133d2:	4b0c      	ldr	r3, [pc, #48]	; (8013404 <prvInsertBlockIntoFreeList+0xb0>)
 80133d4:	681a      	ldr	r2, [r3, #0]
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	601a      	str	r2, [r3, #0]
 80133da:	e003      	b.n	80133e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	681a      	ldr	r2, [r3, #0]
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80133e4:	68fa      	ldr	r2, [r7, #12]
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	429a      	cmp	r2, r3
 80133ea:	d002      	beq.n	80133f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	687a      	ldr	r2, [r7, #4]
 80133f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80133f2:	bf00      	nop
 80133f4:	3714      	adds	r7, #20
 80133f6:	46bd      	mov	sp, r7
 80133f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fc:	4770      	bx	lr
 80133fe:	bf00      	nop
 8013400:	20008370 	.word	0x20008370
 8013404:	20008378 	.word	0x20008378

08013408 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 8013408:	b480      	push	{r7}
 801340a:	b08f      	sub	sp, #60	; 0x3c
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 8013410:	2300      	movs	r3, #0
 8013412:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 8013414:	2300      	movs	r3, #0
 8013416:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 8013418:	2300      	movs	r3, #0
 801341a:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 801341c:	4b5a      	ldr	r3, [pc, #360]	; (8013588 <vPortDefineHeapRegions+0x180>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00a      	beq.n	801343a <vPortDefineHeapRegions+0x32>
	__asm volatile
 8013424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013428:	f383 8811 	msr	BASEPRI, r3
 801342c:	f3bf 8f6f 	isb	sy
 8013430:	f3bf 8f4f 	dsb	sy
 8013434:	617b      	str	r3, [r7, #20]
}
 8013436:	bf00      	nop
 8013438:	e7fe      	b.n	8013438 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 801343a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801343c:	00db      	lsls	r3, r3, #3
 801343e:	687a      	ldr	r2, [r7, #4]
 8013440:	4413      	add	r3, r2
 8013442:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 8013444:	e07d      	b.n	8013542 <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 8013446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013448:	685b      	ldr	r3, [r3, #4]
 801344a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 801344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013454:	f003 0307 	and.w	r3, r3, #7
 8013458:	2b00      	cmp	r3, #0
 801345a:	d00e      	beq.n	801347a <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 801345c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801345e:	3307      	adds	r3, #7
 8013460:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8013462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013464:	f023 0307 	bic.w	r3, r3, #7
 8013468:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 801346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	461a      	mov	r2, r3
 8013470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013472:	1ad3      	subs	r3, r2, r3
 8013474:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013476:	4413      	add	r3, r2
 8013478:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 801347a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801347c:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 801347e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013480:	2b00      	cmp	r3, #0
 8013482:	d106      	bne.n	8013492 <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 8013484:	69fb      	ldr	r3, [r7, #28]
 8013486:	4a41      	ldr	r2, [pc, #260]	; (801358c <vPortDefineHeapRegions+0x184>)
 8013488:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 801348a:	4b40      	ldr	r3, [pc, #256]	; (801358c <vPortDefineHeapRegions+0x184>)
 801348c:	2200      	movs	r2, #0
 801348e:	605a      	str	r2, [r3, #4]
 8013490:	e01f      	b.n	80134d2 <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 8013492:	4b3d      	ldr	r3, [pc, #244]	; (8013588 <vPortDefineHeapRegions+0x180>)
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d10a      	bne.n	80134b0 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 801349a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801349e:	f383 8811 	msr	BASEPRI, r3
 80134a2:	f3bf 8f6f 	isb	sy
 80134a6:	f3bf 8f4f 	dsb	sy
 80134aa:	613b      	str	r3, [r7, #16]
}
 80134ac:	bf00      	nop
 80134ae:	e7fe      	b.n	80134ae <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 80134b0:	4b35      	ldr	r3, [pc, #212]	; (8013588 <vPortDefineHeapRegions+0x180>)
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	461a      	mov	r2, r3
 80134b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134b8:	4293      	cmp	r3, r2
 80134ba:	d80a      	bhi.n	80134d2 <vPortDefineHeapRegions+0xca>
	__asm volatile
 80134bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134c0:	f383 8811 	msr	BASEPRI, r3
 80134c4:	f3bf 8f6f 	isb	sy
 80134c8:	f3bf 8f4f 	dsb	sy
 80134cc:	60fb      	str	r3, [r7, #12]
}
 80134ce:	bf00      	nop
 80134d0:	e7fe      	b.n	80134d0 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 80134d2:	4b2d      	ldr	r3, [pc, #180]	; (8013588 <vPortDefineHeapRegions+0x180>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 80134d8:	69fa      	ldr	r2, [r7, #28]
 80134da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80134dc:	4413      	add	r3, r2
 80134de:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 80134e0:	2208      	movs	r2, #8
 80134e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134e4:	1a9b      	subs	r3, r3, r2
 80134e6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 80134e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134ea:	f023 0307 	bic.w	r3, r3, #7
 80134ee:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 80134f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f2:	4a25      	ldr	r2, [pc, #148]	; (8013588 <vPortDefineHeapRegions+0x180>)
 80134f4:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 80134f6:	4b24      	ldr	r3, [pc, #144]	; (8013588 <vPortDefineHeapRegions+0x180>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	2200      	movs	r2, #0
 80134fc:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 80134fe:	4b22      	ldr	r3, [pc, #136]	; (8013588 <vPortDefineHeapRegions+0x180>)
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	2200      	movs	r2, #0
 8013504:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 8013506:	69fb      	ldr	r3, [r7, #28]
 8013508:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 801350a:	6a3b      	ldr	r3, [r7, #32]
 801350c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801350e:	1ad2      	subs	r2, r2, r3
 8013510:	6a3b      	ldr	r3, [r7, #32]
 8013512:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 8013514:	4b1c      	ldr	r3, [pc, #112]	; (8013588 <vPortDefineHeapRegions+0x180>)
 8013516:	681a      	ldr	r2, [r3, #0]
 8013518:	6a3b      	ldr	r3, [r7, #32]
 801351a:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 801351c:	69bb      	ldr	r3, [r7, #24]
 801351e:	2b00      	cmp	r3, #0
 8013520:	d002      	beq.n	8013528 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 8013522:	69bb      	ldr	r3, [r7, #24]
 8013524:	6a3a      	ldr	r2, [r7, #32]
 8013526:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 8013528:	6a3b      	ldr	r3, [r7, #32]
 801352a:	685b      	ldr	r3, [r3, #4]
 801352c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801352e:	4413      	add	r3, r2
 8013530:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 8013532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013534:	3301      	adds	r3, #1
 8013536:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 8013538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801353a:	00db      	lsls	r3, r3, #3
 801353c:	687a      	ldr	r2, [r7, #4]
 801353e:	4413      	add	r3, r2
 8013540:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 8013542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013544:	685b      	ldr	r3, [r3, #4]
 8013546:	2b00      	cmp	r3, #0
 8013548:	f47f af7d 	bne.w	8013446 <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 801354c:	4a10      	ldr	r2, [pc, #64]	; (8013590 <vPortDefineHeapRegions+0x188>)
 801354e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013550:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 8013552:	4a10      	ldr	r2, [pc, #64]	; (8013594 <vPortDefineHeapRegions+0x18c>)
 8013554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013556:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 8013558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801355a:	2b00      	cmp	r3, #0
 801355c:	d10a      	bne.n	8013574 <vPortDefineHeapRegions+0x16c>
	__asm volatile
 801355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013562:	f383 8811 	msr	BASEPRI, r3
 8013566:	f3bf 8f6f 	isb	sy
 801356a:	f3bf 8f4f 	dsb	sy
 801356e:	60bb      	str	r3, [r7, #8]
}
 8013570:	bf00      	nop
 8013572:	e7fe      	b.n	8013572 <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013574:	4b08      	ldr	r3, [pc, #32]	; (8013598 <vPortDefineHeapRegions+0x190>)
 8013576:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801357a:	601a      	str	r2, [r3, #0]
}
 801357c:	bf00      	nop
 801357e:	373c      	adds	r7, #60	; 0x3c
 8013580:	46bd      	mov	sp, r7
 8013582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013586:	4770      	bx	lr
 8013588:	20008378 	.word	0x20008378
 801358c:	20008370 	.word	0x20008370
 8013590:	20008380 	.word	0x20008380
 8013594:	2000837c 	.word	0x2000837c
 8013598:	2000838c 	.word	0x2000838c

0801359c <atof>:
 801359c:	2100      	movs	r1, #0
 801359e:	f001 be2d 	b.w	80151fc <strtod>

080135a2 <atoi>:
 80135a2:	220a      	movs	r2, #10
 80135a4:	2100      	movs	r1, #0
 80135a6:	f001 beb7 	b.w	8015318 <strtol>

080135aa <atol>:
 80135aa:	220a      	movs	r2, #10
 80135ac:	2100      	movs	r1, #0
 80135ae:	f001 beb3 	b.w	8015318 <strtol>
	...

080135b4 <__errno>:
 80135b4:	4b01      	ldr	r3, [pc, #4]	; (80135bc <__errno+0x8>)
 80135b6:	6818      	ldr	r0, [r3, #0]
 80135b8:	4770      	bx	lr
 80135ba:	bf00      	nop
 80135bc:	2000020c 	.word	0x2000020c

080135c0 <std>:
 80135c0:	2300      	movs	r3, #0
 80135c2:	b510      	push	{r4, lr}
 80135c4:	4604      	mov	r4, r0
 80135c6:	e9c0 3300 	strd	r3, r3, [r0]
 80135ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80135ce:	6083      	str	r3, [r0, #8]
 80135d0:	8181      	strh	r1, [r0, #12]
 80135d2:	6643      	str	r3, [r0, #100]	; 0x64
 80135d4:	81c2      	strh	r2, [r0, #14]
 80135d6:	6183      	str	r3, [r0, #24]
 80135d8:	4619      	mov	r1, r3
 80135da:	2208      	movs	r2, #8
 80135dc:	305c      	adds	r0, #92	; 0x5c
 80135de:	f000 f9c6 	bl	801396e <memset>
 80135e2:	4b05      	ldr	r3, [pc, #20]	; (80135f8 <std+0x38>)
 80135e4:	6263      	str	r3, [r4, #36]	; 0x24
 80135e6:	4b05      	ldr	r3, [pc, #20]	; (80135fc <std+0x3c>)
 80135e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80135ea:	4b05      	ldr	r3, [pc, #20]	; (8013600 <std+0x40>)
 80135ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80135ee:	4b05      	ldr	r3, [pc, #20]	; (8013604 <std+0x44>)
 80135f0:	6224      	str	r4, [r4, #32]
 80135f2:	6323      	str	r3, [r4, #48]	; 0x30
 80135f4:	bd10      	pop	{r4, pc}
 80135f6:	bf00      	nop
 80135f8:	080144b1 	.word	0x080144b1
 80135fc:	080144d3 	.word	0x080144d3
 8013600:	0801450b 	.word	0x0801450b
 8013604:	0801452f 	.word	0x0801452f

08013608 <_cleanup_r>:
 8013608:	4901      	ldr	r1, [pc, #4]	; (8013610 <_cleanup_r+0x8>)
 801360a:	f000 b8af 	b.w	801376c <_fwalk_reent>
 801360e:	bf00      	nop
 8013610:	080161e9 	.word	0x080161e9

08013614 <__sfmoreglue>:
 8013614:	b570      	push	{r4, r5, r6, lr}
 8013616:	2268      	movs	r2, #104	; 0x68
 8013618:	1e4d      	subs	r5, r1, #1
 801361a:	4355      	muls	r5, r2
 801361c:	460e      	mov	r6, r1
 801361e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013622:	f000 f9cd 	bl	80139c0 <_malloc_r>
 8013626:	4604      	mov	r4, r0
 8013628:	b140      	cbz	r0, 801363c <__sfmoreglue+0x28>
 801362a:	2100      	movs	r1, #0
 801362c:	e9c0 1600 	strd	r1, r6, [r0]
 8013630:	300c      	adds	r0, #12
 8013632:	60a0      	str	r0, [r4, #8]
 8013634:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013638:	f000 f999 	bl	801396e <memset>
 801363c:	4620      	mov	r0, r4
 801363e:	bd70      	pop	{r4, r5, r6, pc}

08013640 <__sfp_lock_acquire>:
 8013640:	4801      	ldr	r0, [pc, #4]	; (8013648 <__sfp_lock_acquire+0x8>)
 8013642:	f000 b984 	b.w	801394e <__retarget_lock_acquire_recursive>
 8013646:	bf00      	nop
 8013648:	20008391 	.word	0x20008391

0801364c <__sfp_lock_release>:
 801364c:	4801      	ldr	r0, [pc, #4]	; (8013654 <__sfp_lock_release+0x8>)
 801364e:	f000 b97f 	b.w	8013950 <__retarget_lock_release_recursive>
 8013652:	bf00      	nop
 8013654:	20008391 	.word	0x20008391

08013658 <__sinit_lock_acquire>:
 8013658:	4801      	ldr	r0, [pc, #4]	; (8013660 <__sinit_lock_acquire+0x8>)
 801365a:	f000 b978 	b.w	801394e <__retarget_lock_acquire_recursive>
 801365e:	bf00      	nop
 8013660:	20008392 	.word	0x20008392

08013664 <__sinit_lock_release>:
 8013664:	4801      	ldr	r0, [pc, #4]	; (801366c <__sinit_lock_release+0x8>)
 8013666:	f000 b973 	b.w	8013950 <__retarget_lock_release_recursive>
 801366a:	bf00      	nop
 801366c:	20008392 	.word	0x20008392

08013670 <__sinit>:
 8013670:	b510      	push	{r4, lr}
 8013672:	4604      	mov	r4, r0
 8013674:	f7ff fff0 	bl	8013658 <__sinit_lock_acquire>
 8013678:	69a3      	ldr	r3, [r4, #24]
 801367a:	b11b      	cbz	r3, 8013684 <__sinit+0x14>
 801367c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013680:	f7ff bff0 	b.w	8013664 <__sinit_lock_release>
 8013684:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013688:	6523      	str	r3, [r4, #80]	; 0x50
 801368a:	4b13      	ldr	r3, [pc, #76]	; (80136d8 <__sinit+0x68>)
 801368c:	4a13      	ldr	r2, [pc, #76]	; (80136dc <__sinit+0x6c>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	62a2      	str	r2, [r4, #40]	; 0x28
 8013692:	42a3      	cmp	r3, r4
 8013694:	bf04      	itt	eq
 8013696:	2301      	moveq	r3, #1
 8013698:	61a3      	streq	r3, [r4, #24]
 801369a:	4620      	mov	r0, r4
 801369c:	f000 f820 	bl	80136e0 <__sfp>
 80136a0:	6060      	str	r0, [r4, #4]
 80136a2:	4620      	mov	r0, r4
 80136a4:	f000 f81c 	bl	80136e0 <__sfp>
 80136a8:	60a0      	str	r0, [r4, #8]
 80136aa:	4620      	mov	r0, r4
 80136ac:	f000 f818 	bl	80136e0 <__sfp>
 80136b0:	2200      	movs	r2, #0
 80136b2:	60e0      	str	r0, [r4, #12]
 80136b4:	2104      	movs	r1, #4
 80136b6:	6860      	ldr	r0, [r4, #4]
 80136b8:	f7ff ff82 	bl	80135c0 <std>
 80136bc:	68a0      	ldr	r0, [r4, #8]
 80136be:	2201      	movs	r2, #1
 80136c0:	2109      	movs	r1, #9
 80136c2:	f7ff ff7d 	bl	80135c0 <std>
 80136c6:	68e0      	ldr	r0, [r4, #12]
 80136c8:	2202      	movs	r2, #2
 80136ca:	2112      	movs	r1, #18
 80136cc:	f7ff ff78 	bl	80135c0 <std>
 80136d0:	2301      	movs	r3, #1
 80136d2:	61a3      	str	r3, [r4, #24]
 80136d4:	e7d2      	b.n	801367c <__sinit+0xc>
 80136d6:	bf00      	nop
 80136d8:	08019c1c 	.word	0x08019c1c
 80136dc:	08013609 	.word	0x08013609

080136e0 <__sfp>:
 80136e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136e2:	4607      	mov	r7, r0
 80136e4:	f7ff ffac 	bl	8013640 <__sfp_lock_acquire>
 80136e8:	4b1e      	ldr	r3, [pc, #120]	; (8013764 <__sfp+0x84>)
 80136ea:	681e      	ldr	r6, [r3, #0]
 80136ec:	69b3      	ldr	r3, [r6, #24]
 80136ee:	b913      	cbnz	r3, 80136f6 <__sfp+0x16>
 80136f0:	4630      	mov	r0, r6
 80136f2:	f7ff ffbd 	bl	8013670 <__sinit>
 80136f6:	3648      	adds	r6, #72	; 0x48
 80136f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80136fc:	3b01      	subs	r3, #1
 80136fe:	d503      	bpl.n	8013708 <__sfp+0x28>
 8013700:	6833      	ldr	r3, [r6, #0]
 8013702:	b30b      	cbz	r3, 8013748 <__sfp+0x68>
 8013704:	6836      	ldr	r6, [r6, #0]
 8013706:	e7f7      	b.n	80136f8 <__sfp+0x18>
 8013708:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801370c:	b9d5      	cbnz	r5, 8013744 <__sfp+0x64>
 801370e:	4b16      	ldr	r3, [pc, #88]	; (8013768 <__sfp+0x88>)
 8013710:	60e3      	str	r3, [r4, #12]
 8013712:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013716:	6665      	str	r5, [r4, #100]	; 0x64
 8013718:	f000 f918 	bl	801394c <__retarget_lock_init_recursive>
 801371c:	f7ff ff96 	bl	801364c <__sfp_lock_release>
 8013720:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013724:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013728:	6025      	str	r5, [r4, #0]
 801372a:	61a5      	str	r5, [r4, #24]
 801372c:	2208      	movs	r2, #8
 801372e:	4629      	mov	r1, r5
 8013730:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013734:	f000 f91b 	bl	801396e <memset>
 8013738:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801373c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013740:	4620      	mov	r0, r4
 8013742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013744:	3468      	adds	r4, #104	; 0x68
 8013746:	e7d9      	b.n	80136fc <__sfp+0x1c>
 8013748:	2104      	movs	r1, #4
 801374a:	4638      	mov	r0, r7
 801374c:	f7ff ff62 	bl	8013614 <__sfmoreglue>
 8013750:	4604      	mov	r4, r0
 8013752:	6030      	str	r0, [r6, #0]
 8013754:	2800      	cmp	r0, #0
 8013756:	d1d5      	bne.n	8013704 <__sfp+0x24>
 8013758:	f7ff ff78 	bl	801364c <__sfp_lock_release>
 801375c:	230c      	movs	r3, #12
 801375e:	603b      	str	r3, [r7, #0]
 8013760:	e7ee      	b.n	8013740 <__sfp+0x60>
 8013762:	bf00      	nop
 8013764:	08019c1c 	.word	0x08019c1c
 8013768:	ffff0001 	.word	0xffff0001

0801376c <_fwalk_reent>:
 801376c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013770:	4606      	mov	r6, r0
 8013772:	4688      	mov	r8, r1
 8013774:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013778:	2700      	movs	r7, #0
 801377a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801377e:	f1b9 0901 	subs.w	r9, r9, #1
 8013782:	d505      	bpl.n	8013790 <_fwalk_reent+0x24>
 8013784:	6824      	ldr	r4, [r4, #0]
 8013786:	2c00      	cmp	r4, #0
 8013788:	d1f7      	bne.n	801377a <_fwalk_reent+0xe>
 801378a:	4638      	mov	r0, r7
 801378c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013790:	89ab      	ldrh	r3, [r5, #12]
 8013792:	2b01      	cmp	r3, #1
 8013794:	d907      	bls.n	80137a6 <_fwalk_reent+0x3a>
 8013796:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801379a:	3301      	adds	r3, #1
 801379c:	d003      	beq.n	80137a6 <_fwalk_reent+0x3a>
 801379e:	4629      	mov	r1, r5
 80137a0:	4630      	mov	r0, r6
 80137a2:	47c0      	blx	r8
 80137a4:	4307      	orrs	r7, r0
 80137a6:	3568      	adds	r5, #104	; 0x68
 80137a8:	e7e9      	b.n	801377e <_fwalk_reent+0x12>
	...

080137ac <gmtime_r>:
 80137ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137b0:	e9d0 6700 	ldrd	r6, r7, [r0]
 80137b4:	460c      	mov	r4, r1
 80137b6:	4a4f      	ldr	r2, [pc, #316]	; (80138f4 <gmtime_r+0x148>)
 80137b8:	2300      	movs	r3, #0
 80137ba:	4630      	mov	r0, r6
 80137bc:	4639      	mov	r1, r7
 80137be:	f7ed fa73 	bl	8000ca8 <__aeabi_ldivmod>
 80137c2:	4639      	mov	r1, r7
 80137c4:	4605      	mov	r5, r0
 80137c6:	4a4b      	ldr	r2, [pc, #300]	; (80138f4 <gmtime_r+0x148>)
 80137c8:	4630      	mov	r0, r6
 80137ca:	2300      	movs	r3, #0
 80137cc:	f7ed fa6c 	bl	8000ca8 <__aeabi_ldivmod>
 80137d0:	2a00      	cmp	r2, #0
 80137d2:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 80137d6:	bfb7      	itett	lt
 80137d8:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80137dc:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 80137e0:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 80137e4:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80137e8:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 80137ec:	fbb2 f1f0 	udiv	r1, r2, r0
 80137f0:	fb00 2211 	mls	r2, r0, r1, r2
 80137f4:	203c      	movs	r0, #60	; 0x3c
 80137f6:	60a1      	str	r1, [r4, #8]
 80137f8:	fbb2 f1f0 	udiv	r1, r2, r0
 80137fc:	fb00 2211 	mls	r2, r0, r1, r2
 8013800:	6061      	str	r1, [r4, #4]
 8013802:	6022      	str	r2, [r4, #0]
 8013804:	2107      	movs	r1, #7
 8013806:	1cda      	adds	r2, r3, #3
 8013808:	fb92 f1f1 	sdiv	r1, r2, r1
 801380c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8013810:	1a52      	subs	r2, r2, r1
 8013812:	bf48      	it	mi
 8013814:	3207      	addmi	r2, #7
 8013816:	4d38      	ldr	r5, [pc, #224]	; (80138f8 <gmtime_r+0x14c>)
 8013818:	4838      	ldr	r0, [pc, #224]	; (80138fc <gmtime_r+0x150>)
 801381a:	61a2      	str	r2, [r4, #24]
 801381c:	2b00      	cmp	r3, #0
 801381e:	bfb7      	itett	lt
 8013820:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8013824:	fb93 f5f5 	sdivge	r5, r3, r5
 8013828:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 801382c:	fb92 f5f5 	sdivlt	r5, r2, r5
 8013830:	fb00 3005 	mla	r0, r0, r5, r3
 8013834:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8013838:	fbb0 f2f2 	udiv	r2, r0, r2
 801383c:	4402      	add	r2, r0
 801383e:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8013842:	fbb0 f1f3 	udiv	r1, r0, r3
 8013846:	1a52      	subs	r2, r2, r1
 8013848:	f240 1c6d 	movw	ip, #365	; 0x16d
 801384c:	492c      	ldr	r1, [pc, #176]	; (8013900 <gmtime_r+0x154>)
 801384e:	fbb0 f1f1 	udiv	r1, r0, r1
 8013852:	2764      	movs	r7, #100	; 0x64
 8013854:	1a52      	subs	r2, r2, r1
 8013856:	fbb2 f1fc 	udiv	r1, r2, ip
 801385a:	fbb2 f3f3 	udiv	r3, r2, r3
 801385e:	fbb1 f6f7 	udiv	r6, r1, r7
 8013862:	1af3      	subs	r3, r6, r3
 8013864:	4403      	add	r3, r0
 8013866:	fb0c 3311 	mls	r3, ip, r1, r3
 801386a:	2299      	movs	r2, #153	; 0x99
 801386c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8013870:	f10e 0e02 	add.w	lr, lr, #2
 8013874:	f103 0c01 	add.w	ip, r3, #1
 8013878:	fbbe f0f2 	udiv	r0, lr, r2
 801387c:	4342      	muls	r2, r0
 801387e:	3202      	adds	r2, #2
 8013880:	f04f 0805 	mov.w	r8, #5
 8013884:	fbb2 f2f8 	udiv	r2, r2, r8
 8013888:	ebac 0c02 	sub.w	ip, ip, r2
 801388c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8013890:	4596      	cmp	lr, r2
 8013892:	bf94      	ite	ls
 8013894:	2202      	movls	r2, #2
 8013896:	f06f 0209 	mvnhi.w	r2, #9
 801389a:	4410      	add	r0, r2
 801389c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80138a0:	fb02 1505 	mla	r5, r2, r5, r1
 80138a4:	2801      	cmp	r0, #1
 80138a6:	bf98      	it	ls
 80138a8:	3501      	addls	r5, #1
 80138aa:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80138ae:	d30d      	bcc.n	80138cc <gmtime_r+0x120>
 80138b0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80138b4:	61e3      	str	r3, [r4, #28]
 80138b6:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 80138ba:	2300      	movs	r3, #0
 80138bc:	e9c4 0504 	strd	r0, r5, [r4, #16]
 80138c0:	f8c4 c00c 	str.w	ip, [r4, #12]
 80138c4:	6223      	str	r3, [r4, #32]
 80138c6:	4620      	mov	r0, r4
 80138c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138cc:	078a      	lsls	r2, r1, #30
 80138ce:	d102      	bne.n	80138d6 <gmtime_r+0x12a>
 80138d0:	fb07 1616 	mls	r6, r7, r6, r1
 80138d4:	b95e      	cbnz	r6, 80138ee <gmtime_r+0x142>
 80138d6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80138da:	fbb1 f6f2 	udiv	r6, r1, r2
 80138de:	fb02 1216 	mls	r2, r2, r6, r1
 80138e2:	fab2 f282 	clz	r2, r2
 80138e6:	0952      	lsrs	r2, r2, #5
 80138e8:	333b      	adds	r3, #59	; 0x3b
 80138ea:	4413      	add	r3, r2
 80138ec:	e7e2      	b.n	80138b4 <gmtime_r+0x108>
 80138ee:	2201      	movs	r2, #1
 80138f0:	e7fa      	b.n	80138e8 <gmtime_r+0x13c>
 80138f2:	bf00      	nop
 80138f4:	00015180 	.word	0x00015180
 80138f8:	00023ab1 	.word	0x00023ab1
 80138fc:	fffdc54f 	.word	0xfffdc54f
 8013900:	00023ab0 	.word	0x00023ab0

08013904 <__libc_init_array>:
 8013904:	b570      	push	{r4, r5, r6, lr}
 8013906:	4d0d      	ldr	r5, [pc, #52]	; (801393c <__libc_init_array+0x38>)
 8013908:	4c0d      	ldr	r4, [pc, #52]	; (8013940 <__libc_init_array+0x3c>)
 801390a:	1b64      	subs	r4, r4, r5
 801390c:	10a4      	asrs	r4, r4, #2
 801390e:	2600      	movs	r6, #0
 8013910:	42a6      	cmp	r6, r4
 8013912:	d109      	bne.n	8013928 <__libc_init_array+0x24>
 8013914:	4d0b      	ldr	r5, [pc, #44]	; (8013944 <__libc_init_array+0x40>)
 8013916:	4c0c      	ldr	r4, [pc, #48]	; (8013948 <__libc_init_array+0x44>)
 8013918:	f004 fa64 	bl	8017de4 <_init>
 801391c:	1b64      	subs	r4, r4, r5
 801391e:	10a4      	asrs	r4, r4, #2
 8013920:	2600      	movs	r6, #0
 8013922:	42a6      	cmp	r6, r4
 8013924:	d105      	bne.n	8013932 <__libc_init_array+0x2e>
 8013926:	bd70      	pop	{r4, r5, r6, pc}
 8013928:	f855 3b04 	ldr.w	r3, [r5], #4
 801392c:	4798      	blx	r3
 801392e:	3601      	adds	r6, #1
 8013930:	e7ee      	b.n	8013910 <__libc_init_array+0xc>
 8013932:	f855 3b04 	ldr.w	r3, [r5], #4
 8013936:	4798      	blx	r3
 8013938:	3601      	adds	r6, #1
 801393a:	e7f2      	b.n	8013922 <__libc_init_array+0x1e>
 801393c:	08019f64 	.word	0x08019f64
 8013940:	08019f64 	.word	0x08019f64
 8013944:	08019f64 	.word	0x08019f64
 8013948:	08019f68 	.word	0x08019f68

0801394c <__retarget_lock_init_recursive>:
 801394c:	4770      	bx	lr

0801394e <__retarget_lock_acquire_recursive>:
 801394e:	4770      	bx	lr

08013950 <__retarget_lock_release_recursive>:
 8013950:	4770      	bx	lr

08013952 <memcpy>:
 8013952:	440a      	add	r2, r1
 8013954:	4291      	cmp	r1, r2
 8013956:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801395a:	d100      	bne.n	801395e <memcpy+0xc>
 801395c:	4770      	bx	lr
 801395e:	b510      	push	{r4, lr}
 8013960:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013964:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013968:	4291      	cmp	r1, r2
 801396a:	d1f9      	bne.n	8013960 <memcpy+0xe>
 801396c:	bd10      	pop	{r4, pc}

0801396e <memset>:
 801396e:	4402      	add	r2, r0
 8013970:	4603      	mov	r3, r0
 8013972:	4293      	cmp	r3, r2
 8013974:	d100      	bne.n	8013978 <memset+0xa>
 8013976:	4770      	bx	lr
 8013978:	f803 1b01 	strb.w	r1, [r3], #1
 801397c:	e7f9      	b.n	8013972 <memset+0x4>
	...

08013980 <sbrk_aligned>:
 8013980:	b570      	push	{r4, r5, r6, lr}
 8013982:	4e0e      	ldr	r6, [pc, #56]	; (80139bc <sbrk_aligned+0x3c>)
 8013984:	460c      	mov	r4, r1
 8013986:	6831      	ldr	r1, [r6, #0]
 8013988:	4605      	mov	r5, r0
 801398a:	b911      	cbnz	r1, 8013992 <sbrk_aligned+0x12>
 801398c:	f000 fd60 	bl	8014450 <_sbrk_r>
 8013990:	6030      	str	r0, [r6, #0]
 8013992:	4621      	mov	r1, r4
 8013994:	4628      	mov	r0, r5
 8013996:	f000 fd5b 	bl	8014450 <_sbrk_r>
 801399a:	1c43      	adds	r3, r0, #1
 801399c:	d00a      	beq.n	80139b4 <sbrk_aligned+0x34>
 801399e:	1cc4      	adds	r4, r0, #3
 80139a0:	f024 0403 	bic.w	r4, r4, #3
 80139a4:	42a0      	cmp	r0, r4
 80139a6:	d007      	beq.n	80139b8 <sbrk_aligned+0x38>
 80139a8:	1a21      	subs	r1, r4, r0
 80139aa:	4628      	mov	r0, r5
 80139ac:	f000 fd50 	bl	8014450 <_sbrk_r>
 80139b0:	3001      	adds	r0, #1
 80139b2:	d101      	bne.n	80139b8 <sbrk_aligned+0x38>
 80139b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80139b8:	4620      	mov	r0, r4
 80139ba:	bd70      	pop	{r4, r5, r6, pc}
 80139bc:	20008398 	.word	0x20008398

080139c0 <_malloc_r>:
 80139c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139c4:	1ccd      	adds	r5, r1, #3
 80139c6:	f025 0503 	bic.w	r5, r5, #3
 80139ca:	3508      	adds	r5, #8
 80139cc:	2d0c      	cmp	r5, #12
 80139ce:	bf38      	it	cc
 80139d0:	250c      	movcc	r5, #12
 80139d2:	2d00      	cmp	r5, #0
 80139d4:	4607      	mov	r7, r0
 80139d6:	db01      	blt.n	80139dc <_malloc_r+0x1c>
 80139d8:	42a9      	cmp	r1, r5
 80139da:	d905      	bls.n	80139e8 <_malloc_r+0x28>
 80139dc:	230c      	movs	r3, #12
 80139de:	603b      	str	r3, [r7, #0]
 80139e0:	2600      	movs	r6, #0
 80139e2:	4630      	mov	r0, r6
 80139e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139e8:	4e2e      	ldr	r6, [pc, #184]	; (8013aa4 <_malloc_r+0xe4>)
 80139ea:	f002 ffd9 	bl	80169a0 <__malloc_lock>
 80139ee:	6833      	ldr	r3, [r6, #0]
 80139f0:	461c      	mov	r4, r3
 80139f2:	bb34      	cbnz	r4, 8013a42 <_malloc_r+0x82>
 80139f4:	4629      	mov	r1, r5
 80139f6:	4638      	mov	r0, r7
 80139f8:	f7ff ffc2 	bl	8013980 <sbrk_aligned>
 80139fc:	1c43      	adds	r3, r0, #1
 80139fe:	4604      	mov	r4, r0
 8013a00:	d14d      	bne.n	8013a9e <_malloc_r+0xde>
 8013a02:	6834      	ldr	r4, [r6, #0]
 8013a04:	4626      	mov	r6, r4
 8013a06:	2e00      	cmp	r6, #0
 8013a08:	d140      	bne.n	8013a8c <_malloc_r+0xcc>
 8013a0a:	6823      	ldr	r3, [r4, #0]
 8013a0c:	4631      	mov	r1, r6
 8013a0e:	4638      	mov	r0, r7
 8013a10:	eb04 0803 	add.w	r8, r4, r3
 8013a14:	f000 fd1c 	bl	8014450 <_sbrk_r>
 8013a18:	4580      	cmp	r8, r0
 8013a1a:	d13a      	bne.n	8013a92 <_malloc_r+0xd2>
 8013a1c:	6821      	ldr	r1, [r4, #0]
 8013a1e:	3503      	adds	r5, #3
 8013a20:	1a6d      	subs	r5, r5, r1
 8013a22:	f025 0503 	bic.w	r5, r5, #3
 8013a26:	3508      	adds	r5, #8
 8013a28:	2d0c      	cmp	r5, #12
 8013a2a:	bf38      	it	cc
 8013a2c:	250c      	movcc	r5, #12
 8013a2e:	4629      	mov	r1, r5
 8013a30:	4638      	mov	r0, r7
 8013a32:	f7ff ffa5 	bl	8013980 <sbrk_aligned>
 8013a36:	3001      	adds	r0, #1
 8013a38:	d02b      	beq.n	8013a92 <_malloc_r+0xd2>
 8013a3a:	6823      	ldr	r3, [r4, #0]
 8013a3c:	442b      	add	r3, r5
 8013a3e:	6023      	str	r3, [r4, #0]
 8013a40:	e00e      	b.n	8013a60 <_malloc_r+0xa0>
 8013a42:	6822      	ldr	r2, [r4, #0]
 8013a44:	1b52      	subs	r2, r2, r5
 8013a46:	d41e      	bmi.n	8013a86 <_malloc_r+0xc6>
 8013a48:	2a0b      	cmp	r2, #11
 8013a4a:	d916      	bls.n	8013a7a <_malloc_r+0xba>
 8013a4c:	1961      	adds	r1, r4, r5
 8013a4e:	42a3      	cmp	r3, r4
 8013a50:	6025      	str	r5, [r4, #0]
 8013a52:	bf18      	it	ne
 8013a54:	6059      	strne	r1, [r3, #4]
 8013a56:	6863      	ldr	r3, [r4, #4]
 8013a58:	bf08      	it	eq
 8013a5a:	6031      	streq	r1, [r6, #0]
 8013a5c:	5162      	str	r2, [r4, r5]
 8013a5e:	604b      	str	r3, [r1, #4]
 8013a60:	4638      	mov	r0, r7
 8013a62:	f104 060b 	add.w	r6, r4, #11
 8013a66:	f002 ffa1 	bl	80169ac <__malloc_unlock>
 8013a6a:	f026 0607 	bic.w	r6, r6, #7
 8013a6e:	1d23      	adds	r3, r4, #4
 8013a70:	1af2      	subs	r2, r6, r3
 8013a72:	d0b6      	beq.n	80139e2 <_malloc_r+0x22>
 8013a74:	1b9b      	subs	r3, r3, r6
 8013a76:	50a3      	str	r3, [r4, r2]
 8013a78:	e7b3      	b.n	80139e2 <_malloc_r+0x22>
 8013a7a:	6862      	ldr	r2, [r4, #4]
 8013a7c:	42a3      	cmp	r3, r4
 8013a7e:	bf0c      	ite	eq
 8013a80:	6032      	streq	r2, [r6, #0]
 8013a82:	605a      	strne	r2, [r3, #4]
 8013a84:	e7ec      	b.n	8013a60 <_malloc_r+0xa0>
 8013a86:	4623      	mov	r3, r4
 8013a88:	6864      	ldr	r4, [r4, #4]
 8013a8a:	e7b2      	b.n	80139f2 <_malloc_r+0x32>
 8013a8c:	4634      	mov	r4, r6
 8013a8e:	6876      	ldr	r6, [r6, #4]
 8013a90:	e7b9      	b.n	8013a06 <_malloc_r+0x46>
 8013a92:	230c      	movs	r3, #12
 8013a94:	603b      	str	r3, [r7, #0]
 8013a96:	4638      	mov	r0, r7
 8013a98:	f002 ff88 	bl	80169ac <__malloc_unlock>
 8013a9c:	e7a1      	b.n	80139e2 <_malloc_r+0x22>
 8013a9e:	6025      	str	r5, [r4, #0]
 8013aa0:	e7de      	b.n	8013a60 <_malloc_r+0xa0>
 8013aa2:	bf00      	nop
 8013aa4:	20008394 	.word	0x20008394

08013aa8 <__cvt>:
 8013aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013aac:	ec55 4b10 	vmov	r4, r5, d0
 8013ab0:	2d00      	cmp	r5, #0
 8013ab2:	460e      	mov	r6, r1
 8013ab4:	4619      	mov	r1, r3
 8013ab6:	462b      	mov	r3, r5
 8013ab8:	bfbb      	ittet	lt
 8013aba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013abe:	461d      	movlt	r5, r3
 8013ac0:	2300      	movge	r3, #0
 8013ac2:	232d      	movlt	r3, #45	; 0x2d
 8013ac4:	700b      	strb	r3, [r1, #0]
 8013ac6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013ac8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013acc:	4691      	mov	r9, r2
 8013ace:	f023 0820 	bic.w	r8, r3, #32
 8013ad2:	bfbc      	itt	lt
 8013ad4:	4622      	movlt	r2, r4
 8013ad6:	4614      	movlt	r4, r2
 8013ad8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013adc:	d005      	beq.n	8013aea <__cvt+0x42>
 8013ade:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013ae2:	d100      	bne.n	8013ae6 <__cvt+0x3e>
 8013ae4:	3601      	adds	r6, #1
 8013ae6:	2102      	movs	r1, #2
 8013ae8:	e000      	b.n	8013aec <__cvt+0x44>
 8013aea:	2103      	movs	r1, #3
 8013aec:	ab03      	add	r3, sp, #12
 8013aee:	9301      	str	r3, [sp, #4]
 8013af0:	ab02      	add	r3, sp, #8
 8013af2:	9300      	str	r3, [sp, #0]
 8013af4:	ec45 4b10 	vmov	d0, r4, r5
 8013af8:	4653      	mov	r3, sl
 8013afa:	4632      	mov	r2, r6
 8013afc:	f001 fd00 	bl	8015500 <_dtoa_r>
 8013b00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013b04:	4607      	mov	r7, r0
 8013b06:	d102      	bne.n	8013b0e <__cvt+0x66>
 8013b08:	f019 0f01 	tst.w	r9, #1
 8013b0c:	d022      	beq.n	8013b54 <__cvt+0xac>
 8013b0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013b12:	eb07 0906 	add.w	r9, r7, r6
 8013b16:	d110      	bne.n	8013b3a <__cvt+0x92>
 8013b18:	783b      	ldrb	r3, [r7, #0]
 8013b1a:	2b30      	cmp	r3, #48	; 0x30
 8013b1c:	d10a      	bne.n	8013b34 <__cvt+0x8c>
 8013b1e:	2200      	movs	r2, #0
 8013b20:	2300      	movs	r3, #0
 8013b22:	4620      	mov	r0, r4
 8013b24:	4629      	mov	r1, r5
 8013b26:	f7ec ffdf 	bl	8000ae8 <__aeabi_dcmpeq>
 8013b2a:	b918      	cbnz	r0, 8013b34 <__cvt+0x8c>
 8013b2c:	f1c6 0601 	rsb	r6, r6, #1
 8013b30:	f8ca 6000 	str.w	r6, [sl]
 8013b34:	f8da 3000 	ldr.w	r3, [sl]
 8013b38:	4499      	add	r9, r3
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	4620      	mov	r0, r4
 8013b40:	4629      	mov	r1, r5
 8013b42:	f7ec ffd1 	bl	8000ae8 <__aeabi_dcmpeq>
 8013b46:	b108      	cbz	r0, 8013b4c <__cvt+0xa4>
 8013b48:	f8cd 900c 	str.w	r9, [sp, #12]
 8013b4c:	2230      	movs	r2, #48	; 0x30
 8013b4e:	9b03      	ldr	r3, [sp, #12]
 8013b50:	454b      	cmp	r3, r9
 8013b52:	d307      	bcc.n	8013b64 <__cvt+0xbc>
 8013b54:	9b03      	ldr	r3, [sp, #12]
 8013b56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013b58:	1bdb      	subs	r3, r3, r7
 8013b5a:	4638      	mov	r0, r7
 8013b5c:	6013      	str	r3, [r2, #0]
 8013b5e:	b004      	add	sp, #16
 8013b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b64:	1c59      	adds	r1, r3, #1
 8013b66:	9103      	str	r1, [sp, #12]
 8013b68:	701a      	strb	r2, [r3, #0]
 8013b6a:	e7f0      	b.n	8013b4e <__cvt+0xa6>

08013b6c <__exponent>:
 8013b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b6e:	4603      	mov	r3, r0
 8013b70:	2900      	cmp	r1, #0
 8013b72:	bfb8      	it	lt
 8013b74:	4249      	neglt	r1, r1
 8013b76:	f803 2b02 	strb.w	r2, [r3], #2
 8013b7a:	bfb4      	ite	lt
 8013b7c:	222d      	movlt	r2, #45	; 0x2d
 8013b7e:	222b      	movge	r2, #43	; 0x2b
 8013b80:	2909      	cmp	r1, #9
 8013b82:	7042      	strb	r2, [r0, #1]
 8013b84:	dd2a      	ble.n	8013bdc <__exponent+0x70>
 8013b86:	f10d 0407 	add.w	r4, sp, #7
 8013b8a:	46a4      	mov	ip, r4
 8013b8c:	270a      	movs	r7, #10
 8013b8e:	46a6      	mov	lr, r4
 8013b90:	460a      	mov	r2, r1
 8013b92:	fb91 f6f7 	sdiv	r6, r1, r7
 8013b96:	fb07 1516 	mls	r5, r7, r6, r1
 8013b9a:	3530      	adds	r5, #48	; 0x30
 8013b9c:	2a63      	cmp	r2, #99	; 0x63
 8013b9e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8013ba2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013ba6:	4631      	mov	r1, r6
 8013ba8:	dcf1      	bgt.n	8013b8e <__exponent+0x22>
 8013baa:	3130      	adds	r1, #48	; 0x30
 8013bac:	f1ae 0502 	sub.w	r5, lr, #2
 8013bb0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013bb4:	1c44      	adds	r4, r0, #1
 8013bb6:	4629      	mov	r1, r5
 8013bb8:	4561      	cmp	r1, ip
 8013bba:	d30a      	bcc.n	8013bd2 <__exponent+0x66>
 8013bbc:	f10d 0209 	add.w	r2, sp, #9
 8013bc0:	eba2 020e 	sub.w	r2, r2, lr
 8013bc4:	4565      	cmp	r5, ip
 8013bc6:	bf88      	it	hi
 8013bc8:	2200      	movhi	r2, #0
 8013bca:	4413      	add	r3, r2
 8013bcc:	1a18      	subs	r0, r3, r0
 8013bce:	b003      	add	sp, #12
 8013bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013bd6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8013bda:	e7ed      	b.n	8013bb8 <__exponent+0x4c>
 8013bdc:	2330      	movs	r3, #48	; 0x30
 8013bde:	3130      	adds	r1, #48	; 0x30
 8013be0:	7083      	strb	r3, [r0, #2]
 8013be2:	70c1      	strb	r1, [r0, #3]
 8013be4:	1d03      	adds	r3, r0, #4
 8013be6:	e7f1      	b.n	8013bcc <__exponent+0x60>

08013be8 <_printf_float>:
 8013be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bec:	ed2d 8b02 	vpush	{d8}
 8013bf0:	b08d      	sub	sp, #52	; 0x34
 8013bf2:	460c      	mov	r4, r1
 8013bf4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013bf8:	4616      	mov	r6, r2
 8013bfa:	461f      	mov	r7, r3
 8013bfc:	4605      	mov	r5, r0
 8013bfe:	f002 fe9f 	bl	8016940 <_localeconv_r>
 8013c02:	f8d0 a000 	ldr.w	sl, [r0]
 8013c06:	4650      	mov	r0, sl
 8013c08:	f7ec faec 	bl	80001e4 <strlen>
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	930a      	str	r3, [sp, #40]	; 0x28
 8013c10:	6823      	ldr	r3, [r4, #0]
 8013c12:	9305      	str	r3, [sp, #20]
 8013c14:	f8d8 3000 	ldr.w	r3, [r8]
 8013c18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013c1c:	3307      	adds	r3, #7
 8013c1e:	f023 0307 	bic.w	r3, r3, #7
 8013c22:	f103 0208 	add.w	r2, r3, #8
 8013c26:	f8c8 2000 	str.w	r2, [r8]
 8013c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c2e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013c32:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013c36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013c3a:	9307      	str	r3, [sp, #28]
 8013c3c:	f8cd 8018 	str.w	r8, [sp, #24]
 8013c40:	ee08 0a10 	vmov	s16, r0
 8013c44:	4b9f      	ldr	r3, [pc, #636]	; (8013ec4 <_printf_float+0x2dc>)
 8013c46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013c4e:	f7ec ff7d 	bl	8000b4c <__aeabi_dcmpun>
 8013c52:	bb88      	cbnz	r0, 8013cb8 <_printf_float+0xd0>
 8013c54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c58:	4b9a      	ldr	r3, [pc, #616]	; (8013ec4 <_printf_float+0x2dc>)
 8013c5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013c5e:	f7ec ff57 	bl	8000b10 <__aeabi_dcmple>
 8013c62:	bb48      	cbnz	r0, 8013cb8 <_printf_float+0xd0>
 8013c64:	2200      	movs	r2, #0
 8013c66:	2300      	movs	r3, #0
 8013c68:	4640      	mov	r0, r8
 8013c6a:	4649      	mov	r1, r9
 8013c6c:	f7ec ff46 	bl	8000afc <__aeabi_dcmplt>
 8013c70:	b110      	cbz	r0, 8013c78 <_printf_float+0x90>
 8013c72:	232d      	movs	r3, #45	; 0x2d
 8013c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013c78:	4b93      	ldr	r3, [pc, #588]	; (8013ec8 <_printf_float+0x2e0>)
 8013c7a:	4894      	ldr	r0, [pc, #592]	; (8013ecc <_printf_float+0x2e4>)
 8013c7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013c80:	bf94      	ite	ls
 8013c82:	4698      	movls	r8, r3
 8013c84:	4680      	movhi	r8, r0
 8013c86:	2303      	movs	r3, #3
 8013c88:	6123      	str	r3, [r4, #16]
 8013c8a:	9b05      	ldr	r3, [sp, #20]
 8013c8c:	f023 0204 	bic.w	r2, r3, #4
 8013c90:	6022      	str	r2, [r4, #0]
 8013c92:	f04f 0900 	mov.w	r9, #0
 8013c96:	9700      	str	r7, [sp, #0]
 8013c98:	4633      	mov	r3, r6
 8013c9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8013c9c:	4621      	mov	r1, r4
 8013c9e:	4628      	mov	r0, r5
 8013ca0:	f000 f9d8 	bl	8014054 <_printf_common>
 8013ca4:	3001      	adds	r0, #1
 8013ca6:	f040 8090 	bne.w	8013dca <_printf_float+0x1e2>
 8013caa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013cae:	b00d      	add	sp, #52	; 0x34
 8013cb0:	ecbd 8b02 	vpop	{d8}
 8013cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cb8:	4642      	mov	r2, r8
 8013cba:	464b      	mov	r3, r9
 8013cbc:	4640      	mov	r0, r8
 8013cbe:	4649      	mov	r1, r9
 8013cc0:	f7ec ff44 	bl	8000b4c <__aeabi_dcmpun>
 8013cc4:	b140      	cbz	r0, 8013cd8 <_printf_float+0xf0>
 8013cc6:	464b      	mov	r3, r9
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	bfbc      	itt	lt
 8013ccc:	232d      	movlt	r3, #45	; 0x2d
 8013cce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013cd2:	487f      	ldr	r0, [pc, #508]	; (8013ed0 <_printf_float+0x2e8>)
 8013cd4:	4b7f      	ldr	r3, [pc, #508]	; (8013ed4 <_printf_float+0x2ec>)
 8013cd6:	e7d1      	b.n	8013c7c <_printf_float+0x94>
 8013cd8:	6863      	ldr	r3, [r4, #4]
 8013cda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013cde:	9206      	str	r2, [sp, #24]
 8013ce0:	1c5a      	adds	r2, r3, #1
 8013ce2:	d13f      	bne.n	8013d64 <_printf_float+0x17c>
 8013ce4:	2306      	movs	r3, #6
 8013ce6:	6063      	str	r3, [r4, #4]
 8013ce8:	9b05      	ldr	r3, [sp, #20]
 8013cea:	6861      	ldr	r1, [r4, #4]
 8013cec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013cf0:	2300      	movs	r3, #0
 8013cf2:	9303      	str	r3, [sp, #12]
 8013cf4:	ab0a      	add	r3, sp, #40	; 0x28
 8013cf6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013cfa:	ab09      	add	r3, sp, #36	; 0x24
 8013cfc:	ec49 8b10 	vmov	d0, r8, r9
 8013d00:	9300      	str	r3, [sp, #0]
 8013d02:	6022      	str	r2, [r4, #0]
 8013d04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013d08:	4628      	mov	r0, r5
 8013d0a:	f7ff fecd 	bl	8013aa8 <__cvt>
 8013d0e:	9b06      	ldr	r3, [sp, #24]
 8013d10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013d12:	2b47      	cmp	r3, #71	; 0x47
 8013d14:	4680      	mov	r8, r0
 8013d16:	d108      	bne.n	8013d2a <_printf_float+0x142>
 8013d18:	1cc8      	adds	r0, r1, #3
 8013d1a:	db02      	blt.n	8013d22 <_printf_float+0x13a>
 8013d1c:	6863      	ldr	r3, [r4, #4]
 8013d1e:	4299      	cmp	r1, r3
 8013d20:	dd41      	ble.n	8013da6 <_printf_float+0x1be>
 8013d22:	f1ab 0b02 	sub.w	fp, fp, #2
 8013d26:	fa5f fb8b 	uxtb.w	fp, fp
 8013d2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013d2e:	d820      	bhi.n	8013d72 <_printf_float+0x18a>
 8013d30:	3901      	subs	r1, #1
 8013d32:	465a      	mov	r2, fp
 8013d34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013d38:	9109      	str	r1, [sp, #36]	; 0x24
 8013d3a:	f7ff ff17 	bl	8013b6c <__exponent>
 8013d3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013d40:	1813      	adds	r3, r2, r0
 8013d42:	2a01      	cmp	r2, #1
 8013d44:	4681      	mov	r9, r0
 8013d46:	6123      	str	r3, [r4, #16]
 8013d48:	dc02      	bgt.n	8013d50 <_printf_float+0x168>
 8013d4a:	6822      	ldr	r2, [r4, #0]
 8013d4c:	07d2      	lsls	r2, r2, #31
 8013d4e:	d501      	bpl.n	8013d54 <_printf_float+0x16c>
 8013d50:	3301      	adds	r3, #1
 8013d52:	6123      	str	r3, [r4, #16]
 8013d54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d09c      	beq.n	8013c96 <_printf_float+0xae>
 8013d5c:	232d      	movs	r3, #45	; 0x2d
 8013d5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013d62:	e798      	b.n	8013c96 <_printf_float+0xae>
 8013d64:	9a06      	ldr	r2, [sp, #24]
 8013d66:	2a47      	cmp	r2, #71	; 0x47
 8013d68:	d1be      	bne.n	8013ce8 <_printf_float+0x100>
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d1bc      	bne.n	8013ce8 <_printf_float+0x100>
 8013d6e:	2301      	movs	r3, #1
 8013d70:	e7b9      	b.n	8013ce6 <_printf_float+0xfe>
 8013d72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013d76:	d118      	bne.n	8013daa <_printf_float+0x1c2>
 8013d78:	2900      	cmp	r1, #0
 8013d7a:	6863      	ldr	r3, [r4, #4]
 8013d7c:	dd0b      	ble.n	8013d96 <_printf_float+0x1ae>
 8013d7e:	6121      	str	r1, [r4, #16]
 8013d80:	b913      	cbnz	r3, 8013d88 <_printf_float+0x1a0>
 8013d82:	6822      	ldr	r2, [r4, #0]
 8013d84:	07d0      	lsls	r0, r2, #31
 8013d86:	d502      	bpl.n	8013d8e <_printf_float+0x1a6>
 8013d88:	3301      	adds	r3, #1
 8013d8a:	440b      	add	r3, r1
 8013d8c:	6123      	str	r3, [r4, #16]
 8013d8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8013d90:	f04f 0900 	mov.w	r9, #0
 8013d94:	e7de      	b.n	8013d54 <_printf_float+0x16c>
 8013d96:	b913      	cbnz	r3, 8013d9e <_printf_float+0x1b6>
 8013d98:	6822      	ldr	r2, [r4, #0]
 8013d9a:	07d2      	lsls	r2, r2, #31
 8013d9c:	d501      	bpl.n	8013da2 <_printf_float+0x1ba>
 8013d9e:	3302      	adds	r3, #2
 8013da0:	e7f4      	b.n	8013d8c <_printf_float+0x1a4>
 8013da2:	2301      	movs	r3, #1
 8013da4:	e7f2      	b.n	8013d8c <_printf_float+0x1a4>
 8013da6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013dac:	4299      	cmp	r1, r3
 8013dae:	db05      	blt.n	8013dbc <_printf_float+0x1d4>
 8013db0:	6823      	ldr	r3, [r4, #0]
 8013db2:	6121      	str	r1, [r4, #16]
 8013db4:	07d8      	lsls	r0, r3, #31
 8013db6:	d5ea      	bpl.n	8013d8e <_printf_float+0x1a6>
 8013db8:	1c4b      	adds	r3, r1, #1
 8013dba:	e7e7      	b.n	8013d8c <_printf_float+0x1a4>
 8013dbc:	2900      	cmp	r1, #0
 8013dbe:	bfd4      	ite	le
 8013dc0:	f1c1 0202 	rsble	r2, r1, #2
 8013dc4:	2201      	movgt	r2, #1
 8013dc6:	4413      	add	r3, r2
 8013dc8:	e7e0      	b.n	8013d8c <_printf_float+0x1a4>
 8013dca:	6823      	ldr	r3, [r4, #0]
 8013dcc:	055a      	lsls	r2, r3, #21
 8013dce:	d407      	bmi.n	8013de0 <_printf_float+0x1f8>
 8013dd0:	6923      	ldr	r3, [r4, #16]
 8013dd2:	4642      	mov	r2, r8
 8013dd4:	4631      	mov	r1, r6
 8013dd6:	4628      	mov	r0, r5
 8013dd8:	47b8      	blx	r7
 8013dda:	3001      	adds	r0, #1
 8013ddc:	d12c      	bne.n	8013e38 <_printf_float+0x250>
 8013dde:	e764      	b.n	8013caa <_printf_float+0xc2>
 8013de0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013de4:	f240 80e0 	bls.w	8013fa8 <_printf_float+0x3c0>
 8013de8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013dec:	2200      	movs	r2, #0
 8013dee:	2300      	movs	r3, #0
 8013df0:	f7ec fe7a 	bl	8000ae8 <__aeabi_dcmpeq>
 8013df4:	2800      	cmp	r0, #0
 8013df6:	d034      	beq.n	8013e62 <_printf_float+0x27a>
 8013df8:	4a37      	ldr	r2, [pc, #220]	; (8013ed8 <_printf_float+0x2f0>)
 8013dfa:	2301      	movs	r3, #1
 8013dfc:	4631      	mov	r1, r6
 8013dfe:	4628      	mov	r0, r5
 8013e00:	47b8      	blx	r7
 8013e02:	3001      	adds	r0, #1
 8013e04:	f43f af51 	beq.w	8013caa <_printf_float+0xc2>
 8013e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013e0c:	429a      	cmp	r2, r3
 8013e0e:	db02      	blt.n	8013e16 <_printf_float+0x22e>
 8013e10:	6823      	ldr	r3, [r4, #0]
 8013e12:	07d8      	lsls	r0, r3, #31
 8013e14:	d510      	bpl.n	8013e38 <_printf_float+0x250>
 8013e16:	ee18 3a10 	vmov	r3, s16
 8013e1a:	4652      	mov	r2, sl
 8013e1c:	4631      	mov	r1, r6
 8013e1e:	4628      	mov	r0, r5
 8013e20:	47b8      	blx	r7
 8013e22:	3001      	adds	r0, #1
 8013e24:	f43f af41 	beq.w	8013caa <_printf_float+0xc2>
 8013e28:	f04f 0800 	mov.w	r8, #0
 8013e2c:	f104 091a 	add.w	r9, r4, #26
 8013e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e32:	3b01      	subs	r3, #1
 8013e34:	4543      	cmp	r3, r8
 8013e36:	dc09      	bgt.n	8013e4c <_printf_float+0x264>
 8013e38:	6823      	ldr	r3, [r4, #0]
 8013e3a:	079b      	lsls	r3, r3, #30
 8013e3c:	f100 8105 	bmi.w	801404a <_printf_float+0x462>
 8013e40:	68e0      	ldr	r0, [r4, #12]
 8013e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e44:	4298      	cmp	r0, r3
 8013e46:	bfb8      	it	lt
 8013e48:	4618      	movlt	r0, r3
 8013e4a:	e730      	b.n	8013cae <_printf_float+0xc6>
 8013e4c:	2301      	movs	r3, #1
 8013e4e:	464a      	mov	r2, r9
 8013e50:	4631      	mov	r1, r6
 8013e52:	4628      	mov	r0, r5
 8013e54:	47b8      	blx	r7
 8013e56:	3001      	adds	r0, #1
 8013e58:	f43f af27 	beq.w	8013caa <_printf_float+0xc2>
 8013e5c:	f108 0801 	add.w	r8, r8, #1
 8013e60:	e7e6      	b.n	8013e30 <_printf_float+0x248>
 8013e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	dc39      	bgt.n	8013edc <_printf_float+0x2f4>
 8013e68:	4a1b      	ldr	r2, [pc, #108]	; (8013ed8 <_printf_float+0x2f0>)
 8013e6a:	2301      	movs	r3, #1
 8013e6c:	4631      	mov	r1, r6
 8013e6e:	4628      	mov	r0, r5
 8013e70:	47b8      	blx	r7
 8013e72:	3001      	adds	r0, #1
 8013e74:	f43f af19 	beq.w	8013caa <_printf_float+0xc2>
 8013e78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013e7c:	4313      	orrs	r3, r2
 8013e7e:	d102      	bne.n	8013e86 <_printf_float+0x29e>
 8013e80:	6823      	ldr	r3, [r4, #0]
 8013e82:	07d9      	lsls	r1, r3, #31
 8013e84:	d5d8      	bpl.n	8013e38 <_printf_float+0x250>
 8013e86:	ee18 3a10 	vmov	r3, s16
 8013e8a:	4652      	mov	r2, sl
 8013e8c:	4631      	mov	r1, r6
 8013e8e:	4628      	mov	r0, r5
 8013e90:	47b8      	blx	r7
 8013e92:	3001      	adds	r0, #1
 8013e94:	f43f af09 	beq.w	8013caa <_printf_float+0xc2>
 8013e98:	f04f 0900 	mov.w	r9, #0
 8013e9c:	f104 0a1a 	add.w	sl, r4, #26
 8013ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ea2:	425b      	negs	r3, r3
 8013ea4:	454b      	cmp	r3, r9
 8013ea6:	dc01      	bgt.n	8013eac <_printf_float+0x2c4>
 8013ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eaa:	e792      	b.n	8013dd2 <_printf_float+0x1ea>
 8013eac:	2301      	movs	r3, #1
 8013eae:	4652      	mov	r2, sl
 8013eb0:	4631      	mov	r1, r6
 8013eb2:	4628      	mov	r0, r5
 8013eb4:	47b8      	blx	r7
 8013eb6:	3001      	adds	r0, #1
 8013eb8:	f43f aef7 	beq.w	8013caa <_printf_float+0xc2>
 8013ebc:	f109 0901 	add.w	r9, r9, #1
 8013ec0:	e7ee      	b.n	8013ea0 <_printf_float+0x2b8>
 8013ec2:	bf00      	nop
 8013ec4:	7fefffff 	.word	0x7fefffff
 8013ec8:	08019c20 	.word	0x08019c20
 8013ecc:	08019c24 	.word	0x08019c24
 8013ed0:	08019c2c 	.word	0x08019c2c
 8013ed4:	08019c28 	.word	0x08019c28
 8013ed8:	08019c30 	.word	0x08019c30
 8013edc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013ede:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013ee0:	429a      	cmp	r2, r3
 8013ee2:	bfa8      	it	ge
 8013ee4:	461a      	movge	r2, r3
 8013ee6:	2a00      	cmp	r2, #0
 8013ee8:	4691      	mov	r9, r2
 8013eea:	dc37      	bgt.n	8013f5c <_printf_float+0x374>
 8013eec:	f04f 0b00 	mov.w	fp, #0
 8013ef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013ef4:	f104 021a 	add.w	r2, r4, #26
 8013ef8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013efa:	9305      	str	r3, [sp, #20]
 8013efc:	eba3 0309 	sub.w	r3, r3, r9
 8013f00:	455b      	cmp	r3, fp
 8013f02:	dc33      	bgt.n	8013f6c <_printf_float+0x384>
 8013f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f08:	429a      	cmp	r2, r3
 8013f0a:	db3b      	blt.n	8013f84 <_printf_float+0x39c>
 8013f0c:	6823      	ldr	r3, [r4, #0]
 8013f0e:	07da      	lsls	r2, r3, #31
 8013f10:	d438      	bmi.n	8013f84 <_printf_float+0x39c>
 8013f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f14:	9a05      	ldr	r2, [sp, #20]
 8013f16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013f18:	1a9a      	subs	r2, r3, r2
 8013f1a:	eba3 0901 	sub.w	r9, r3, r1
 8013f1e:	4591      	cmp	r9, r2
 8013f20:	bfa8      	it	ge
 8013f22:	4691      	movge	r9, r2
 8013f24:	f1b9 0f00 	cmp.w	r9, #0
 8013f28:	dc35      	bgt.n	8013f96 <_printf_float+0x3ae>
 8013f2a:	f04f 0800 	mov.w	r8, #0
 8013f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013f32:	f104 0a1a 	add.w	sl, r4, #26
 8013f36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f3a:	1a9b      	subs	r3, r3, r2
 8013f3c:	eba3 0309 	sub.w	r3, r3, r9
 8013f40:	4543      	cmp	r3, r8
 8013f42:	f77f af79 	ble.w	8013e38 <_printf_float+0x250>
 8013f46:	2301      	movs	r3, #1
 8013f48:	4652      	mov	r2, sl
 8013f4a:	4631      	mov	r1, r6
 8013f4c:	4628      	mov	r0, r5
 8013f4e:	47b8      	blx	r7
 8013f50:	3001      	adds	r0, #1
 8013f52:	f43f aeaa 	beq.w	8013caa <_printf_float+0xc2>
 8013f56:	f108 0801 	add.w	r8, r8, #1
 8013f5a:	e7ec      	b.n	8013f36 <_printf_float+0x34e>
 8013f5c:	4613      	mov	r3, r2
 8013f5e:	4631      	mov	r1, r6
 8013f60:	4642      	mov	r2, r8
 8013f62:	4628      	mov	r0, r5
 8013f64:	47b8      	blx	r7
 8013f66:	3001      	adds	r0, #1
 8013f68:	d1c0      	bne.n	8013eec <_printf_float+0x304>
 8013f6a:	e69e      	b.n	8013caa <_printf_float+0xc2>
 8013f6c:	2301      	movs	r3, #1
 8013f6e:	4631      	mov	r1, r6
 8013f70:	4628      	mov	r0, r5
 8013f72:	9205      	str	r2, [sp, #20]
 8013f74:	47b8      	blx	r7
 8013f76:	3001      	adds	r0, #1
 8013f78:	f43f ae97 	beq.w	8013caa <_printf_float+0xc2>
 8013f7c:	9a05      	ldr	r2, [sp, #20]
 8013f7e:	f10b 0b01 	add.w	fp, fp, #1
 8013f82:	e7b9      	b.n	8013ef8 <_printf_float+0x310>
 8013f84:	ee18 3a10 	vmov	r3, s16
 8013f88:	4652      	mov	r2, sl
 8013f8a:	4631      	mov	r1, r6
 8013f8c:	4628      	mov	r0, r5
 8013f8e:	47b8      	blx	r7
 8013f90:	3001      	adds	r0, #1
 8013f92:	d1be      	bne.n	8013f12 <_printf_float+0x32a>
 8013f94:	e689      	b.n	8013caa <_printf_float+0xc2>
 8013f96:	9a05      	ldr	r2, [sp, #20]
 8013f98:	464b      	mov	r3, r9
 8013f9a:	4442      	add	r2, r8
 8013f9c:	4631      	mov	r1, r6
 8013f9e:	4628      	mov	r0, r5
 8013fa0:	47b8      	blx	r7
 8013fa2:	3001      	adds	r0, #1
 8013fa4:	d1c1      	bne.n	8013f2a <_printf_float+0x342>
 8013fa6:	e680      	b.n	8013caa <_printf_float+0xc2>
 8013fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013faa:	2a01      	cmp	r2, #1
 8013fac:	dc01      	bgt.n	8013fb2 <_printf_float+0x3ca>
 8013fae:	07db      	lsls	r3, r3, #31
 8013fb0:	d538      	bpl.n	8014024 <_printf_float+0x43c>
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	4642      	mov	r2, r8
 8013fb6:	4631      	mov	r1, r6
 8013fb8:	4628      	mov	r0, r5
 8013fba:	47b8      	blx	r7
 8013fbc:	3001      	adds	r0, #1
 8013fbe:	f43f ae74 	beq.w	8013caa <_printf_float+0xc2>
 8013fc2:	ee18 3a10 	vmov	r3, s16
 8013fc6:	4652      	mov	r2, sl
 8013fc8:	4631      	mov	r1, r6
 8013fca:	4628      	mov	r0, r5
 8013fcc:	47b8      	blx	r7
 8013fce:	3001      	adds	r0, #1
 8013fd0:	f43f ae6b 	beq.w	8013caa <_printf_float+0xc2>
 8013fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013fd8:	2200      	movs	r2, #0
 8013fda:	2300      	movs	r3, #0
 8013fdc:	f7ec fd84 	bl	8000ae8 <__aeabi_dcmpeq>
 8013fe0:	b9d8      	cbnz	r0, 801401a <_printf_float+0x432>
 8013fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013fe4:	f108 0201 	add.w	r2, r8, #1
 8013fe8:	3b01      	subs	r3, #1
 8013fea:	4631      	mov	r1, r6
 8013fec:	4628      	mov	r0, r5
 8013fee:	47b8      	blx	r7
 8013ff0:	3001      	adds	r0, #1
 8013ff2:	d10e      	bne.n	8014012 <_printf_float+0x42a>
 8013ff4:	e659      	b.n	8013caa <_printf_float+0xc2>
 8013ff6:	2301      	movs	r3, #1
 8013ff8:	4652      	mov	r2, sl
 8013ffa:	4631      	mov	r1, r6
 8013ffc:	4628      	mov	r0, r5
 8013ffe:	47b8      	blx	r7
 8014000:	3001      	adds	r0, #1
 8014002:	f43f ae52 	beq.w	8013caa <_printf_float+0xc2>
 8014006:	f108 0801 	add.w	r8, r8, #1
 801400a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801400c:	3b01      	subs	r3, #1
 801400e:	4543      	cmp	r3, r8
 8014010:	dcf1      	bgt.n	8013ff6 <_printf_float+0x40e>
 8014012:	464b      	mov	r3, r9
 8014014:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014018:	e6dc      	b.n	8013dd4 <_printf_float+0x1ec>
 801401a:	f04f 0800 	mov.w	r8, #0
 801401e:	f104 0a1a 	add.w	sl, r4, #26
 8014022:	e7f2      	b.n	801400a <_printf_float+0x422>
 8014024:	2301      	movs	r3, #1
 8014026:	4642      	mov	r2, r8
 8014028:	e7df      	b.n	8013fea <_printf_float+0x402>
 801402a:	2301      	movs	r3, #1
 801402c:	464a      	mov	r2, r9
 801402e:	4631      	mov	r1, r6
 8014030:	4628      	mov	r0, r5
 8014032:	47b8      	blx	r7
 8014034:	3001      	adds	r0, #1
 8014036:	f43f ae38 	beq.w	8013caa <_printf_float+0xc2>
 801403a:	f108 0801 	add.w	r8, r8, #1
 801403e:	68e3      	ldr	r3, [r4, #12]
 8014040:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014042:	1a5b      	subs	r3, r3, r1
 8014044:	4543      	cmp	r3, r8
 8014046:	dcf0      	bgt.n	801402a <_printf_float+0x442>
 8014048:	e6fa      	b.n	8013e40 <_printf_float+0x258>
 801404a:	f04f 0800 	mov.w	r8, #0
 801404e:	f104 0919 	add.w	r9, r4, #25
 8014052:	e7f4      	b.n	801403e <_printf_float+0x456>

08014054 <_printf_common>:
 8014054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014058:	4616      	mov	r6, r2
 801405a:	4699      	mov	r9, r3
 801405c:	688a      	ldr	r2, [r1, #8]
 801405e:	690b      	ldr	r3, [r1, #16]
 8014060:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014064:	4293      	cmp	r3, r2
 8014066:	bfb8      	it	lt
 8014068:	4613      	movlt	r3, r2
 801406a:	6033      	str	r3, [r6, #0]
 801406c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014070:	4607      	mov	r7, r0
 8014072:	460c      	mov	r4, r1
 8014074:	b10a      	cbz	r2, 801407a <_printf_common+0x26>
 8014076:	3301      	adds	r3, #1
 8014078:	6033      	str	r3, [r6, #0]
 801407a:	6823      	ldr	r3, [r4, #0]
 801407c:	0699      	lsls	r1, r3, #26
 801407e:	bf42      	ittt	mi
 8014080:	6833      	ldrmi	r3, [r6, #0]
 8014082:	3302      	addmi	r3, #2
 8014084:	6033      	strmi	r3, [r6, #0]
 8014086:	6825      	ldr	r5, [r4, #0]
 8014088:	f015 0506 	ands.w	r5, r5, #6
 801408c:	d106      	bne.n	801409c <_printf_common+0x48>
 801408e:	f104 0a19 	add.w	sl, r4, #25
 8014092:	68e3      	ldr	r3, [r4, #12]
 8014094:	6832      	ldr	r2, [r6, #0]
 8014096:	1a9b      	subs	r3, r3, r2
 8014098:	42ab      	cmp	r3, r5
 801409a:	dc26      	bgt.n	80140ea <_printf_common+0x96>
 801409c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80140a0:	1e13      	subs	r3, r2, #0
 80140a2:	6822      	ldr	r2, [r4, #0]
 80140a4:	bf18      	it	ne
 80140a6:	2301      	movne	r3, #1
 80140a8:	0692      	lsls	r2, r2, #26
 80140aa:	d42b      	bmi.n	8014104 <_printf_common+0xb0>
 80140ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80140b0:	4649      	mov	r1, r9
 80140b2:	4638      	mov	r0, r7
 80140b4:	47c0      	blx	r8
 80140b6:	3001      	adds	r0, #1
 80140b8:	d01e      	beq.n	80140f8 <_printf_common+0xa4>
 80140ba:	6823      	ldr	r3, [r4, #0]
 80140bc:	68e5      	ldr	r5, [r4, #12]
 80140be:	6832      	ldr	r2, [r6, #0]
 80140c0:	f003 0306 	and.w	r3, r3, #6
 80140c4:	2b04      	cmp	r3, #4
 80140c6:	bf08      	it	eq
 80140c8:	1aad      	subeq	r5, r5, r2
 80140ca:	68a3      	ldr	r3, [r4, #8]
 80140cc:	6922      	ldr	r2, [r4, #16]
 80140ce:	bf0c      	ite	eq
 80140d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80140d4:	2500      	movne	r5, #0
 80140d6:	4293      	cmp	r3, r2
 80140d8:	bfc4      	itt	gt
 80140da:	1a9b      	subgt	r3, r3, r2
 80140dc:	18ed      	addgt	r5, r5, r3
 80140de:	2600      	movs	r6, #0
 80140e0:	341a      	adds	r4, #26
 80140e2:	42b5      	cmp	r5, r6
 80140e4:	d11a      	bne.n	801411c <_printf_common+0xc8>
 80140e6:	2000      	movs	r0, #0
 80140e8:	e008      	b.n	80140fc <_printf_common+0xa8>
 80140ea:	2301      	movs	r3, #1
 80140ec:	4652      	mov	r2, sl
 80140ee:	4649      	mov	r1, r9
 80140f0:	4638      	mov	r0, r7
 80140f2:	47c0      	blx	r8
 80140f4:	3001      	adds	r0, #1
 80140f6:	d103      	bne.n	8014100 <_printf_common+0xac>
 80140f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80140fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014100:	3501      	adds	r5, #1
 8014102:	e7c6      	b.n	8014092 <_printf_common+0x3e>
 8014104:	18e1      	adds	r1, r4, r3
 8014106:	1c5a      	adds	r2, r3, #1
 8014108:	2030      	movs	r0, #48	; 0x30
 801410a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801410e:	4422      	add	r2, r4
 8014110:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014114:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014118:	3302      	adds	r3, #2
 801411a:	e7c7      	b.n	80140ac <_printf_common+0x58>
 801411c:	2301      	movs	r3, #1
 801411e:	4622      	mov	r2, r4
 8014120:	4649      	mov	r1, r9
 8014122:	4638      	mov	r0, r7
 8014124:	47c0      	blx	r8
 8014126:	3001      	adds	r0, #1
 8014128:	d0e6      	beq.n	80140f8 <_printf_common+0xa4>
 801412a:	3601      	adds	r6, #1
 801412c:	e7d9      	b.n	80140e2 <_printf_common+0x8e>
	...

08014130 <_printf_i>:
 8014130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014134:	7e0f      	ldrb	r7, [r1, #24]
 8014136:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014138:	2f78      	cmp	r7, #120	; 0x78
 801413a:	4691      	mov	r9, r2
 801413c:	4680      	mov	r8, r0
 801413e:	460c      	mov	r4, r1
 8014140:	469a      	mov	sl, r3
 8014142:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014146:	d807      	bhi.n	8014158 <_printf_i+0x28>
 8014148:	2f62      	cmp	r7, #98	; 0x62
 801414a:	d80a      	bhi.n	8014162 <_printf_i+0x32>
 801414c:	2f00      	cmp	r7, #0
 801414e:	f000 80d8 	beq.w	8014302 <_printf_i+0x1d2>
 8014152:	2f58      	cmp	r7, #88	; 0x58
 8014154:	f000 80a3 	beq.w	801429e <_printf_i+0x16e>
 8014158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801415c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014160:	e03a      	b.n	80141d8 <_printf_i+0xa8>
 8014162:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014166:	2b15      	cmp	r3, #21
 8014168:	d8f6      	bhi.n	8014158 <_printf_i+0x28>
 801416a:	a101      	add	r1, pc, #4	; (adr r1, 8014170 <_printf_i+0x40>)
 801416c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014170:	080141c9 	.word	0x080141c9
 8014174:	080141dd 	.word	0x080141dd
 8014178:	08014159 	.word	0x08014159
 801417c:	08014159 	.word	0x08014159
 8014180:	08014159 	.word	0x08014159
 8014184:	08014159 	.word	0x08014159
 8014188:	080141dd 	.word	0x080141dd
 801418c:	08014159 	.word	0x08014159
 8014190:	08014159 	.word	0x08014159
 8014194:	08014159 	.word	0x08014159
 8014198:	08014159 	.word	0x08014159
 801419c:	080142e9 	.word	0x080142e9
 80141a0:	0801420d 	.word	0x0801420d
 80141a4:	080142cb 	.word	0x080142cb
 80141a8:	08014159 	.word	0x08014159
 80141ac:	08014159 	.word	0x08014159
 80141b0:	0801430b 	.word	0x0801430b
 80141b4:	08014159 	.word	0x08014159
 80141b8:	0801420d 	.word	0x0801420d
 80141bc:	08014159 	.word	0x08014159
 80141c0:	08014159 	.word	0x08014159
 80141c4:	080142d3 	.word	0x080142d3
 80141c8:	682b      	ldr	r3, [r5, #0]
 80141ca:	1d1a      	adds	r2, r3, #4
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	602a      	str	r2, [r5, #0]
 80141d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80141d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80141d8:	2301      	movs	r3, #1
 80141da:	e0a3      	b.n	8014324 <_printf_i+0x1f4>
 80141dc:	6820      	ldr	r0, [r4, #0]
 80141de:	6829      	ldr	r1, [r5, #0]
 80141e0:	0606      	lsls	r6, r0, #24
 80141e2:	f101 0304 	add.w	r3, r1, #4
 80141e6:	d50a      	bpl.n	80141fe <_printf_i+0xce>
 80141e8:	680e      	ldr	r6, [r1, #0]
 80141ea:	602b      	str	r3, [r5, #0]
 80141ec:	2e00      	cmp	r6, #0
 80141ee:	da03      	bge.n	80141f8 <_printf_i+0xc8>
 80141f0:	232d      	movs	r3, #45	; 0x2d
 80141f2:	4276      	negs	r6, r6
 80141f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80141f8:	485e      	ldr	r0, [pc, #376]	; (8014374 <_printf_i+0x244>)
 80141fa:	230a      	movs	r3, #10
 80141fc:	e019      	b.n	8014232 <_printf_i+0x102>
 80141fe:	680e      	ldr	r6, [r1, #0]
 8014200:	602b      	str	r3, [r5, #0]
 8014202:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014206:	bf18      	it	ne
 8014208:	b236      	sxthne	r6, r6
 801420a:	e7ef      	b.n	80141ec <_printf_i+0xbc>
 801420c:	682b      	ldr	r3, [r5, #0]
 801420e:	6820      	ldr	r0, [r4, #0]
 8014210:	1d19      	adds	r1, r3, #4
 8014212:	6029      	str	r1, [r5, #0]
 8014214:	0601      	lsls	r1, r0, #24
 8014216:	d501      	bpl.n	801421c <_printf_i+0xec>
 8014218:	681e      	ldr	r6, [r3, #0]
 801421a:	e002      	b.n	8014222 <_printf_i+0xf2>
 801421c:	0646      	lsls	r6, r0, #25
 801421e:	d5fb      	bpl.n	8014218 <_printf_i+0xe8>
 8014220:	881e      	ldrh	r6, [r3, #0]
 8014222:	4854      	ldr	r0, [pc, #336]	; (8014374 <_printf_i+0x244>)
 8014224:	2f6f      	cmp	r7, #111	; 0x6f
 8014226:	bf0c      	ite	eq
 8014228:	2308      	moveq	r3, #8
 801422a:	230a      	movne	r3, #10
 801422c:	2100      	movs	r1, #0
 801422e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014232:	6865      	ldr	r5, [r4, #4]
 8014234:	60a5      	str	r5, [r4, #8]
 8014236:	2d00      	cmp	r5, #0
 8014238:	bfa2      	ittt	ge
 801423a:	6821      	ldrge	r1, [r4, #0]
 801423c:	f021 0104 	bicge.w	r1, r1, #4
 8014240:	6021      	strge	r1, [r4, #0]
 8014242:	b90e      	cbnz	r6, 8014248 <_printf_i+0x118>
 8014244:	2d00      	cmp	r5, #0
 8014246:	d04d      	beq.n	80142e4 <_printf_i+0x1b4>
 8014248:	4615      	mov	r5, r2
 801424a:	fbb6 f1f3 	udiv	r1, r6, r3
 801424e:	fb03 6711 	mls	r7, r3, r1, r6
 8014252:	5dc7      	ldrb	r7, [r0, r7]
 8014254:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014258:	4637      	mov	r7, r6
 801425a:	42bb      	cmp	r3, r7
 801425c:	460e      	mov	r6, r1
 801425e:	d9f4      	bls.n	801424a <_printf_i+0x11a>
 8014260:	2b08      	cmp	r3, #8
 8014262:	d10b      	bne.n	801427c <_printf_i+0x14c>
 8014264:	6823      	ldr	r3, [r4, #0]
 8014266:	07de      	lsls	r6, r3, #31
 8014268:	d508      	bpl.n	801427c <_printf_i+0x14c>
 801426a:	6923      	ldr	r3, [r4, #16]
 801426c:	6861      	ldr	r1, [r4, #4]
 801426e:	4299      	cmp	r1, r3
 8014270:	bfde      	ittt	le
 8014272:	2330      	movle	r3, #48	; 0x30
 8014274:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014278:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801427c:	1b52      	subs	r2, r2, r5
 801427e:	6122      	str	r2, [r4, #16]
 8014280:	f8cd a000 	str.w	sl, [sp]
 8014284:	464b      	mov	r3, r9
 8014286:	aa03      	add	r2, sp, #12
 8014288:	4621      	mov	r1, r4
 801428a:	4640      	mov	r0, r8
 801428c:	f7ff fee2 	bl	8014054 <_printf_common>
 8014290:	3001      	adds	r0, #1
 8014292:	d14c      	bne.n	801432e <_printf_i+0x1fe>
 8014294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014298:	b004      	add	sp, #16
 801429a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801429e:	4835      	ldr	r0, [pc, #212]	; (8014374 <_printf_i+0x244>)
 80142a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80142a4:	6829      	ldr	r1, [r5, #0]
 80142a6:	6823      	ldr	r3, [r4, #0]
 80142a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80142ac:	6029      	str	r1, [r5, #0]
 80142ae:	061d      	lsls	r5, r3, #24
 80142b0:	d514      	bpl.n	80142dc <_printf_i+0x1ac>
 80142b2:	07df      	lsls	r7, r3, #31
 80142b4:	bf44      	itt	mi
 80142b6:	f043 0320 	orrmi.w	r3, r3, #32
 80142ba:	6023      	strmi	r3, [r4, #0]
 80142bc:	b91e      	cbnz	r6, 80142c6 <_printf_i+0x196>
 80142be:	6823      	ldr	r3, [r4, #0]
 80142c0:	f023 0320 	bic.w	r3, r3, #32
 80142c4:	6023      	str	r3, [r4, #0]
 80142c6:	2310      	movs	r3, #16
 80142c8:	e7b0      	b.n	801422c <_printf_i+0xfc>
 80142ca:	6823      	ldr	r3, [r4, #0]
 80142cc:	f043 0320 	orr.w	r3, r3, #32
 80142d0:	6023      	str	r3, [r4, #0]
 80142d2:	2378      	movs	r3, #120	; 0x78
 80142d4:	4828      	ldr	r0, [pc, #160]	; (8014378 <_printf_i+0x248>)
 80142d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80142da:	e7e3      	b.n	80142a4 <_printf_i+0x174>
 80142dc:	0659      	lsls	r1, r3, #25
 80142de:	bf48      	it	mi
 80142e0:	b2b6      	uxthmi	r6, r6
 80142e2:	e7e6      	b.n	80142b2 <_printf_i+0x182>
 80142e4:	4615      	mov	r5, r2
 80142e6:	e7bb      	b.n	8014260 <_printf_i+0x130>
 80142e8:	682b      	ldr	r3, [r5, #0]
 80142ea:	6826      	ldr	r6, [r4, #0]
 80142ec:	6961      	ldr	r1, [r4, #20]
 80142ee:	1d18      	adds	r0, r3, #4
 80142f0:	6028      	str	r0, [r5, #0]
 80142f2:	0635      	lsls	r5, r6, #24
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	d501      	bpl.n	80142fc <_printf_i+0x1cc>
 80142f8:	6019      	str	r1, [r3, #0]
 80142fa:	e002      	b.n	8014302 <_printf_i+0x1d2>
 80142fc:	0670      	lsls	r0, r6, #25
 80142fe:	d5fb      	bpl.n	80142f8 <_printf_i+0x1c8>
 8014300:	8019      	strh	r1, [r3, #0]
 8014302:	2300      	movs	r3, #0
 8014304:	6123      	str	r3, [r4, #16]
 8014306:	4615      	mov	r5, r2
 8014308:	e7ba      	b.n	8014280 <_printf_i+0x150>
 801430a:	682b      	ldr	r3, [r5, #0]
 801430c:	1d1a      	adds	r2, r3, #4
 801430e:	602a      	str	r2, [r5, #0]
 8014310:	681d      	ldr	r5, [r3, #0]
 8014312:	6862      	ldr	r2, [r4, #4]
 8014314:	2100      	movs	r1, #0
 8014316:	4628      	mov	r0, r5
 8014318:	f7eb ff72 	bl	8000200 <memchr>
 801431c:	b108      	cbz	r0, 8014322 <_printf_i+0x1f2>
 801431e:	1b40      	subs	r0, r0, r5
 8014320:	6060      	str	r0, [r4, #4]
 8014322:	6863      	ldr	r3, [r4, #4]
 8014324:	6123      	str	r3, [r4, #16]
 8014326:	2300      	movs	r3, #0
 8014328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801432c:	e7a8      	b.n	8014280 <_printf_i+0x150>
 801432e:	6923      	ldr	r3, [r4, #16]
 8014330:	462a      	mov	r2, r5
 8014332:	4649      	mov	r1, r9
 8014334:	4640      	mov	r0, r8
 8014336:	47d0      	blx	sl
 8014338:	3001      	adds	r0, #1
 801433a:	d0ab      	beq.n	8014294 <_printf_i+0x164>
 801433c:	6823      	ldr	r3, [r4, #0]
 801433e:	079b      	lsls	r3, r3, #30
 8014340:	d413      	bmi.n	801436a <_printf_i+0x23a>
 8014342:	68e0      	ldr	r0, [r4, #12]
 8014344:	9b03      	ldr	r3, [sp, #12]
 8014346:	4298      	cmp	r0, r3
 8014348:	bfb8      	it	lt
 801434a:	4618      	movlt	r0, r3
 801434c:	e7a4      	b.n	8014298 <_printf_i+0x168>
 801434e:	2301      	movs	r3, #1
 8014350:	4632      	mov	r2, r6
 8014352:	4649      	mov	r1, r9
 8014354:	4640      	mov	r0, r8
 8014356:	47d0      	blx	sl
 8014358:	3001      	adds	r0, #1
 801435a:	d09b      	beq.n	8014294 <_printf_i+0x164>
 801435c:	3501      	adds	r5, #1
 801435e:	68e3      	ldr	r3, [r4, #12]
 8014360:	9903      	ldr	r1, [sp, #12]
 8014362:	1a5b      	subs	r3, r3, r1
 8014364:	42ab      	cmp	r3, r5
 8014366:	dcf2      	bgt.n	801434e <_printf_i+0x21e>
 8014368:	e7eb      	b.n	8014342 <_printf_i+0x212>
 801436a:	2500      	movs	r5, #0
 801436c:	f104 0619 	add.w	r6, r4, #25
 8014370:	e7f5      	b.n	801435e <_printf_i+0x22e>
 8014372:	bf00      	nop
 8014374:	08019c32 	.word	0x08019c32
 8014378:	08019c43 	.word	0x08019c43

0801437c <cleanup_glue>:
 801437c:	b538      	push	{r3, r4, r5, lr}
 801437e:	460c      	mov	r4, r1
 8014380:	6809      	ldr	r1, [r1, #0]
 8014382:	4605      	mov	r5, r0
 8014384:	b109      	cbz	r1, 801438a <cleanup_glue+0xe>
 8014386:	f7ff fff9 	bl	801437c <cleanup_glue>
 801438a:	4621      	mov	r1, r4
 801438c:	4628      	mov	r0, r5
 801438e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014392:	f002 bfe9 	b.w	8017368 <_free_r>
	...

08014398 <_reclaim_reent>:
 8014398:	4b2c      	ldr	r3, [pc, #176]	; (801444c <_reclaim_reent+0xb4>)
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	4283      	cmp	r3, r0
 801439e:	b570      	push	{r4, r5, r6, lr}
 80143a0:	4604      	mov	r4, r0
 80143a2:	d051      	beq.n	8014448 <_reclaim_reent+0xb0>
 80143a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80143a6:	b143      	cbz	r3, 80143ba <_reclaim_reent+0x22>
 80143a8:	68db      	ldr	r3, [r3, #12]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d14a      	bne.n	8014444 <_reclaim_reent+0xac>
 80143ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80143b0:	6819      	ldr	r1, [r3, #0]
 80143b2:	b111      	cbz	r1, 80143ba <_reclaim_reent+0x22>
 80143b4:	4620      	mov	r0, r4
 80143b6:	f002 ffd7 	bl	8017368 <_free_r>
 80143ba:	6961      	ldr	r1, [r4, #20]
 80143bc:	b111      	cbz	r1, 80143c4 <_reclaim_reent+0x2c>
 80143be:	4620      	mov	r0, r4
 80143c0:	f002 ffd2 	bl	8017368 <_free_r>
 80143c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80143c6:	b111      	cbz	r1, 80143ce <_reclaim_reent+0x36>
 80143c8:	4620      	mov	r0, r4
 80143ca:	f002 ffcd 	bl	8017368 <_free_r>
 80143ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80143d0:	b111      	cbz	r1, 80143d8 <_reclaim_reent+0x40>
 80143d2:	4620      	mov	r0, r4
 80143d4:	f002 ffc8 	bl	8017368 <_free_r>
 80143d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80143da:	b111      	cbz	r1, 80143e2 <_reclaim_reent+0x4a>
 80143dc:	4620      	mov	r0, r4
 80143de:	f002 ffc3 	bl	8017368 <_free_r>
 80143e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80143e4:	b111      	cbz	r1, 80143ec <_reclaim_reent+0x54>
 80143e6:	4620      	mov	r0, r4
 80143e8:	f002 ffbe 	bl	8017368 <_free_r>
 80143ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80143ee:	b111      	cbz	r1, 80143f6 <_reclaim_reent+0x5e>
 80143f0:	4620      	mov	r0, r4
 80143f2:	f002 ffb9 	bl	8017368 <_free_r>
 80143f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80143f8:	b111      	cbz	r1, 8014400 <_reclaim_reent+0x68>
 80143fa:	4620      	mov	r0, r4
 80143fc:	f002 ffb4 	bl	8017368 <_free_r>
 8014400:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014402:	b111      	cbz	r1, 801440a <_reclaim_reent+0x72>
 8014404:	4620      	mov	r0, r4
 8014406:	f002 ffaf 	bl	8017368 <_free_r>
 801440a:	69a3      	ldr	r3, [r4, #24]
 801440c:	b1e3      	cbz	r3, 8014448 <_reclaim_reent+0xb0>
 801440e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8014410:	4620      	mov	r0, r4
 8014412:	4798      	blx	r3
 8014414:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8014416:	b1b9      	cbz	r1, 8014448 <_reclaim_reent+0xb0>
 8014418:	4620      	mov	r0, r4
 801441a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801441e:	f7ff bfad 	b.w	801437c <cleanup_glue>
 8014422:	5949      	ldr	r1, [r1, r5]
 8014424:	b941      	cbnz	r1, 8014438 <_reclaim_reent+0xa0>
 8014426:	3504      	adds	r5, #4
 8014428:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801442a:	2d80      	cmp	r5, #128	; 0x80
 801442c:	68d9      	ldr	r1, [r3, #12]
 801442e:	d1f8      	bne.n	8014422 <_reclaim_reent+0x8a>
 8014430:	4620      	mov	r0, r4
 8014432:	f002 ff99 	bl	8017368 <_free_r>
 8014436:	e7ba      	b.n	80143ae <_reclaim_reent+0x16>
 8014438:	680e      	ldr	r6, [r1, #0]
 801443a:	4620      	mov	r0, r4
 801443c:	f002 ff94 	bl	8017368 <_free_r>
 8014440:	4631      	mov	r1, r6
 8014442:	e7ef      	b.n	8014424 <_reclaim_reent+0x8c>
 8014444:	2500      	movs	r5, #0
 8014446:	e7ef      	b.n	8014428 <_reclaim_reent+0x90>
 8014448:	bd70      	pop	{r4, r5, r6, pc}
 801444a:	bf00      	nop
 801444c:	2000020c 	.word	0x2000020c

08014450 <_sbrk_r>:
 8014450:	b538      	push	{r3, r4, r5, lr}
 8014452:	4d06      	ldr	r5, [pc, #24]	; (801446c <_sbrk_r+0x1c>)
 8014454:	2300      	movs	r3, #0
 8014456:	4604      	mov	r4, r0
 8014458:	4608      	mov	r0, r1
 801445a:	602b      	str	r3, [r5, #0]
 801445c:	f7f2 ff92 	bl	8007384 <_sbrk>
 8014460:	1c43      	adds	r3, r0, #1
 8014462:	d102      	bne.n	801446a <_sbrk_r+0x1a>
 8014464:	682b      	ldr	r3, [r5, #0]
 8014466:	b103      	cbz	r3, 801446a <_sbrk_r+0x1a>
 8014468:	6023      	str	r3, [r4, #0]
 801446a:	bd38      	pop	{r3, r4, r5, pc}
 801446c:	2000839c 	.word	0x2000839c

08014470 <siprintf>:
 8014470:	b40e      	push	{r1, r2, r3}
 8014472:	b500      	push	{lr}
 8014474:	b09c      	sub	sp, #112	; 0x70
 8014476:	ab1d      	add	r3, sp, #116	; 0x74
 8014478:	9002      	str	r0, [sp, #8]
 801447a:	9006      	str	r0, [sp, #24]
 801447c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014480:	4809      	ldr	r0, [pc, #36]	; (80144a8 <siprintf+0x38>)
 8014482:	9107      	str	r1, [sp, #28]
 8014484:	9104      	str	r1, [sp, #16]
 8014486:	4909      	ldr	r1, [pc, #36]	; (80144ac <siprintf+0x3c>)
 8014488:	f853 2b04 	ldr.w	r2, [r3], #4
 801448c:	9105      	str	r1, [sp, #20]
 801448e:	6800      	ldr	r0, [r0, #0]
 8014490:	9301      	str	r3, [sp, #4]
 8014492:	a902      	add	r1, sp, #8
 8014494:	f003 f810 	bl	80174b8 <_svfiprintf_r>
 8014498:	9b02      	ldr	r3, [sp, #8]
 801449a:	2200      	movs	r2, #0
 801449c:	701a      	strb	r2, [r3, #0]
 801449e:	b01c      	add	sp, #112	; 0x70
 80144a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80144a4:	b003      	add	sp, #12
 80144a6:	4770      	bx	lr
 80144a8:	2000020c 	.word	0x2000020c
 80144ac:	ffff0208 	.word	0xffff0208

080144b0 <__sread>:
 80144b0:	b510      	push	{r4, lr}
 80144b2:	460c      	mov	r4, r1
 80144b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144b8:	f003 f8fe 	bl	80176b8 <_read_r>
 80144bc:	2800      	cmp	r0, #0
 80144be:	bfab      	itete	ge
 80144c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80144c2:	89a3      	ldrhlt	r3, [r4, #12]
 80144c4:	181b      	addge	r3, r3, r0
 80144c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80144ca:	bfac      	ite	ge
 80144cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80144ce:	81a3      	strhlt	r3, [r4, #12]
 80144d0:	bd10      	pop	{r4, pc}

080144d2 <__swrite>:
 80144d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144d6:	461f      	mov	r7, r3
 80144d8:	898b      	ldrh	r3, [r1, #12]
 80144da:	05db      	lsls	r3, r3, #23
 80144dc:	4605      	mov	r5, r0
 80144de:	460c      	mov	r4, r1
 80144e0:	4616      	mov	r6, r2
 80144e2:	d505      	bpl.n	80144f0 <__swrite+0x1e>
 80144e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144e8:	2302      	movs	r3, #2
 80144ea:	2200      	movs	r2, #0
 80144ec:	f002 fa2c 	bl	8016948 <_lseek_r>
 80144f0:	89a3      	ldrh	r3, [r4, #12]
 80144f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80144f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80144fa:	81a3      	strh	r3, [r4, #12]
 80144fc:	4632      	mov	r2, r6
 80144fe:	463b      	mov	r3, r7
 8014500:	4628      	mov	r0, r5
 8014502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014506:	f000 bf4b 	b.w	80153a0 <_write_r>

0801450a <__sseek>:
 801450a:	b510      	push	{r4, lr}
 801450c:	460c      	mov	r4, r1
 801450e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014512:	f002 fa19 	bl	8016948 <_lseek_r>
 8014516:	1c43      	adds	r3, r0, #1
 8014518:	89a3      	ldrh	r3, [r4, #12]
 801451a:	bf15      	itete	ne
 801451c:	6560      	strne	r0, [r4, #84]	; 0x54
 801451e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014522:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014526:	81a3      	strheq	r3, [r4, #12]
 8014528:	bf18      	it	ne
 801452a:	81a3      	strhne	r3, [r4, #12]
 801452c:	bd10      	pop	{r4, pc}

0801452e <__sclose>:
 801452e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014532:	f000 bf47 	b.w	80153c4 <_close_r>

08014536 <strchr>:
 8014536:	b2c9      	uxtb	r1, r1
 8014538:	4603      	mov	r3, r0
 801453a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801453e:	b11a      	cbz	r2, 8014548 <strchr+0x12>
 8014540:	428a      	cmp	r2, r1
 8014542:	d1f9      	bne.n	8014538 <strchr+0x2>
 8014544:	4618      	mov	r0, r3
 8014546:	4770      	bx	lr
 8014548:	2900      	cmp	r1, #0
 801454a:	bf18      	it	ne
 801454c:	2300      	movne	r3, #0
 801454e:	e7f9      	b.n	8014544 <strchr+0xe>

08014550 <strcpy>:
 8014550:	4603      	mov	r3, r0
 8014552:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014556:	f803 2b01 	strb.w	r2, [r3], #1
 801455a:	2a00      	cmp	r2, #0
 801455c:	d1f9      	bne.n	8014552 <strcpy+0x2>
 801455e:	4770      	bx	lr

08014560 <strncmp>:
 8014560:	b510      	push	{r4, lr}
 8014562:	b17a      	cbz	r2, 8014584 <strncmp+0x24>
 8014564:	4603      	mov	r3, r0
 8014566:	3901      	subs	r1, #1
 8014568:	1884      	adds	r4, r0, r2
 801456a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801456e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8014572:	4290      	cmp	r0, r2
 8014574:	d101      	bne.n	801457a <strncmp+0x1a>
 8014576:	42a3      	cmp	r3, r4
 8014578:	d101      	bne.n	801457e <strncmp+0x1e>
 801457a:	1a80      	subs	r0, r0, r2
 801457c:	bd10      	pop	{r4, pc}
 801457e:	2800      	cmp	r0, #0
 8014580:	d1f3      	bne.n	801456a <strncmp+0xa>
 8014582:	e7fa      	b.n	801457a <strncmp+0x1a>
 8014584:	4610      	mov	r0, r2
 8014586:	e7f9      	b.n	801457c <strncmp+0x1c>

08014588 <strstr>:
 8014588:	780a      	ldrb	r2, [r1, #0]
 801458a:	b570      	push	{r4, r5, r6, lr}
 801458c:	b96a      	cbnz	r2, 80145aa <strstr+0x22>
 801458e:	bd70      	pop	{r4, r5, r6, pc}
 8014590:	429a      	cmp	r2, r3
 8014592:	d109      	bne.n	80145a8 <strstr+0x20>
 8014594:	460c      	mov	r4, r1
 8014596:	4605      	mov	r5, r0
 8014598:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801459c:	2b00      	cmp	r3, #0
 801459e:	d0f6      	beq.n	801458e <strstr+0x6>
 80145a0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80145a4:	429e      	cmp	r6, r3
 80145a6:	d0f7      	beq.n	8014598 <strstr+0x10>
 80145a8:	3001      	adds	r0, #1
 80145aa:	7803      	ldrb	r3, [r0, #0]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d1ef      	bne.n	8014590 <strstr+0x8>
 80145b0:	4618      	mov	r0, r3
 80145b2:	e7ec      	b.n	801458e <strstr+0x6>

080145b4 <sulp>:
 80145b4:	b570      	push	{r4, r5, r6, lr}
 80145b6:	4604      	mov	r4, r0
 80145b8:	460d      	mov	r5, r1
 80145ba:	ec45 4b10 	vmov	d0, r4, r5
 80145be:	4616      	mov	r6, r2
 80145c0:	f002 fd6c 	bl	801709c <__ulp>
 80145c4:	ec51 0b10 	vmov	r0, r1, d0
 80145c8:	b17e      	cbz	r6, 80145ea <sulp+0x36>
 80145ca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80145ce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	dd09      	ble.n	80145ea <sulp+0x36>
 80145d6:	051b      	lsls	r3, r3, #20
 80145d8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80145dc:	2400      	movs	r4, #0
 80145de:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80145e2:	4622      	mov	r2, r4
 80145e4:	462b      	mov	r3, r5
 80145e6:	f7ec f817 	bl	8000618 <__aeabi_dmul>
 80145ea:	bd70      	pop	{r4, r5, r6, pc}
 80145ec:	0000      	movs	r0, r0
	...

080145f0 <_strtod_l>:
 80145f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145f4:	ed2d 8b02 	vpush	{d8}
 80145f8:	b09d      	sub	sp, #116	; 0x74
 80145fa:	461f      	mov	r7, r3
 80145fc:	2300      	movs	r3, #0
 80145fe:	9318      	str	r3, [sp, #96]	; 0x60
 8014600:	4ba2      	ldr	r3, [pc, #648]	; (801488c <_strtod_l+0x29c>)
 8014602:	9213      	str	r2, [sp, #76]	; 0x4c
 8014604:	681b      	ldr	r3, [r3, #0]
 8014606:	9305      	str	r3, [sp, #20]
 8014608:	4604      	mov	r4, r0
 801460a:	4618      	mov	r0, r3
 801460c:	4688      	mov	r8, r1
 801460e:	f7eb fde9 	bl	80001e4 <strlen>
 8014612:	f04f 0a00 	mov.w	sl, #0
 8014616:	4605      	mov	r5, r0
 8014618:	f04f 0b00 	mov.w	fp, #0
 801461c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8014620:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014622:	781a      	ldrb	r2, [r3, #0]
 8014624:	2a2b      	cmp	r2, #43	; 0x2b
 8014626:	d04e      	beq.n	80146c6 <_strtod_l+0xd6>
 8014628:	d83b      	bhi.n	80146a2 <_strtod_l+0xb2>
 801462a:	2a0d      	cmp	r2, #13
 801462c:	d834      	bhi.n	8014698 <_strtod_l+0xa8>
 801462e:	2a08      	cmp	r2, #8
 8014630:	d834      	bhi.n	801469c <_strtod_l+0xac>
 8014632:	2a00      	cmp	r2, #0
 8014634:	d03e      	beq.n	80146b4 <_strtod_l+0xc4>
 8014636:	2300      	movs	r3, #0
 8014638:	930a      	str	r3, [sp, #40]	; 0x28
 801463a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801463c:	7833      	ldrb	r3, [r6, #0]
 801463e:	2b30      	cmp	r3, #48	; 0x30
 8014640:	f040 80b0 	bne.w	80147a4 <_strtod_l+0x1b4>
 8014644:	7873      	ldrb	r3, [r6, #1]
 8014646:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801464a:	2b58      	cmp	r3, #88	; 0x58
 801464c:	d168      	bne.n	8014720 <_strtod_l+0x130>
 801464e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014650:	9301      	str	r3, [sp, #4]
 8014652:	ab18      	add	r3, sp, #96	; 0x60
 8014654:	9702      	str	r7, [sp, #8]
 8014656:	9300      	str	r3, [sp, #0]
 8014658:	4a8d      	ldr	r2, [pc, #564]	; (8014890 <_strtod_l+0x2a0>)
 801465a:	ab19      	add	r3, sp, #100	; 0x64
 801465c:	a917      	add	r1, sp, #92	; 0x5c
 801465e:	4620      	mov	r0, r4
 8014660:	f001 fe66 	bl	8016330 <__gethex>
 8014664:	f010 0707 	ands.w	r7, r0, #7
 8014668:	4605      	mov	r5, r0
 801466a:	d005      	beq.n	8014678 <_strtod_l+0x88>
 801466c:	2f06      	cmp	r7, #6
 801466e:	d12c      	bne.n	80146ca <_strtod_l+0xda>
 8014670:	3601      	adds	r6, #1
 8014672:	2300      	movs	r3, #0
 8014674:	9617      	str	r6, [sp, #92]	; 0x5c
 8014676:	930a      	str	r3, [sp, #40]	; 0x28
 8014678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801467a:	2b00      	cmp	r3, #0
 801467c:	f040 8590 	bne.w	80151a0 <_strtod_l+0xbb0>
 8014680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014682:	b1eb      	cbz	r3, 80146c0 <_strtod_l+0xd0>
 8014684:	4652      	mov	r2, sl
 8014686:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801468a:	ec43 2b10 	vmov	d0, r2, r3
 801468e:	b01d      	add	sp, #116	; 0x74
 8014690:	ecbd 8b02 	vpop	{d8}
 8014694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014698:	2a20      	cmp	r2, #32
 801469a:	d1cc      	bne.n	8014636 <_strtod_l+0x46>
 801469c:	3301      	adds	r3, #1
 801469e:	9317      	str	r3, [sp, #92]	; 0x5c
 80146a0:	e7be      	b.n	8014620 <_strtod_l+0x30>
 80146a2:	2a2d      	cmp	r2, #45	; 0x2d
 80146a4:	d1c7      	bne.n	8014636 <_strtod_l+0x46>
 80146a6:	2201      	movs	r2, #1
 80146a8:	920a      	str	r2, [sp, #40]	; 0x28
 80146aa:	1c5a      	adds	r2, r3, #1
 80146ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80146ae:	785b      	ldrb	r3, [r3, #1]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d1c2      	bne.n	801463a <_strtod_l+0x4a>
 80146b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80146b6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	f040 856e 	bne.w	801519c <_strtod_l+0xbac>
 80146c0:	4652      	mov	r2, sl
 80146c2:	465b      	mov	r3, fp
 80146c4:	e7e1      	b.n	801468a <_strtod_l+0x9a>
 80146c6:	2200      	movs	r2, #0
 80146c8:	e7ee      	b.n	80146a8 <_strtod_l+0xb8>
 80146ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80146cc:	b13a      	cbz	r2, 80146de <_strtod_l+0xee>
 80146ce:	2135      	movs	r1, #53	; 0x35
 80146d0:	a81a      	add	r0, sp, #104	; 0x68
 80146d2:	f002 fdee 	bl	80172b2 <__copybits>
 80146d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80146d8:	4620      	mov	r0, r4
 80146da:	f002 f9ad 	bl	8016a38 <_Bfree>
 80146de:	3f01      	subs	r7, #1
 80146e0:	2f04      	cmp	r7, #4
 80146e2:	d806      	bhi.n	80146f2 <_strtod_l+0x102>
 80146e4:	e8df f007 	tbb	[pc, r7]
 80146e8:	1714030a 	.word	0x1714030a
 80146ec:	0a          	.byte	0x0a
 80146ed:	00          	.byte	0x00
 80146ee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80146f2:	0728      	lsls	r0, r5, #28
 80146f4:	d5c0      	bpl.n	8014678 <_strtod_l+0x88>
 80146f6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80146fa:	e7bd      	b.n	8014678 <_strtod_l+0x88>
 80146fc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8014700:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8014702:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014706:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801470a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801470e:	e7f0      	b.n	80146f2 <_strtod_l+0x102>
 8014710:	f8df b180 	ldr.w	fp, [pc, #384]	; 8014894 <_strtod_l+0x2a4>
 8014714:	e7ed      	b.n	80146f2 <_strtod_l+0x102>
 8014716:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801471a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801471e:	e7e8      	b.n	80146f2 <_strtod_l+0x102>
 8014720:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014722:	1c5a      	adds	r2, r3, #1
 8014724:	9217      	str	r2, [sp, #92]	; 0x5c
 8014726:	785b      	ldrb	r3, [r3, #1]
 8014728:	2b30      	cmp	r3, #48	; 0x30
 801472a:	d0f9      	beq.n	8014720 <_strtod_l+0x130>
 801472c:	2b00      	cmp	r3, #0
 801472e:	d0a3      	beq.n	8014678 <_strtod_l+0x88>
 8014730:	2301      	movs	r3, #1
 8014732:	f04f 0900 	mov.w	r9, #0
 8014736:	9304      	str	r3, [sp, #16]
 8014738:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801473a:	9308      	str	r3, [sp, #32]
 801473c:	f8cd 901c 	str.w	r9, [sp, #28]
 8014740:	464f      	mov	r7, r9
 8014742:	220a      	movs	r2, #10
 8014744:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8014746:	7806      	ldrb	r6, [r0, #0]
 8014748:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801474c:	b2d9      	uxtb	r1, r3
 801474e:	2909      	cmp	r1, #9
 8014750:	d92a      	bls.n	80147a8 <_strtod_l+0x1b8>
 8014752:	9905      	ldr	r1, [sp, #20]
 8014754:	462a      	mov	r2, r5
 8014756:	f7ff ff03 	bl	8014560 <strncmp>
 801475a:	b398      	cbz	r0, 80147c4 <_strtod_l+0x1d4>
 801475c:	2000      	movs	r0, #0
 801475e:	4632      	mov	r2, r6
 8014760:	463d      	mov	r5, r7
 8014762:	9005      	str	r0, [sp, #20]
 8014764:	4603      	mov	r3, r0
 8014766:	2a65      	cmp	r2, #101	; 0x65
 8014768:	d001      	beq.n	801476e <_strtod_l+0x17e>
 801476a:	2a45      	cmp	r2, #69	; 0x45
 801476c:	d118      	bne.n	80147a0 <_strtod_l+0x1b0>
 801476e:	b91d      	cbnz	r5, 8014778 <_strtod_l+0x188>
 8014770:	9a04      	ldr	r2, [sp, #16]
 8014772:	4302      	orrs	r2, r0
 8014774:	d09e      	beq.n	80146b4 <_strtod_l+0xc4>
 8014776:	2500      	movs	r5, #0
 8014778:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 801477c:	f108 0201 	add.w	r2, r8, #1
 8014780:	9217      	str	r2, [sp, #92]	; 0x5c
 8014782:	f898 2001 	ldrb.w	r2, [r8, #1]
 8014786:	2a2b      	cmp	r2, #43	; 0x2b
 8014788:	d075      	beq.n	8014876 <_strtod_l+0x286>
 801478a:	2a2d      	cmp	r2, #45	; 0x2d
 801478c:	d07b      	beq.n	8014886 <_strtod_l+0x296>
 801478e:	f04f 0c00 	mov.w	ip, #0
 8014792:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014796:	2909      	cmp	r1, #9
 8014798:	f240 8082 	bls.w	80148a0 <_strtod_l+0x2b0>
 801479c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80147a0:	2600      	movs	r6, #0
 80147a2:	e09d      	b.n	80148e0 <_strtod_l+0x2f0>
 80147a4:	2300      	movs	r3, #0
 80147a6:	e7c4      	b.n	8014732 <_strtod_l+0x142>
 80147a8:	2f08      	cmp	r7, #8
 80147aa:	bfd8      	it	le
 80147ac:	9907      	ldrle	r1, [sp, #28]
 80147ae:	f100 0001 	add.w	r0, r0, #1
 80147b2:	bfda      	itte	le
 80147b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80147b8:	9307      	strle	r3, [sp, #28]
 80147ba:	fb02 3909 	mlagt	r9, r2, r9, r3
 80147be:	3701      	adds	r7, #1
 80147c0:	9017      	str	r0, [sp, #92]	; 0x5c
 80147c2:	e7bf      	b.n	8014744 <_strtod_l+0x154>
 80147c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80147c6:	195a      	adds	r2, r3, r5
 80147c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80147ca:	5d5a      	ldrb	r2, [r3, r5]
 80147cc:	2f00      	cmp	r7, #0
 80147ce:	d037      	beq.n	8014840 <_strtod_l+0x250>
 80147d0:	9005      	str	r0, [sp, #20]
 80147d2:	463d      	mov	r5, r7
 80147d4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80147d8:	2b09      	cmp	r3, #9
 80147da:	d912      	bls.n	8014802 <_strtod_l+0x212>
 80147dc:	2301      	movs	r3, #1
 80147de:	e7c2      	b.n	8014766 <_strtod_l+0x176>
 80147e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80147e2:	1c5a      	adds	r2, r3, #1
 80147e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80147e6:	785a      	ldrb	r2, [r3, #1]
 80147e8:	3001      	adds	r0, #1
 80147ea:	2a30      	cmp	r2, #48	; 0x30
 80147ec:	d0f8      	beq.n	80147e0 <_strtod_l+0x1f0>
 80147ee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80147f2:	2b08      	cmp	r3, #8
 80147f4:	f200 84d9 	bhi.w	80151aa <_strtod_l+0xbba>
 80147f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80147fa:	9005      	str	r0, [sp, #20]
 80147fc:	2000      	movs	r0, #0
 80147fe:	9308      	str	r3, [sp, #32]
 8014800:	4605      	mov	r5, r0
 8014802:	3a30      	subs	r2, #48	; 0x30
 8014804:	f100 0301 	add.w	r3, r0, #1
 8014808:	d014      	beq.n	8014834 <_strtod_l+0x244>
 801480a:	9905      	ldr	r1, [sp, #20]
 801480c:	4419      	add	r1, r3
 801480e:	9105      	str	r1, [sp, #20]
 8014810:	462b      	mov	r3, r5
 8014812:	eb00 0e05 	add.w	lr, r0, r5
 8014816:	210a      	movs	r1, #10
 8014818:	4573      	cmp	r3, lr
 801481a:	d113      	bne.n	8014844 <_strtod_l+0x254>
 801481c:	182b      	adds	r3, r5, r0
 801481e:	2b08      	cmp	r3, #8
 8014820:	f105 0501 	add.w	r5, r5, #1
 8014824:	4405      	add	r5, r0
 8014826:	dc1c      	bgt.n	8014862 <_strtod_l+0x272>
 8014828:	9907      	ldr	r1, [sp, #28]
 801482a:	230a      	movs	r3, #10
 801482c:	fb03 2301 	mla	r3, r3, r1, r2
 8014830:	9307      	str	r3, [sp, #28]
 8014832:	2300      	movs	r3, #0
 8014834:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014836:	1c51      	adds	r1, r2, #1
 8014838:	9117      	str	r1, [sp, #92]	; 0x5c
 801483a:	7852      	ldrb	r2, [r2, #1]
 801483c:	4618      	mov	r0, r3
 801483e:	e7c9      	b.n	80147d4 <_strtod_l+0x1e4>
 8014840:	4638      	mov	r0, r7
 8014842:	e7d2      	b.n	80147ea <_strtod_l+0x1fa>
 8014844:	2b08      	cmp	r3, #8
 8014846:	dc04      	bgt.n	8014852 <_strtod_l+0x262>
 8014848:	9e07      	ldr	r6, [sp, #28]
 801484a:	434e      	muls	r6, r1
 801484c:	9607      	str	r6, [sp, #28]
 801484e:	3301      	adds	r3, #1
 8014850:	e7e2      	b.n	8014818 <_strtod_l+0x228>
 8014852:	f103 0c01 	add.w	ip, r3, #1
 8014856:	f1bc 0f10 	cmp.w	ip, #16
 801485a:	bfd8      	it	le
 801485c:	fb01 f909 	mulle.w	r9, r1, r9
 8014860:	e7f5      	b.n	801484e <_strtod_l+0x25e>
 8014862:	2d10      	cmp	r5, #16
 8014864:	bfdc      	itt	le
 8014866:	230a      	movle	r3, #10
 8014868:	fb03 2909 	mlale	r9, r3, r9, r2
 801486c:	e7e1      	b.n	8014832 <_strtod_l+0x242>
 801486e:	2300      	movs	r3, #0
 8014870:	9305      	str	r3, [sp, #20]
 8014872:	2301      	movs	r3, #1
 8014874:	e77c      	b.n	8014770 <_strtod_l+0x180>
 8014876:	f04f 0c00 	mov.w	ip, #0
 801487a:	f108 0202 	add.w	r2, r8, #2
 801487e:	9217      	str	r2, [sp, #92]	; 0x5c
 8014880:	f898 2002 	ldrb.w	r2, [r8, #2]
 8014884:	e785      	b.n	8014792 <_strtod_l+0x1a2>
 8014886:	f04f 0c01 	mov.w	ip, #1
 801488a:	e7f6      	b.n	801487a <_strtod_l+0x28a>
 801488c:	08019da0 	.word	0x08019da0
 8014890:	08019c54 	.word	0x08019c54
 8014894:	7ff00000 	.word	0x7ff00000
 8014898:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801489a:	1c51      	adds	r1, r2, #1
 801489c:	9117      	str	r1, [sp, #92]	; 0x5c
 801489e:	7852      	ldrb	r2, [r2, #1]
 80148a0:	2a30      	cmp	r2, #48	; 0x30
 80148a2:	d0f9      	beq.n	8014898 <_strtod_l+0x2a8>
 80148a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80148a8:	2908      	cmp	r1, #8
 80148aa:	f63f af79 	bhi.w	80147a0 <_strtod_l+0x1b0>
 80148ae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80148b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80148b4:	9206      	str	r2, [sp, #24]
 80148b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80148b8:	1c51      	adds	r1, r2, #1
 80148ba:	9117      	str	r1, [sp, #92]	; 0x5c
 80148bc:	7852      	ldrb	r2, [r2, #1]
 80148be:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80148c2:	2e09      	cmp	r6, #9
 80148c4:	d937      	bls.n	8014936 <_strtod_l+0x346>
 80148c6:	9e06      	ldr	r6, [sp, #24]
 80148c8:	1b89      	subs	r1, r1, r6
 80148ca:	2908      	cmp	r1, #8
 80148cc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80148d0:	dc02      	bgt.n	80148d8 <_strtod_l+0x2e8>
 80148d2:	4576      	cmp	r6, lr
 80148d4:	bfa8      	it	ge
 80148d6:	4676      	movge	r6, lr
 80148d8:	f1bc 0f00 	cmp.w	ip, #0
 80148dc:	d000      	beq.n	80148e0 <_strtod_l+0x2f0>
 80148de:	4276      	negs	r6, r6
 80148e0:	2d00      	cmp	r5, #0
 80148e2:	d14d      	bne.n	8014980 <_strtod_l+0x390>
 80148e4:	9904      	ldr	r1, [sp, #16]
 80148e6:	4301      	orrs	r1, r0
 80148e8:	f47f aec6 	bne.w	8014678 <_strtod_l+0x88>
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	f47f aee1 	bne.w	80146b4 <_strtod_l+0xc4>
 80148f2:	2a69      	cmp	r2, #105	; 0x69
 80148f4:	d027      	beq.n	8014946 <_strtod_l+0x356>
 80148f6:	dc24      	bgt.n	8014942 <_strtod_l+0x352>
 80148f8:	2a49      	cmp	r2, #73	; 0x49
 80148fa:	d024      	beq.n	8014946 <_strtod_l+0x356>
 80148fc:	2a4e      	cmp	r2, #78	; 0x4e
 80148fe:	f47f aed9 	bne.w	80146b4 <_strtod_l+0xc4>
 8014902:	499f      	ldr	r1, [pc, #636]	; (8014b80 <_strtod_l+0x590>)
 8014904:	a817      	add	r0, sp, #92	; 0x5c
 8014906:	f001 ff6b 	bl	80167e0 <__match>
 801490a:	2800      	cmp	r0, #0
 801490c:	f43f aed2 	beq.w	80146b4 <_strtod_l+0xc4>
 8014910:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014912:	781b      	ldrb	r3, [r3, #0]
 8014914:	2b28      	cmp	r3, #40	; 0x28
 8014916:	d12d      	bne.n	8014974 <_strtod_l+0x384>
 8014918:	499a      	ldr	r1, [pc, #616]	; (8014b84 <_strtod_l+0x594>)
 801491a:	aa1a      	add	r2, sp, #104	; 0x68
 801491c:	a817      	add	r0, sp, #92	; 0x5c
 801491e:	f001 ff73 	bl	8016808 <__hexnan>
 8014922:	2805      	cmp	r0, #5
 8014924:	d126      	bne.n	8014974 <_strtod_l+0x384>
 8014926:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014928:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801492c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8014930:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014934:	e6a0      	b.n	8014678 <_strtod_l+0x88>
 8014936:	210a      	movs	r1, #10
 8014938:	fb01 2e0e 	mla	lr, r1, lr, r2
 801493c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8014940:	e7b9      	b.n	80148b6 <_strtod_l+0x2c6>
 8014942:	2a6e      	cmp	r2, #110	; 0x6e
 8014944:	e7db      	b.n	80148fe <_strtod_l+0x30e>
 8014946:	4990      	ldr	r1, [pc, #576]	; (8014b88 <_strtod_l+0x598>)
 8014948:	a817      	add	r0, sp, #92	; 0x5c
 801494a:	f001 ff49 	bl	80167e0 <__match>
 801494e:	2800      	cmp	r0, #0
 8014950:	f43f aeb0 	beq.w	80146b4 <_strtod_l+0xc4>
 8014954:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014956:	498d      	ldr	r1, [pc, #564]	; (8014b8c <_strtod_l+0x59c>)
 8014958:	3b01      	subs	r3, #1
 801495a:	a817      	add	r0, sp, #92	; 0x5c
 801495c:	9317      	str	r3, [sp, #92]	; 0x5c
 801495e:	f001 ff3f 	bl	80167e0 <__match>
 8014962:	b910      	cbnz	r0, 801496a <_strtod_l+0x37a>
 8014964:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014966:	3301      	adds	r3, #1
 8014968:	9317      	str	r3, [sp, #92]	; 0x5c
 801496a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8014b9c <_strtod_l+0x5ac>
 801496e:	f04f 0a00 	mov.w	sl, #0
 8014972:	e681      	b.n	8014678 <_strtod_l+0x88>
 8014974:	4886      	ldr	r0, [pc, #536]	; (8014b90 <_strtod_l+0x5a0>)
 8014976:	f002 feb3 	bl	80176e0 <nan>
 801497a:	ec5b ab10 	vmov	sl, fp, d0
 801497e:	e67b      	b.n	8014678 <_strtod_l+0x88>
 8014980:	9b05      	ldr	r3, [sp, #20]
 8014982:	9807      	ldr	r0, [sp, #28]
 8014984:	1af3      	subs	r3, r6, r3
 8014986:	2f00      	cmp	r7, #0
 8014988:	bf08      	it	eq
 801498a:	462f      	moveq	r7, r5
 801498c:	2d10      	cmp	r5, #16
 801498e:	9306      	str	r3, [sp, #24]
 8014990:	46a8      	mov	r8, r5
 8014992:	bfa8      	it	ge
 8014994:	f04f 0810 	movge.w	r8, #16
 8014998:	f7eb fdc4 	bl	8000524 <__aeabi_ui2d>
 801499c:	2d09      	cmp	r5, #9
 801499e:	4682      	mov	sl, r0
 80149a0:	468b      	mov	fp, r1
 80149a2:	dd13      	ble.n	80149cc <_strtod_l+0x3dc>
 80149a4:	4b7b      	ldr	r3, [pc, #492]	; (8014b94 <_strtod_l+0x5a4>)
 80149a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80149aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80149ae:	f7eb fe33 	bl	8000618 <__aeabi_dmul>
 80149b2:	4682      	mov	sl, r0
 80149b4:	4648      	mov	r0, r9
 80149b6:	468b      	mov	fp, r1
 80149b8:	f7eb fdb4 	bl	8000524 <__aeabi_ui2d>
 80149bc:	4602      	mov	r2, r0
 80149be:	460b      	mov	r3, r1
 80149c0:	4650      	mov	r0, sl
 80149c2:	4659      	mov	r1, fp
 80149c4:	f7eb fc72 	bl	80002ac <__adddf3>
 80149c8:	4682      	mov	sl, r0
 80149ca:	468b      	mov	fp, r1
 80149cc:	2d0f      	cmp	r5, #15
 80149ce:	dc38      	bgt.n	8014a42 <_strtod_l+0x452>
 80149d0:	9b06      	ldr	r3, [sp, #24]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	f43f ae50 	beq.w	8014678 <_strtod_l+0x88>
 80149d8:	dd24      	ble.n	8014a24 <_strtod_l+0x434>
 80149da:	2b16      	cmp	r3, #22
 80149dc:	dc0b      	bgt.n	80149f6 <_strtod_l+0x406>
 80149de:	496d      	ldr	r1, [pc, #436]	; (8014b94 <_strtod_l+0x5a4>)
 80149e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80149e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149e8:	4652      	mov	r2, sl
 80149ea:	465b      	mov	r3, fp
 80149ec:	f7eb fe14 	bl	8000618 <__aeabi_dmul>
 80149f0:	4682      	mov	sl, r0
 80149f2:	468b      	mov	fp, r1
 80149f4:	e640      	b.n	8014678 <_strtod_l+0x88>
 80149f6:	9a06      	ldr	r2, [sp, #24]
 80149f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80149fc:	4293      	cmp	r3, r2
 80149fe:	db20      	blt.n	8014a42 <_strtod_l+0x452>
 8014a00:	4c64      	ldr	r4, [pc, #400]	; (8014b94 <_strtod_l+0x5a4>)
 8014a02:	f1c5 050f 	rsb	r5, r5, #15
 8014a06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014a0a:	4652      	mov	r2, sl
 8014a0c:	465b      	mov	r3, fp
 8014a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a12:	f7eb fe01 	bl	8000618 <__aeabi_dmul>
 8014a16:	9b06      	ldr	r3, [sp, #24]
 8014a18:	1b5d      	subs	r5, r3, r5
 8014a1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014a1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014a22:	e7e3      	b.n	80149ec <_strtod_l+0x3fc>
 8014a24:	9b06      	ldr	r3, [sp, #24]
 8014a26:	3316      	adds	r3, #22
 8014a28:	db0b      	blt.n	8014a42 <_strtod_l+0x452>
 8014a2a:	9b05      	ldr	r3, [sp, #20]
 8014a2c:	1b9e      	subs	r6, r3, r6
 8014a2e:	4b59      	ldr	r3, [pc, #356]	; (8014b94 <_strtod_l+0x5a4>)
 8014a30:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8014a34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014a38:	4650      	mov	r0, sl
 8014a3a:	4659      	mov	r1, fp
 8014a3c:	f7eb ff16 	bl	800086c <__aeabi_ddiv>
 8014a40:	e7d6      	b.n	80149f0 <_strtod_l+0x400>
 8014a42:	9b06      	ldr	r3, [sp, #24]
 8014a44:	eba5 0808 	sub.w	r8, r5, r8
 8014a48:	4498      	add	r8, r3
 8014a4a:	f1b8 0f00 	cmp.w	r8, #0
 8014a4e:	dd74      	ble.n	8014b3a <_strtod_l+0x54a>
 8014a50:	f018 030f 	ands.w	r3, r8, #15
 8014a54:	d00a      	beq.n	8014a6c <_strtod_l+0x47c>
 8014a56:	494f      	ldr	r1, [pc, #316]	; (8014b94 <_strtod_l+0x5a4>)
 8014a58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014a5c:	4652      	mov	r2, sl
 8014a5e:	465b      	mov	r3, fp
 8014a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a64:	f7eb fdd8 	bl	8000618 <__aeabi_dmul>
 8014a68:	4682      	mov	sl, r0
 8014a6a:	468b      	mov	fp, r1
 8014a6c:	f038 080f 	bics.w	r8, r8, #15
 8014a70:	d04f      	beq.n	8014b12 <_strtod_l+0x522>
 8014a72:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8014a76:	dd22      	ble.n	8014abe <_strtod_l+0x4ce>
 8014a78:	2500      	movs	r5, #0
 8014a7a:	462e      	mov	r6, r5
 8014a7c:	9507      	str	r5, [sp, #28]
 8014a7e:	9505      	str	r5, [sp, #20]
 8014a80:	2322      	movs	r3, #34	; 0x22
 8014a82:	f8df b118 	ldr.w	fp, [pc, #280]	; 8014b9c <_strtod_l+0x5ac>
 8014a86:	6023      	str	r3, [r4, #0]
 8014a88:	f04f 0a00 	mov.w	sl, #0
 8014a8c:	9b07      	ldr	r3, [sp, #28]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	f43f adf2 	beq.w	8014678 <_strtod_l+0x88>
 8014a94:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014a96:	4620      	mov	r0, r4
 8014a98:	f001 ffce 	bl	8016a38 <_Bfree>
 8014a9c:	9905      	ldr	r1, [sp, #20]
 8014a9e:	4620      	mov	r0, r4
 8014aa0:	f001 ffca 	bl	8016a38 <_Bfree>
 8014aa4:	4631      	mov	r1, r6
 8014aa6:	4620      	mov	r0, r4
 8014aa8:	f001 ffc6 	bl	8016a38 <_Bfree>
 8014aac:	9907      	ldr	r1, [sp, #28]
 8014aae:	4620      	mov	r0, r4
 8014ab0:	f001 ffc2 	bl	8016a38 <_Bfree>
 8014ab4:	4629      	mov	r1, r5
 8014ab6:	4620      	mov	r0, r4
 8014ab8:	f001 ffbe 	bl	8016a38 <_Bfree>
 8014abc:	e5dc      	b.n	8014678 <_strtod_l+0x88>
 8014abe:	4b36      	ldr	r3, [pc, #216]	; (8014b98 <_strtod_l+0x5a8>)
 8014ac0:	9304      	str	r3, [sp, #16]
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014ac8:	4650      	mov	r0, sl
 8014aca:	4659      	mov	r1, fp
 8014acc:	4699      	mov	r9, r3
 8014ace:	f1b8 0f01 	cmp.w	r8, #1
 8014ad2:	dc21      	bgt.n	8014b18 <_strtod_l+0x528>
 8014ad4:	b10b      	cbz	r3, 8014ada <_strtod_l+0x4ea>
 8014ad6:	4682      	mov	sl, r0
 8014ad8:	468b      	mov	fp, r1
 8014ada:	4b2f      	ldr	r3, [pc, #188]	; (8014b98 <_strtod_l+0x5a8>)
 8014adc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014ae0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8014ae4:	4652      	mov	r2, sl
 8014ae6:	465b      	mov	r3, fp
 8014ae8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8014aec:	f7eb fd94 	bl	8000618 <__aeabi_dmul>
 8014af0:	4b2a      	ldr	r3, [pc, #168]	; (8014b9c <_strtod_l+0x5ac>)
 8014af2:	460a      	mov	r2, r1
 8014af4:	400b      	ands	r3, r1
 8014af6:	492a      	ldr	r1, [pc, #168]	; (8014ba0 <_strtod_l+0x5b0>)
 8014af8:	428b      	cmp	r3, r1
 8014afa:	4682      	mov	sl, r0
 8014afc:	d8bc      	bhi.n	8014a78 <_strtod_l+0x488>
 8014afe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014b02:	428b      	cmp	r3, r1
 8014b04:	bf86      	itte	hi
 8014b06:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8014ba4 <_strtod_l+0x5b4>
 8014b0a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8014b0e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8014b12:	2300      	movs	r3, #0
 8014b14:	9304      	str	r3, [sp, #16]
 8014b16:	e084      	b.n	8014c22 <_strtod_l+0x632>
 8014b18:	f018 0f01 	tst.w	r8, #1
 8014b1c:	d005      	beq.n	8014b2a <_strtod_l+0x53a>
 8014b1e:	9b04      	ldr	r3, [sp, #16]
 8014b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b24:	f7eb fd78 	bl	8000618 <__aeabi_dmul>
 8014b28:	2301      	movs	r3, #1
 8014b2a:	9a04      	ldr	r2, [sp, #16]
 8014b2c:	3208      	adds	r2, #8
 8014b2e:	f109 0901 	add.w	r9, r9, #1
 8014b32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014b36:	9204      	str	r2, [sp, #16]
 8014b38:	e7c9      	b.n	8014ace <_strtod_l+0x4de>
 8014b3a:	d0ea      	beq.n	8014b12 <_strtod_l+0x522>
 8014b3c:	f1c8 0800 	rsb	r8, r8, #0
 8014b40:	f018 020f 	ands.w	r2, r8, #15
 8014b44:	d00a      	beq.n	8014b5c <_strtod_l+0x56c>
 8014b46:	4b13      	ldr	r3, [pc, #76]	; (8014b94 <_strtod_l+0x5a4>)
 8014b48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014b4c:	4650      	mov	r0, sl
 8014b4e:	4659      	mov	r1, fp
 8014b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b54:	f7eb fe8a 	bl	800086c <__aeabi_ddiv>
 8014b58:	4682      	mov	sl, r0
 8014b5a:	468b      	mov	fp, r1
 8014b5c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014b60:	d0d7      	beq.n	8014b12 <_strtod_l+0x522>
 8014b62:	f1b8 0f1f 	cmp.w	r8, #31
 8014b66:	dd1f      	ble.n	8014ba8 <_strtod_l+0x5b8>
 8014b68:	2500      	movs	r5, #0
 8014b6a:	462e      	mov	r6, r5
 8014b6c:	9507      	str	r5, [sp, #28]
 8014b6e:	9505      	str	r5, [sp, #20]
 8014b70:	2322      	movs	r3, #34	; 0x22
 8014b72:	f04f 0a00 	mov.w	sl, #0
 8014b76:	f04f 0b00 	mov.w	fp, #0
 8014b7a:	6023      	str	r3, [r4, #0]
 8014b7c:	e786      	b.n	8014a8c <_strtod_l+0x49c>
 8014b7e:	bf00      	nop
 8014b80:	08019c2d 	.word	0x08019c2d
 8014b84:	08019c68 	.word	0x08019c68
 8014b88:	08019c25 	.word	0x08019c25
 8014b8c:	08019cab 	.word	0x08019cab
 8014b90:	08019f58 	.word	0x08019f58
 8014b94:	08019e38 	.word	0x08019e38
 8014b98:	08019e10 	.word	0x08019e10
 8014b9c:	7ff00000 	.word	0x7ff00000
 8014ba0:	7ca00000 	.word	0x7ca00000
 8014ba4:	7fefffff 	.word	0x7fefffff
 8014ba8:	f018 0310 	ands.w	r3, r8, #16
 8014bac:	bf18      	it	ne
 8014bae:	236a      	movne	r3, #106	; 0x6a
 8014bb0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8014f60 <_strtod_l+0x970>
 8014bb4:	9304      	str	r3, [sp, #16]
 8014bb6:	4650      	mov	r0, sl
 8014bb8:	4659      	mov	r1, fp
 8014bba:	2300      	movs	r3, #0
 8014bbc:	f018 0f01 	tst.w	r8, #1
 8014bc0:	d004      	beq.n	8014bcc <_strtod_l+0x5dc>
 8014bc2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014bc6:	f7eb fd27 	bl	8000618 <__aeabi_dmul>
 8014bca:	2301      	movs	r3, #1
 8014bcc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8014bd0:	f109 0908 	add.w	r9, r9, #8
 8014bd4:	d1f2      	bne.n	8014bbc <_strtod_l+0x5cc>
 8014bd6:	b10b      	cbz	r3, 8014bdc <_strtod_l+0x5ec>
 8014bd8:	4682      	mov	sl, r0
 8014bda:	468b      	mov	fp, r1
 8014bdc:	9b04      	ldr	r3, [sp, #16]
 8014bde:	b1c3      	cbz	r3, 8014c12 <_strtod_l+0x622>
 8014be0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014be4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	4659      	mov	r1, fp
 8014bec:	dd11      	ble.n	8014c12 <_strtod_l+0x622>
 8014bee:	2b1f      	cmp	r3, #31
 8014bf0:	f340 8124 	ble.w	8014e3c <_strtod_l+0x84c>
 8014bf4:	2b34      	cmp	r3, #52	; 0x34
 8014bf6:	bfde      	ittt	le
 8014bf8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8014bfc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8014c00:	fa03 f202 	lslle.w	r2, r3, r2
 8014c04:	f04f 0a00 	mov.w	sl, #0
 8014c08:	bfcc      	ite	gt
 8014c0a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014c0e:	ea02 0b01 	andle.w	fp, r2, r1
 8014c12:	2200      	movs	r2, #0
 8014c14:	2300      	movs	r3, #0
 8014c16:	4650      	mov	r0, sl
 8014c18:	4659      	mov	r1, fp
 8014c1a:	f7eb ff65 	bl	8000ae8 <__aeabi_dcmpeq>
 8014c1e:	2800      	cmp	r0, #0
 8014c20:	d1a2      	bne.n	8014b68 <_strtod_l+0x578>
 8014c22:	9b07      	ldr	r3, [sp, #28]
 8014c24:	9300      	str	r3, [sp, #0]
 8014c26:	9908      	ldr	r1, [sp, #32]
 8014c28:	462b      	mov	r3, r5
 8014c2a:	463a      	mov	r2, r7
 8014c2c:	4620      	mov	r0, r4
 8014c2e:	f001 ff6b 	bl	8016b08 <__s2b>
 8014c32:	9007      	str	r0, [sp, #28]
 8014c34:	2800      	cmp	r0, #0
 8014c36:	f43f af1f 	beq.w	8014a78 <_strtod_l+0x488>
 8014c3a:	9b05      	ldr	r3, [sp, #20]
 8014c3c:	1b9e      	subs	r6, r3, r6
 8014c3e:	9b06      	ldr	r3, [sp, #24]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	bfb4      	ite	lt
 8014c44:	4633      	movlt	r3, r6
 8014c46:	2300      	movge	r3, #0
 8014c48:	930c      	str	r3, [sp, #48]	; 0x30
 8014c4a:	9b06      	ldr	r3, [sp, #24]
 8014c4c:	2500      	movs	r5, #0
 8014c4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014c52:	9312      	str	r3, [sp, #72]	; 0x48
 8014c54:	462e      	mov	r6, r5
 8014c56:	9b07      	ldr	r3, [sp, #28]
 8014c58:	4620      	mov	r0, r4
 8014c5a:	6859      	ldr	r1, [r3, #4]
 8014c5c:	f001 feac 	bl	80169b8 <_Balloc>
 8014c60:	9005      	str	r0, [sp, #20]
 8014c62:	2800      	cmp	r0, #0
 8014c64:	f43f af0c 	beq.w	8014a80 <_strtod_l+0x490>
 8014c68:	9b07      	ldr	r3, [sp, #28]
 8014c6a:	691a      	ldr	r2, [r3, #16]
 8014c6c:	3202      	adds	r2, #2
 8014c6e:	f103 010c 	add.w	r1, r3, #12
 8014c72:	0092      	lsls	r2, r2, #2
 8014c74:	300c      	adds	r0, #12
 8014c76:	f7fe fe6c 	bl	8013952 <memcpy>
 8014c7a:	ec4b ab10 	vmov	d0, sl, fp
 8014c7e:	aa1a      	add	r2, sp, #104	; 0x68
 8014c80:	a919      	add	r1, sp, #100	; 0x64
 8014c82:	4620      	mov	r0, r4
 8014c84:	f002 fa86 	bl	8017194 <__d2b>
 8014c88:	ec4b ab18 	vmov	d8, sl, fp
 8014c8c:	9018      	str	r0, [sp, #96]	; 0x60
 8014c8e:	2800      	cmp	r0, #0
 8014c90:	f43f aef6 	beq.w	8014a80 <_strtod_l+0x490>
 8014c94:	2101      	movs	r1, #1
 8014c96:	4620      	mov	r0, r4
 8014c98:	f001 ffd0 	bl	8016c3c <__i2b>
 8014c9c:	4606      	mov	r6, r0
 8014c9e:	2800      	cmp	r0, #0
 8014ca0:	f43f aeee 	beq.w	8014a80 <_strtod_l+0x490>
 8014ca4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014ca6:	9904      	ldr	r1, [sp, #16]
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	bfab      	itete	ge
 8014cac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8014cae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8014cb0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8014cb2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8014cb6:	bfac      	ite	ge
 8014cb8:	eb03 0902 	addge.w	r9, r3, r2
 8014cbc:	1ad7      	sublt	r7, r2, r3
 8014cbe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8014cc0:	eba3 0801 	sub.w	r8, r3, r1
 8014cc4:	4490      	add	r8, r2
 8014cc6:	4ba1      	ldr	r3, [pc, #644]	; (8014f4c <_strtod_l+0x95c>)
 8014cc8:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014ccc:	4598      	cmp	r8, r3
 8014cce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014cd2:	f280 80c7 	bge.w	8014e64 <_strtod_l+0x874>
 8014cd6:	eba3 0308 	sub.w	r3, r3, r8
 8014cda:	2b1f      	cmp	r3, #31
 8014cdc:	eba2 0203 	sub.w	r2, r2, r3
 8014ce0:	f04f 0101 	mov.w	r1, #1
 8014ce4:	f300 80b1 	bgt.w	8014e4a <_strtod_l+0x85a>
 8014ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8014cec:	930d      	str	r3, [sp, #52]	; 0x34
 8014cee:	2300      	movs	r3, #0
 8014cf0:	9308      	str	r3, [sp, #32]
 8014cf2:	eb09 0802 	add.w	r8, r9, r2
 8014cf6:	9b04      	ldr	r3, [sp, #16]
 8014cf8:	45c1      	cmp	r9, r8
 8014cfa:	4417      	add	r7, r2
 8014cfc:	441f      	add	r7, r3
 8014cfe:	464b      	mov	r3, r9
 8014d00:	bfa8      	it	ge
 8014d02:	4643      	movge	r3, r8
 8014d04:	42bb      	cmp	r3, r7
 8014d06:	bfa8      	it	ge
 8014d08:	463b      	movge	r3, r7
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	bfc2      	ittt	gt
 8014d0e:	eba8 0803 	subgt.w	r8, r8, r3
 8014d12:	1aff      	subgt	r7, r7, r3
 8014d14:	eba9 0903 	subgt.w	r9, r9, r3
 8014d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	dd17      	ble.n	8014d4e <_strtod_l+0x75e>
 8014d1e:	4631      	mov	r1, r6
 8014d20:	461a      	mov	r2, r3
 8014d22:	4620      	mov	r0, r4
 8014d24:	f002 f84a 	bl	8016dbc <__pow5mult>
 8014d28:	4606      	mov	r6, r0
 8014d2a:	2800      	cmp	r0, #0
 8014d2c:	f43f aea8 	beq.w	8014a80 <_strtod_l+0x490>
 8014d30:	4601      	mov	r1, r0
 8014d32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8014d34:	4620      	mov	r0, r4
 8014d36:	f001 ff97 	bl	8016c68 <__multiply>
 8014d3a:	900b      	str	r0, [sp, #44]	; 0x2c
 8014d3c:	2800      	cmp	r0, #0
 8014d3e:	f43f ae9f 	beq.w	8014a80 <_strtod_l+0x490>
 8014d42:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014d44:	4620      	mov	r0, r4
 8014d46:	f001 fe77 	bl	8016a38 <_Bfree>
 8014d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d4c:	9318      	str	r3, [sp, #96]	; 0x60
 8014d4e:	f1b8 0f00 	cmp.w	r8, #0
 8014d52:	f300 808c 	bgt.w	8014e6e <_strtod_l+0x87e>
 8014d56:	9b06      	ldr	r3, [sp, #24]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	dd08      	ble.n	8014d6e <_strtod_l+0x77e>
 8014d5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014d5e:	9905      	ldr	r1, [sp, #20]
 8014d60:	4620      	mov	r0, r4
 8014d62:	f002 f82b 	bl	8016dbc <__pow5mult>
 8014d66:	9005      	str	r0, [sp, #20]
 8014d68:	2800      	cmp	r0, #0
 8014d6a:	f43f ae89 	beq.w	8014a80 <_strtod_l+0x490>
 8014d6e:	2f00      	cmp	r7, #0
 8014d70:	dd08      	ble.n	8014d84 <_strtod_l+0x794>
 8014d72:	9905      	ldr	r1, [sp, #20]
 8014d74:	463a      	mov	r2, r7
 8014d76:	4620      	mov	r0, r4
 8014d78:	f002 f87a 	bl	8016e70 <__lshift>
 8014d7c:	9005      	str	r0, [sp, #20]
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	f43f ae7e 	beq.w	8014a80 <_strtod_l+0x490>
 8014d84:	f1b9 0f00 	cmp.w	r9, #0
 8014d88:	dd08      	ble.n	8014d9c <_strtod_l+0x7ac>
 8014d8a:	4631      	mov	r1, r6
 8014d8c:	464a      	mov	r2, r9
 8014d8e:	4620      	mov	r0, r4
 8014d90:	f002 f86e 	bl	8016e70 <__lshift>
 8014d94:	4606      	mov	r6, r0
 8014d96:	2800      	cmp	r0, #0
 8014d98:	f43f ae72 	beq.w	8014a80 <_strtod_l+0x490>
 8014d9c:	9a05      	ldr	r2, [sp, #20]
 8014d9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014da0:	4620      	mov	r0, r4
 8014da2:	f002 f8f1 	bl	8016f88 <__mdiff>
 8014da6:	4605      	mov	r5, r0
 8014da8:	2800      	cmp	r0, #0
 8014daa:	f43f ae69 	beq.w	8014a80 <_strtod_l+0x490>
 8014dae:	68c3      	ldr	r3, [r0, #12]
 8014db0:	930b      	str	r3, [sp, #44]	; 0x2c
 8014db2:	2300      	movs	r3, #0
 8014db4:	60c3      	str	r3, [r0, #12]
 8014db6:	4631      	mov	r1, r6
 8014db8:	f002 f8ca 	bl	8016f50 <__mcmp>
 8014dbc:	2800      	cmp	r0, #0
 8014dbe:	da60      	bge.n	8014e82 <_strtod_l+0x892>
 8014dc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dc2:	ea53 030a 	orrs.w	r3, r3, sl
 8014dc6:	f040 8082 	bne.w	8014ece <_strtod_l+0x8de>
 8014dca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d17d      	bne.n	8014ece <_strtod_l+0x8de>
 8014dd2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014dd6:	0d1b      	lsrs	r3, r3, #20
 8014dd8:	051b      	lsls	r3, r3, #20
 8014dda:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014dde:	d976      	bls.n	8014ece <_strtod_l+0x8de>
 8014de0:	696b      	ldr	r3, [r5, #20]
 8014de2:	b913      	cbnz	r3, 8014dea <_strtod_l+0x7fa>
 8014de4:	692b      	ldr	r3, [r5, #16]
 8014de6:	2b01      	cmp	r3, #1
 8014de8:	dd71      	ble.n	8014ece <_strtod_l+0x8de>
 8014dea:	4629      	mov	r1, r5
 8014dec:	2201      	movs	r2, #1
 8014dee:	4620      	mov	r0, r4
 8014df0:	f002 f83e 	bl	8016e70 <__lshift>
 8014df4:	4631      	mov	r1, r6
 8014df6:	4605      	mov	r5, r0
 8014df8:	f002 f8aa 	bl	8016f50 <__mcmp>
 8014dfc:	2800      	cmp	r0, #0
 8014dfe:	dd66      	ble.n	8014ece <_strtod_l+0x8de>
 8014e00:	9904      	ldr	r1, [sp, #16]
 8014e02:	4a53      	ldr	r2, [pc, #332]	; (8014f50 <_strtod_l+0x960>)
 8014e04:	465b      	mov	r3, fp
 8014e06:	2900      	cmp	r1, #0
 8014e08:	f000 8081 	beq.w	8014f0e <_strtod_l+0x91e>
 8014e0c:	ea02 010b 	and.w	r1, r2, fp
 8014e10:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014e14:	dc7b      	bgt.n	8014f0e <_strtod_l+0x91e>
 8014e16:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014e1a:	f77f aea9 	ble.w	8014b70 <_strtod_l+0x580>
 8014e1e:	4b4d      	ldr	r3, [pc, #308]	; (8014f54 <_strtod_l+0x964>)
 8014e20:	4650      	mov	r0, sl
 8014e22:	4659      	mov	r1, fp
 8014e24:	2200      	movs	r2, #0
 8014e26:	f7eb fbf7 	bl	8000618 <__aeabi_dmul>
 8014e2a:	460b      	mov	r3, r1
 8014e2c:	4303      	orrs	r3, r0
 8014e2e:	bf08      	it	eq
 8014e30:	2322      	moveq	r3, #34	; 0x22
 8014e32:	4682      	mov	sl, r0
 8014e34:	468b      	mov	fp, r1
 8014e36:	bf08      	it	eq
 8014e38:	6023      	streq	r3, [r4, #0]
 8014e3a:	e62b      	b.n	8014a94 <_strtod_l+0x4a4>
 8014e3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014e40:	fa02 f303 	lsl.w	r3, r2, r3
 8014e44:	ea03 0a0a 	and.w	sl, r3, sl
 8014e48:	e6e3      	b.n	8014c12 <_strtod_l+0x622>
 8014e4a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8014e4e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8014e52:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8014e56:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8014e5a:	fa01 f308 	lsl.w	r3, r1, r8
 8014e5e:	9308      	str	r3, [sp, #32]
 8014e60:	910d      	str	r1, [sp, #52]	; 0x34
 8014e62:	e746      	b.n	8014cf2 <_strtod_l+0x702>
 8014e64:	2300      	movs	r3, #0
 8014e66:	9308      	str	r3, [sp, #32]
 8014e68:	2301      	movs	r3, #1
 8014e6a:	930d      	str	r3, [sp, #52]	; 0x34
 8014e6c:	e741      	b.n	8014cf2 <_strtod_l+0x702>
 8014e6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014e70:	4642      	mov	r2, r8
 8014e72:	4620      	mov	r0, r4
 8014e74:	f001 fffc 	bl	8016e70 <__lshift>
 8014e78:	9018      	str	r0, [sp, #96]	; 0x60
 8014e7a:	2800      	cmp	r0, #0
 8014e7c:	f47f af6b 	bne.w	8014d56 <_strtod_l+0x766>
 8014e80:	e5fe      	b.n	8014a80 <_strtod_l+0x490>
 8014e82:	465f      	mov	r7, fp
 8014e84:	d16e      	bne.n	8014f64 <_strtod_l+0x974>
 8014e86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014e88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014e8c:	b342      	cbz	r2, 8014ee0 <_strtod_l+0x8f0>
 8014e8e:	4a32      	ldr	r2, [pc, #200]	; (8014f58 <_strtod_l+0x968>)
 8014e90:	4293      	cmp	r3, r2
 8014e92:	d128      	bne.n	8014ee6 <_strtod_l+0x8f6>
 8014e94:	9b04      	ldr	r3, [sp, #16]
 8014e96:	4651      	mov	r1, sl
 8014e98:	b1eb      	cbz	r3, 8014ed6 <_strtod_l+0x8e6>
 8014e9a:	4b2d      	ldr	r3, [pc, #180]	; (8014f50 <_strtod_l+0x960>)
 8014e9c:	403b      	ands	r3, r7
 8014e9e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014ea2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014ea6:	d819      	bhi.n	8014edc <_strtod_l+0x8ec>
 8014ea8:	0d1b      	lsrs	r3, r3, #20
 8014eaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014eae:	fa02 f303 	lsl.w	r3, r2, r3
 8014eb2:	4299      	cmp	r1, r3
 8014eb4:	d117      	bne.n	8014ee6 <_strtod_l+0x8f6>
 8014eb6:	4b29      	ldr	r3, [pc, #164]	; (8014f5c <_strtod_l+0x96c>)
 8014eb8:	429f      	cmp	r7, r3
 8014eba:	d102      	bne.n	8014ec2 <_strtod_l+0x8d2>
 8014ebc:	3101      	adds	r1, #1
 8014ebe:	f43f addf 	beq.w	8014a80 <_strtod_l+0x490>
 8014ec2:	4b23      	ldr	r3, [pc, #140]	; (8014f50 <_strtod_l+0x960>)
 8014ec4:	403b      	ands	r3, r7
 8014ec6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014eca:	f04f 0a00 	mov.w	sl, #0
 8014ece:	9b04      	ldr	r3, [sp, #16]
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d1a4      	bne.n	8014e1e <_strtod_l+0x82e>
 8014ed4:	e5de      	b.n	8014a94 <_strtod_l+0x4a4>
 8014ed6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014eda:	e7ea      	b.n	8014eb2 <_strtod_l+0x8c2>
 8014edc:	4613      	mov	r3, r2
 8014ede:	e7e8      	b.n	8014eb2 <_strtod_l+0x8c2>
 8014ee0:	ea53 030a 	orrs.w	r3, r3, sl
 8014ee4:	d08c      	beq.n	8014e00 <_strtod_l+0x810>
 8014ee6:	9b08      	ldr	r3, [sp, #32]
 8014ee8:	b1db      	cbz	r3, 8014f22 <_strtod_l+0x932>
 8014eea:	423b      	tst	r3, r7
 8014eec:	d0ef      	beq.n	8014ece <_strtod_l+0x8de>
 8014eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014ef0:	9a04      	ldr	r2, [sp, #16]
 8014ef2:	4650      	mov	r0, sl
 8014ef4:	4659      	mov	r1, fp
 8014ef6:	b1c3      	cbz	r3, 8014f2a <_strtod_l+0x93a>
 8014ef8:	f7ff fb5c 	bl	80145b4 <sulp>
 8014efc:	4602      	mov	r2, r0
 8014efe:	460b      	mov	r3, r1
 8014f00:	ec51 0b18 	vmov	r0, r1, d8
 8014f04:	f7eb f9d2 	bl	80002ac <__adddf3>
 8014f08:	4682      	mov	sl, r0
 8014f0a:	468b      	mov	fp, r1
 8014f0c:	e7df      	b.n	8014ece <_strtod_l+0x8de>
 8014f0e:	4013      	ands	r3, r2
 8014f10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014f14:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014f18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014f1c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8014f20:	e7d5      	b.n	8014ece <_strtod_l+0x8de>
 8014f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014f24:	ea13 0f0a 	tst.w	r3, sl
 8014f28:	e7e0      	b.n	8014eec <_strtod_l+0x8fc>
 8014f2a:	f7ff fb43 	bl	80145b4 <sulp>
 8014f2e:	4602      	mov	r2, r0
 8014f30:	460b      	mov	r3, r1
 8014f32:	ec51 0b18 	vmov	r0, r1, d8
 8014f36:	f7eb f9b7 	bl	80002a8 <__aeabi_dsub>
 8014f3a:	2200      	movs	r2, #0
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	4682      	mov	sl, r0
 8014f40:	468b      	mov	fp, r1
 8014f42:	f7eb fdd1 	bl	8000ae8 <__aeabi_dcmpeq>
 8014f46:	2800      	cmp	r0, #0
 8014f48:	d0c1      	beq.n	8014ece <_strtod_l+0x8de>
 8014f4a:	e611      	b.n	8014b70 <_strtod_l+0x580>
 8014f4c:	fffffc02 	.word	0xfffffc02
 8014f50:	7ff00000 	.word	0x7ff00000
 8014f54:	39500000 	.word	0x39500000
 8014f58:	000fffff 	.word	0x000fffff
 8014f5c:	7fefffff 	.word	0x7fefffff
 8014f60:	08019c80 	.word	0x08019c80
 8014f64:	4631      	mov	r1, r6
 8014f66:	4628      	mov	r0, r5
 8014f68:	f002 f970 	bl	801724c <__ratio>
 8014f6c:	ec59 8b10 	vmov	r8, r9, d0
 8014f70:	ee10 0a10 	vmov	r0, s0
 8014f74:	2200      	movs	r2, #0
 8014f76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014f7a:	4649      	mov	r1, r9
 8014f7c:	f7eb fdc8 	bl	8000b10 <__aeabi_dcmple>
 8014f80:	2800      	cmp	r0, #0
 8014f82:	d07a      	beq.n	801507a <_strtod_l+0xa8a>
 8014f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d04a      	beq.n	8015020 <_strtod_l+0xa30>
 8014f8a:	4b95      	ldr	r3, [pc, #596]	; (80151e0 <_strtod_l+0xbf0>)
 8014f8c:	2200      	movs	r2, #0
 8014f8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014f92:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80151e0 <_strtod_l+0xbf0>
 8014f96:	f04f 0800 	mov.w	r8, #0
 8014f9a:	4b92      	ldr	r3, [pc, #584]	; (80151e4 <_strtod_l+0xbf4>)
 8014f9c:	403b      	ands	r3, r7
 8014f9e:	930d      	str	r3, [sp, #52]	; 0x34
 8014fa0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014fa2:	4b91      	ldr	r3, [pc, #580]	; (80151e8 <_strtod_l+0xbf8>)
 8014fa4:	429a      	cmp	r2, r3
 8014fa6:	f040 80b0 	bne.w	801510a <_strtod_l+0xb1a>
 8014faa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014fae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8014fb2:	ec4b ab10 	vmov	d0, sl, fp
 8014fb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014fba:	f002 f86f 	bl	801709c <__ulp>
 8014fbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014fc2:	ec53 2b10 	vmov	r2, r3, d0
 8014fc6:	f7eb fb27 	bl	8000618 <__aeabi_dmul>
 8014fca:	4652      	mov	r2, sl
 8014fcc:	465b      	mov	r3, fp
 8014fce:	f7eb f96d 	bl	80002ac <__adddf3>
 8014fd2:	460b      	mov	r3, r1
 8014fd4:	4983      	ldr	r1, [pc, #524]	; (80151e4 <_strtod_l+0xbf4>)
 8014fd6:	4a85      	ldr	r2, [pc, #532]	; (80151ec <_strtod_l+0xbfc>)
 8014fd8:	4019      	ands	r1, r3
 8014fda:	4291      	cmp	r1, r2
 8014fdc:	4682      	mov	sl, r0
 8014fde:	d960      	bls.n	80150a2 <_strtod_l+0xab2>
 8014fe0:	ee18 3a90 	vmov	r3, s17
 8014fe4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014fe8:	4293      	cmp	r3, r2
 8014fea:	d104      	bne.n	8014ff6 <_strtod_l+0xa06>
 8014fec:	ee18 3a10 	vmov	r3, s16
 8014ff0:	3301      	adds	r3, #1
 8014ff2:	f43f ad45 	beq.w	8014a80 <_strtod_l+0x490>
 8014ff6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80151f8 <_strtod_l+0xc08>
 8014ffa:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8014ffe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015000:	4620      	mov	r0, r4
 8015002:	f001 fd19 	bl	8016a38 <_Bfree>
 8015006:	9905      	ldr	r1, [sp, #20]
 8015008:	4620      	mov	r0, r4
 801500a:	f001 fd15 	bl	8016a38 <_Bfree>
 801500e:	4631      	mov	r1, r6
 8015010:	4620      	mov	r0, r4
 8015012:	f001 fd11 	bl	8016a38 <_Bfree>
 8015016:	4629      	mov	r1, r5
 8015018:	4620      	mov	r0, r4
 801501a:	f001 fd0d 	bl	8016a38 <_Bfree>
 801501e:	e61a      	b.n	8014c56 <_strtod_l+0x666>
 8015020:	f1ba 0f00 	cmp.w	sl, #0
 8015024:	d11b      	bne.n	801505e <_strtod_l+0xa6e>
 8015026:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801502a:	b9f3      	cbnz	r3, 801506a <_strtod_l+0xa7a>
 801502c:	4b6c      	ldr	r3, [pc, #432]	; (80151e0 <_strtod_l+0xbf0>)
 801502e:	2200      	movs	r2, #0
 8015030:	4640      	mov	r0, r8
 8015032:	4649      	mov	r1, r9
 8015034:	f7eb fd62 	bl	8000afc <__aeabi_dcmplt>
 8015038:	b9d0      	cbnz	r0, 8015070 <_strtod_l+0xa80>
 801503a:	4640      	mov	r0, r8
 801503c:	4649      	mov	r1, r9
 801503e:	4b6c      	ldr	r3, [pc, #432]	; (80151f0 <_strtod_l+0xc00>)
 8015040:	2200      	movs	r2, #0
 8015042:	f7eb fae9 	bl	8000618 <__aeabi_dmul>
 8015046:	4680      	mov	r8, r0
 8015048:	4689      	mov	r9, r1
 801504a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801504e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8015052:	9315      	str	r3, [sp, #84]	; 0x54
 8015054:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015058:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801505c:	e79d      	b.n	8014f9a <_strtod_l+0x9aa>
 801505e:	f1ba 0f01 	cmp.w	sl, #1
 8015062:	d102      	bne.n	801506a <_strtod_l+0xa7a>
 8015064:	2f00      	cmp	r7, #0
 8015066:	f43f ad83 	beq.w	8014b70 <_strtod_l+0x580>
 801506a:	4b62      	ldr	r3, [pc, #392]	; (80151f4 <_strtod_l+0xc04>)
 801506c:	2200      	movs	r2, #0
 801506e:	e78e      	b.n	8014f8e <_strtod_l+0x99e>
 8015070:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80151f0 <_strtod_l+0xc00>
 8015074:	f04f 0800 	mov.w	r8, #0
 8015078:	e7e7      	b.n	801504a <_strtod_l+0xa5a>
 801507a:	4b5d      	ldr	r3, [pc, #372]	; (80151f0 <_strtod_l+0xc00>)
 801507c:	4640      	mov	r0, r8
 801507e:	4649      	mov	r1, r9
 8015080:	2200      	movs	r2, #0
 8015082:	f7eb fac9 	bl	8000618 <__aeabi_dmul>
 8015086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015088:	4680      	mov	r8, r0
 801508a:	4689      	mov	r9, r1
 801508c:	b933      	cbnz	r3, 801509c <_strtod_l+0xaac>
 801508e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015092:	900e      	str	r0, [sp, #56]	; 0x38
 8015094:	930f      	str	r3, [sp, #60]	; 0x3c
 8015096:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801509a:	e7dd      	b.n	8015058 <_strtod_l+0xa68>
 801509c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80150a0:	e7f9      	b.n	8015096 <_strtod_l+0xaa6>
 80150a2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80150a6:	9b04      	ldr	r3, [sp, #16]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d1a8      	bne.n	8014ffe <_strtod_l+0xa0e>
 80150ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80150b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80150b2:	0d1b      	lsrs	r3, r3, #20
 80150b4:	051b      	lsls	r3, r3, #20
 80150b6:	429a      	cmp	r2, r3
 80150b8:	d1a1      	bne.n	8014ffe <_strtod_l+0xa0e>
 80150ba:	4640      	mov	r0, r8
 80150bc:	4649      	mov	r1, r9
 80150be:	f7eb fe5b 	bl	8000d78 <__aeabi_d2lz>
 80150c2:	f7eb fa7b 	bl	80005bc <__aeabi_l2d>
 80150c6:	4602      	mov	r2, r0
 80150c8:	460b      	mov	r3, r1
 80150ca:	4640      	mov	r0, r8
 80150cc:	4649      	mov	r1, r9
 80150ce:	f7eb f8eb 	bl	80002a8 <__aeabi_dsub>
 80150d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80150d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80150d8:	ea43 030a 	orr.w	r3, r3, sl
 80150dc:	4313      	orrs	r3, r2
 80150de:	4680      	mov	r8, r0
 80150e0:	4689      	mov	r9, r1
 80150e2:	d055      	beq.n	8015190 <_strtod_l+0xba0>
 80150e4:	a336      	add	r3, pc, #216	; (adr r3, 80151c0 <_strtod_l+0xbd0>)
 80150e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150ea:	f7eb fd07 	bl	8000afc <__aeabi_dcmplt>
 80150ee:	2800      	cmp	r0, #0
 80150f0:	f47f acd0 	bne.w	8014a94 <_strtod_l+0x4a4>
 80150f4:	a334      	add	r3, pc, #208	; (adr r3, 80151c8 <_strtod_l+0xbd8>)
 80150f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150fa:	4640      	mov	r0, r8
 80150fc:	4649      	mov	r1, r9
 80150fe:	f7eb fd1b 	bl	8000b38 <__aeabi_dcmpgt>
 8015102:	2800      	cmp	r0, #0
 8015104:	f43f af7b 	beq.w	8014ffe <_strtod_l+0xa0e>
 8015108:	e4c4      	b.n	8014a94 <_strtod_l+0x4a4>
 801510a:	9b04      	ldr	r3, [sp, #16]
 801510c:	b333      	cbz	r3, 801515c <_strtod_l+0xb6c>
 801510e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015110:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015114:	d822      	bhi.n	801515c <_strtod_l+0xb6c>
 8015116:	a32e      	add	r3, pc, #184	; (adr r3, 80151d0 <_strtod_l+0xbe0>)
 8015118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801511c:	4640      	mov	r0, r8
 801511e:	4649      	mov	r1, r9
 8015120:	f7eb fcf6 	bl	8000b10 <__aeabi_dcmple>
 8015124:	b1a0      	cbz	r0, 8015150 <_strtod_l+0xb60>
 8015126:	4649      	mov	r1, r9
 8015128:	4640      	mov	r0, r8
 801512a:	f7eb fd4d 	bl	8000bc8 <__aeabi_d2uiz>
 801512e:	2801      	cmp	r0, #1
 8015130:	bf38      	it	cc
 8015132:	2001      	movcc	r0, #1
 8015134:	f7eb f9f6 	bl	8000524 <__aeabi_ui2d>
 8015138:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801513a:	4680      	mov	r8, r0
 801513c:	4689      	mov	r9, r1
 801513e:	bb23      	cbnz	r3, 801518a <_strtod_l+0xb9a>
 8015140:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015144:	9010      	str	r0, [sp, #64]	; 0x40
 8015146:	9311      	str	r3, [sp, #68]	; 0x44
 8015148:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801514c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015152:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015154:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8015158:	1a9b      	subs	r3, r3, r2
 801515a:	9309      	str	r3, [sp, #36]	; 0x24
 801515c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015160:	eeb0 0a48 	vmov.f32	s0, s16
 8015164:	eef0 0a68 	vmov.f32	s1, s17
 8015168:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801516c:	f001 ff96 	bl	801709c <__ulp>
 8015170:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015174:	ec53 2b10 	vmov	r2, r3, d0
 8015178:	f7eb fa4e 	bl	8000618 <__aeabi_dmul>
 801517c:	ec53 2b18 	vmov	r2, r3, d8
 8015180:	f7eb f894 	bl	80002ac <__adddf3>
 8015184:	4682      	mov	sl, r0
 8015186:	468b      	mov	fp, r1
 8015188:	e78d      	b.n	80150a6 <_strtod_l+0xab6>
 801518a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801518e:	e7db      	b.n	8015148 <_strtod_l+0xb58>
 8015190:	a311      	add	r3, pc, #68	; (adr r3, 80151d8 <_strtod_l+0xbe8>)
 8015192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015196:	f7eb fcb1 	bl	8000afc <__aeabi_dcmplt>
 801519a:	e7b2      	b.n	8015102 <_strtod_l+0xb12>
 801519c:	2300      	movs	r3, #0
 801519e:	930a      	str	r3, [sp, #40]	; 0x28
 80151a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80151a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80151a4:	6013      	str	r3, [r2, #0]
 80151a6:	f7ff ba6b 	b.w	8014680 <_strtod_l+0x90>
 80151aa:	2a65      	cmp	r2, #101	; 0x65
 80151ac:	f43f ab5f 	beq.w	801486e <_strtod_l+0x27e>
 80151b0:	2a45      	cmp	r2, #69	; 0x45
 80151b2:	f43f ab5c 	beq.w	801486e <_strtod_l+0x27e>
 80151b6:	2301      	movs	r3, #1
 80151b8:	f7ff bb94 	b.w	80148e4 <_strtod_l+0x2f4>
 80151bc:	f3af 8000 	nop.w
 80151c0:	94a03595 	.word	0x94a03595
 80151c4:	3fdfffff 	.word	0x3fdfffff
 80151c8:	35afe535 	.word	0x35afe535
 80151cc:	3fe00000 	.word	0x3fe00000
 80151d0:	ffc00000 	.word	0xffc00000
 80151d4:	41dfffff 	.word	0x41dfffff
 80151d8:	94a03595 	.word	0x94a03595
 80151dc:	3fcfffff 	.word	0x3fcfffff
 80151e0:	3ff00000 	.word	0x3ff00000
 80151e4:	7ff00000 	.word	0x7ff00000
 80151e8:	7fe00000 	.word	0x7fe00000
 80151ec:	7c9fffff 	.word	0x7c9fffff
 80151f0:	3fe00000 	.word	0x3fe00000
 80151f4:	bff00000 	.word	0xbff00000
 80151f8:	7fefffff 	.word	0x7fefffff

080151fc <strtod>:
 80151fc:	460a      	mov	r2, r1
 80151fe:	4601      	mov	r1, r0
 8015200:	4802      	ldr	r0, [pc, #8]	; (801520c <strtod+0x10>)
 8015202:	4b03      	ldr	r3, [pc, #12]	; (8015210 <strtod+0x14>)
 8015204:	6800      	ldr	r0, [r0, #0]
 8015206:	f7ff b9f3 	b.w	80145f0 <_strtod_l>
 801520a:	bf00      	nop
 801520c:	2000020c 	.word	0x2000020c
 8015210:	20000274 	.word	0x20000274

08015214 <_strtol_l.constprop.0>:
 8015214:	2b01      	cmp	r3, #1
 8015216:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801521a:	d001      	beq.n	8015220 <_strtol_l.constprop.0+0xc>
 801521c:	2b24      	cmp	r3, #36	; 0x24
 801521e:	d906      	bls.n	801522e <_strtol_l.constprop.0+0x1a>
 8015220:	f7fe f9c8 	bl	80135b4 <__errno>
 8015224:	2316      	movs	r3, #22
 8015226:	6003      	str	r3, [r0, #0]
 8015228:	2000      	movs	r0, #0
 801522a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801522e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8015314 <_strtol_l.constprop.0+0x100>
 8015232:	460d      	mov	r5, r1
 8015234:	462e      	mov	r6, r5
 8015236:	f815 4b01 	ldrb.w	r4, [r5], #1
 801523a:	f814 700c 	ldrb.w	r7, [r4, ip]
 801523e:	f017 0708 	ands.w	r7, r7, #8
 8015242:	d1f7      	bne.n	8015234 <_strtol_l.constprop.0+0x20>
 8015244:	2c2d      	cmp	r4, #45	; 0x2d
 8015246:	d132      	bne.n	80152ae <_strtol_l.constprop.0+0x9a>
 8015248:	782c      	ldrb	r4, [r5, #0]
 801524a:	2701      	movs	r7, #1
 801524c:	1cb5      	adds	r5, r6, #2
 801524e:	2b00      	cmp	r3, #0
 8015250:	d05b      	beq.n	801530a <_strtol_l.constprop.0+0xf6>
 8015252:	2b10      	cmp	r3, #16
 8015254:	d109      	bne.n	801526a <_strtol_l.constprop.0+0x56>
 8015256:	2c30      	cmp	r4, #48	; 0x30
 8015258:	d107      	bne.n	801526a <_strtol_l.constprop.0+0x56>
 801525a:	782c      	ldrb	r4, [r5, #0]
 801525c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8015260:	2c58      	cmp	r4, #88	; 0x58
 8015262:	d14d      	bne.n	8015300 <_strtol_l.constprop.0+0xec>
 8015264:	786c      	ldrb	r4, [r5, #1]
 8015266:	2310      	movs	r3, #16
 8015268:	3502      	adds	r5, #2
 801526a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801526e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8015272:	f04f 0c00 	mov.w	ip, #0
 8015276:	fbb8 f9f3 	udiv	r9, r8, r3
 801527a:	4666      	mov	r6, ip
 801527c:	fb03 8a19 	mls	sl, r3, r9, r8
 8015280:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8015284:	f1be 0f09 	cmp.w	lr, #9
 8015288:	d816      	bhi.n	80152b8 <_strtol_l.constprop.0+0xa4>
 801528a:	4674      	mov	r4, lr
 801528c:	42a3      	cmp	r3, r4
 801528e:	dd24      	ble.n	80152da <_strtol_l.constprop.0+0xc6>
 8015290:	f1bc 0f00 	cmp.w	ip, #0
 8015294:	db1e      	blt.n	80152d4 <_strtol_l.constprop.0+0xc0>
 8015296:	45b1      	cmp	r9, r6
 8015298:	d31c      	bcc.n	80152d4 <_strtol_l.constprop.0+0xc0>
 801529a:	d101      	bne.n	80152a0 <_strtol_l.constprop.0+0x8c>
 801529c:	45a2      	cmp	sl, r4
 801529e:	db19      	blt.n	80152d4 <_strtol_l.constprop.0+0xc0>
 80152a0:	fb06 4603 	mla	r6, r6, r3, r4
 80152a4:	f04f 0c01 	mov.w	ip, #1
 80152a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80152ac:	e7e8      	b.n	8015280 <_strtol_l.constprop.0+0x6c>
 80152ae:	2c2b      	cmp	r4, #43	; 0x2b
 80152b0:	bf04      	itt	eq
 80152b2:	782c      	ldrbeq	r4, [r5, #0]
 80152b4:	1cb5      	addeq	r5, r6, #2
 80152b6:	e7ca      	b.n	801524e <_strtol_l.constprop.0+0x3a>
 80152b8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80152bc:	f1be 0f19 	cmp.w	lr, #25
 80152c0:	d801      	bhi.n	80152c6 <_strtol_l.constprop.0+0xb2>
 80152c2:	3c37      	subs	r4, #55	; 0x37
 80152c4:	e7e2      	b.n	801528c <_strtol_l.constprop.0+0x78>
 80152c6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80152ca:	f1be 0f19 	cmp.w	lr, #25
 80152ce:	d804      	bhi.n	80152da <_strtol_l.constprop.0+0xc6>
 80152d0:	3c57      	subs	r4, #87	; 0x57
 80152d2:	e7db      	b.n	801528c <_strtol_l.constprop.0+0x78>
 80152d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80152d8:	e7e6      	b.n	80152a8 <_strtol_l.constprop.0+0x94>
 80152da:	f1bc 0f00 	cmp.w	ip, #0
 80152de:	da05      	bge.n	80152ec <_strtol_l.constprop.0+0xd8>
 80152e0:	2322      	movs	r3, #34	; 0x22
 80152e2:	6003      	str	r3, [r0, #0]
 80152e4:	4646      	mov	r6, r8
 80152e6:	b942      	cbnz	r2, 80152fa <_strtol_l.constprop.0+0xe6>
 80152e8:	4630      	mov	r0, r6
 80152ea:	e79e      	b.n	801522a <_strtol_l.constprop.0+0x16>
 80152ec:	b107      	cbz	r7, 80152f0 <_strtol_l.constprop.0+0xdc>
 80152ee:	4276      	negs	r6, r6
 80152f0:	2a00      	cmp	r2, #0
 80152f2:	d0f9      	beq.n	80152e8 <_strtol_l.constprop.0+0xd4>
 80152f4:	f1bc 0f00 	cmp.w	ip, #0
 80152f8:	d000      	beq.n	80152fc <_strtol_l.constprop.0+0xe8>
 80152fa:	1e69      	subs	r1, r5, #1
 80152fc:	6011      	str	r1, [r2, #0]
 80152fe:	e7f3      	b.n	80152e8 <_strtol_l.constprop.0+0xd4>
 8015300:	2430      	movs	r4, #48	; 0x30
 8015302:	2b00      	cmp	r3, #0
 8015304:	d1b1      	bne.n	801526a <_strtol_l.constprop.0+0x56>
 8015306:	2308      	movs	r3, #8
 8015308:	e7af      	b.n	801526a <_strtol_l.constprop.0+0x56>
 801530a:	2c30      	cmp	r4, #48	; 0x30
 801530c:	d0a5      	beq.n	801525a <_strtol_l.constprop.0+0x46>
 801530e:	230a      	movs	r3, #10
 8015310:	e7ab      	b.n	801526a <_strtol_l.constprop.0+0x56>
 8015312:	bf00      	nop
 8015314:	08019ab9 	.word	0x08019ab9

08015318 <strtol>:
 8015318:	4613      	mov	r3, r2
 801531a:	460a      	mov	r2, r1
 801531c:	4601      	mov	r1, r0
 801531e:	4802      	ldr	r0, [pc, #8]	; (8015328 <strtol+0x10>)
 8015320:	6800      	ldr	r0, [r0, #0]
 8015322:	f7ff bf77 	b.w	8015214 <_strtol_l.constprop.0>
 8015326:	bf00      	nop
 8015328:	2000020c 	.word	0x2000020c

0801532c <_vsniprintf_r>:
 801532c:	b530      	push	{r4, r5, lr}
 801532e:	4614      	mov	r4, r2
 8015330:	2c00      	cmp	r4, #0
 8015332:	b09b      	sub	sp, #108	; 0x6c
 8015334:	4605      	mov	r5, r0
 8015336:	461a      	mov	r2, r3
 8015338:	da05      	bge.n	8015346 <_vsniprintf_r+0x1a>
 801533a:	238b      	movs	r3, #139	; 0x8b
 801533c:	6003      	str	r3, [r0, #0]
 801533e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015342:	b01b      	add	sp, #108	; 0x6c
 8015344:	bd30      	pop	{r4, r5, pc}
 8015346:	f44f 7302 	mov.w	r3, #520	; 0x208
 801534a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801534e:	bf14      	ite	ne
 8015350:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8015354:	4623      	moveq	r3, r4
 8015356:	9302      	str	r3, [sp, #8]
 8015358:	9305      	str	r3, [sp, #20]
 801535a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801535e:	9100      	str	r1, [sp, #0]
 8015360:	9104      	str	r1, [sp, #16]
 8015362:	f8ad 300e 	strh.w	r3, [sp, #14]
 8015366:	4669      	mov	r1, sp
 8015368:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801536a:	f002 f8a5 	bl	80174b8 <_svfiprintf_r>
 801536e:	1c43      	adds	r3, r0, #1
 8015370:	bfbc      	itt	lt
 8015372:	238b      	movlt	r3, #139	; 0x8b
 8015374:	602b      	strlt	r3, [r5, #0]
 8015376:	2c00      	cmp	r4, #0
 8015378:	d0e3      	beq.n	8015342 <_vsniprintf_r+0x16>
 801537a:	9b00      	ldr	r3, [sp, #0]
 801537c:	2200      	movs	r2, #0
 801537e:	701a      	strb	r2, [r3, #0]
 8015380:	e7df      	b.n	8015342 <_vsniprintf_r+0x16>
	...

08015384 <vsniprintf>:
 8015384:	b507      	push	{r0, r1, r2, lr}
 8015386:	9300      	str	r3, [sp, #0]
 8015388:	4613      	mov	r3, r2
 801538a:	460a      	mov	r2, r1
 801538c:	4601      	mov	r1, r0
 801538e:	4803      	ldr	r0, [pc, #12]	; (801539c <vsniprintf+0x18>)
 8015390:	6800      	ldr	r0, [r0, #0]
 8015392:	f7ff ffcb 	bl	801532c <_vsniprintf_r>
 8015396:	b003      	add	sp, #12
 8015398:	f85d fb04 	ldr.w	pc, [sp], #4
 801539c:	2000020c 	.word	0x2000020c

080153a0 <_write_r>:
 80153a0:	b538      	push	{r3, r4, r5, lr}
 80153a2:	4d07      	ldr	r5, [pc, #28]	; (80153c0 <_write_r+0x20>)
 80153a4:	4604      	mov	r4, r0
 80153a6:	4608      	mov	r0, r1
 80153a8:	4611      	mov	r1, r2
 80153aa:	2200      	movs	r2, #0
 80153ac:	602a      	str	r2, [r5, #0]
 80153ae:	461a      	mov	r2, r3
 80153b0:	f7f1 ff97 	bl	80072e2 <_write>
 80153b4:	1c43      	adds	r3, r0, #1
 80153b6:	d102      	bne.n	80153be <_write_r+0x1e>
 80153b8:	682b      	ldr	r3, [r5, #0]
 80153ba:	b103      	cbz	r3, 80153be <_write_r+0x1e>
 80153bc:	6023      	str	r3, [r4, #0]
 80153be:	bd38      	pop	{r3, r4, r5, pc}
 80153c0:	2000839c 	.word	0x2000839c

080153c4 <_close_r>:
 80153c4:	b538      	push	{r3, r4, r5, lr}
 80153c6:	4d06      	ldr	r5, [pc, #24]	; (80153e0 <_close_r+0x1c>)
 80153c8:	2300      	movs	r3, #0
 80153ca:	4604      	mov	r4, r0
 80153cc:	4608      	mov	r0, r1
 80153ce:	602b      	str	r3, [r5, #0]
 80153d0:	f7f1 ffa3 	bl	800731a <_close>
 80153d4:	1c43      	adds	r3, r0, #1
 80153d6:	d102      	bne.n	80153de <_close_r+0x1a>
 80153d8:	682b      	ldr	r3, [r5, #0]
 80153da:	b103      	cbz	r3, 80153de <_close_r+0x1a>
 80153dc:	6023      	str	r3, [r4, #0]
 80153de:	bd38      	pop	{r3, r4, r5, pc}
 80153e0:	2000839c 	.word	0x2000839c

080153e4 <quorem>:
 80153e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153e8:	6903      	ldr	r3, [r0, #16]
 80153ea:	690c      	ldr	r4, [r1, #16]
 80153ec:	42a3      	cmp	r3, r4
 80153ee:	4607      	mov	r7, r0
 80153f0:	f2c0 8081 	blt.w	80154f6 <quorem+0x112>
 80153f4:	3c01      	subs	r4, #1
 80153f6:	f101 0814 	add.w	r8, r1, #20
 80153fa:	f100 0514 	add.w	r5, r0, #20
 80153fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015402:	9301      	str	r3, [sp, #4]
 8015404:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801540c:	3301      	adds	r3, #1
 801540e:	429a      	cmp	r2, r3
 8015410:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8015414:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015418:	fbb2 f6f3 	udiv	r6, r2, r3
 801541c:	d331      	bcc.n	8015482 <quorem+0x9e>
 801541e:	f04f 0e00 	mov.w	lr, #0
 8015422:	4640      	mov	r0, r8
 8015424:	46ac      	mov	ip, r5
 8015426:	46f2      	mov	sl, lr
 8015428:	f850 2b04 	ldr.w	r2, [r0], #4
 801542c:	b293      	uxth	r3, r2
 801542e:	fb06 e303 	mla	r3, r6, r3, lr
 8015432:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8015436:	b29b      	uxth	r3, r3
 8015438:	ebaa 0303 	sub.w	r3, sl, r3
 801543c:	f8dc a000 	ldr.w	sl, [ip]
 8015440:	0c12      	lsrs	r2, r2, #16
 8015442:	fa13 f38a 	uxtah	r3, r3, sl
 8015446:	fb06 e202 	mla	r2, r6, r2, lr
 801544a:	9300      	str	r3, [sp, #0]
 801544c:	9b00      	ldr	r3, [sp, #0]
 801544e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015452:	b292      	uxth	r2, r2
 8015454:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8015458:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801545c:	f8bd 3000 	ldrh.w	r3, [sp]
 8015460:	4581      	cmp	r9, r0
 8015462:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015466:	f84c 3b04 	str.w	r3, [ip], #4
 801546a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801546e:	d2db      	bcs.n	8015428 <quorem+0x44>
 8015470:	f855 300b 	ldr.w	r3, [r5, fp]
 8015474:	b92b      	cbnz	r3, 8015482 <quorem+0x9e>
 8015476:	9b01      	ldr	r3, [sp, #4]
 8015478:	3b04      	subs	r3, #4
 801547a:	429d      	cmp	r5, r3
 801547c:	461a      	mov	r2, r3
 801547e:	d32e      	bcc.n	80154de <quorem+0xfa>
 8015480:	613c      	str	r4, [r7, #16]
 8015482:	4638      	mov	r0, r7
 8015484:	f001 fd64 	bl	8016f50 <__mcmp>
 8015488:	2800      	cmp	r0, #0
 801548a:	db24      	blt.n	80154d6 <quorem+0xf2>
 801548c:	3601      	adds	r6, #1
 801548e:	4628      	mov	r0, r5
 8015490:	f04f 0c00 	mov.w	ip, #0
 8015494:	f858 2b04 	ldr.w	r2, [r8], #4
 8015498:	f8d0 e000 	ldr.w	lr, [r0]
 801549c:	b293      	uxth	r3, r2
 801549e:	ebac 0303 	sub.w	r3, ip, r3
 80154a2:	0c12      	lsrs	r2, r2, #16
 80154a4:	fa13 f38e 	uxtah	r3, r3, lr
 80154a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80154ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80154b0:	b29b      	uxth	r3, r3
 80154b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80154b6:	45c1      	cmp	r9, r8
 80154b8:	f840 3b04 	str.w	r3, [r0], #4
 80154bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80154c0:	d2e8      	bcs.n	8015494 <quorem+0xb0>
 80154c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80154c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80154ca:	b922      	cbnz	r2, 80154d6 <quorem+0xf2>
 80154cc:	3b04      	subs	r3, #4
 80154ce:	429d      	cmp	r5, r3
 80154d0:	461a      	mov	r2, r3
 80154d2:	d30a      	bcc.n	80154ea <quorem+0x106>
 80154d4:	613c      	str	r4, [r7, #16]
 80154d6:	4630      	mov	r0, r6
 80154d8:	b003      	add	sp, #12
 80154da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154de:	6812      	ldr	r2, [r2, #0]
 80154e0:	3b04      	subs	r3, #4
 80154e2:	2a00      	cmp	r2, #0
 80154e4:	d1cc      	bne.n	8015480 <quorem+0x9c>
 80154e6:	3c01      	subs	r4, #1
 80154e8:	e7c7      	b.n	801547a <quorem+0x96>
 80154ea:	6812      	ldr	r2, [r2, #0]
 80154ec:	3b04      	subs	r3, #4
 80154ee:	2a00      	cmp	r2, #0
 80154f0:	d1f0      	bne.n	80154d4 <quorem+0xf0>
 80154f2:	3c01      	subs	r4, #1
 80154f4:	e7eb      	b.n	80154ce <quorem+0xea>
 80154f6:	2000      	movs	r0, #0
 80154f8:	e7ee      	b.n	80154d8 <quorem+0xf4>
 80154fa:	0000      	movs	r0, r0
 80154fc:	0000      	movs	r0, r0
	...

08015500 <_dtoa_r>:
 8015500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015504:	ed2d 8b04 	vpush	{d8-d9}
 8015508:	ec57 6b10 	vmov	r6, r7, d0
 801550c:	b093      	sub	sp, #76	; 0x4c
 801550e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015510:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015514:	9106      	str	r1, [sp, #24]
 8015516:	ee10 aa10 	vmov	sl, s0
 801551a:	4604      	mov	r4, r0
 801551c:	9209      	str	r2, [sp, #36]	; 0x24
 801551e:	930c      	str	r3, [sp, #48]	; 0x30
 8015520:	46bb      	mov	fp, r7
 8015522:	b975      	cbnz	r5, 8015542 <_dtoa_r+0x42>
 8015524:	2010      	movs	r0, #16
 8015526:	f001 fa21 	bl	801696c <malloc>
 801552a:	4602      	mov	r2, r0
 801552c:	6260      	str	r0, [r4, #36]	; 0x24
 801552e:	b920      	cbnz	r0, 801553a <_dtoa_r+0x3a>
 8015530:	4ba7      	ldr	r3, [pc, #668]	; (80157d0 <_dtoa_r+0x2d0>)
 8015532:	21ea      	movs	r1, #234	; 0xea
 8015534:	48a7      	ldr	r0, [pc, #668]	; (80157d4 <_dtoa_r+0x2d4>)
 8015536:	f002 f8e9 	bl	801770c <__assert_func>
 801553a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801553e:	6005      	str	r5, [r0, #0]
 8015540:	60c5      	str	r5, [r0, #12]
 8015542:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015544:	6819      	ldr	r1, [r3, #0]
 8015546:	b151      	cbz	r1, 801555e <_dtoa_r+0x5e>
 8015548:	685a      	ldr	r2, [r3, #4]
 801554a:	604a      	str	r2, [r1, #4]
 801554c:	2301      	movs	r3, #1
 801554e:	4093      	lsls	r3, r2
 8015550:	608b      	str	r3, [r1, #8]
 8015552:	4620      	mov	r0, r4
 8015554:	f001 fa70 	bl	8016a38 <_Bfree>
 8015558:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801555a:	2200      	movs	r2, #0
 801555c:	601a      	str	r2, [r3, #0]
 801555e:	1e3b      	subs	r3, r7, #0
 8015560:	bfaa      	itet	ge
 8015562:	2300      	movge	r3, #0
 8015564:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8015568:	f8c8 3000 	strge.w	r3, [r8]
 801556c:	4b9a      	ldr	r3, [pc, #616]	; (80157d8 <_dtoa_r+0x2d8>)
 801556e:	bfbc      	itt	lt
 8015570:	2201      	movlt	r2, #1
 8015572:	f8c8 2000 	strlt.w	r2, [r8]
 8015576:	ea33 030b 	bics.w	r3, r3, fp
 801557a:	d11b      	bne.n	80155b4 <_dtoa_r+0xb4>
 801557c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801557e:	f242 730f 	movw	r3, #9999	; 0x270f
 8015582:	6013      	str	r3, [r2, #0]
 8015584:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015588:	4333      	orrs	r3, r6
 801558a:	f000 8592 	beq.w	80160b2 <_dtoa_r+0xbb2>
 801558e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015590:	b963      	cbnz	r3, 80155ac <_dtoa_r+0xac>
 8015592:	4b92      	ldr	r3, [pc, #584]	; (80157dc <_dtoa_r+0x2dc>)
 8015594:	e022      	b.n	80155dc <_dtoa_r+0xdc>
 8015596:	4b92      	ldr	r3, [pc, #584]	; (80157e0 <_dtoa_r+0x2e0>)
 8015598:	9301      	str	r3, [sp, #4]
 801559a:	3308      	adds	r3, #8
 801559c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801559e:	6013      	str	r3, [r2, #0]
 80155a0:	9801      	ldr	r0, [sp, #4]
 80155a2:	b013      	add	sp, #76	; 0x4c
 80155a4:	ecbd 8b04 	vpop	{d8-d9}
 80155a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155ac:	4b8b      	ldr	r3, [pc, #556]	; (80157dc <_dtoa_r+0x2dc>)
 80155ae:	9301      	str	r3, [sp, #4]
 80155b0:	3303      	adds	r3, #3
 80155b2:	e7f3      	b.n	801559c <_dtoa_r+0x9c>
 80155b4:	2200      	movs	r2, #0
 80155b6:	2300      	movs	r3, #0
 80155b8:	4650      	mov	r0, sl
 80155ba:	4659      	mov	r1, fp
 80155bc:	f7eb fa94 	bl	8000ae8 <__aeabi_dcmpeq>
 80155c0:	ec4b ab19 	vmov	d9, sl, fp
 80155c4:	4680      	mov	r8, r0
 80155c6:	b158      	cbz	r0, 80155e0 <_dtoa_r+0xe0>
 80155c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80155ca:	2301      	movs	r3, #1
 80155cc:	6013      	str	r3, [r2, #0]
 80155ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	f000 856b 	beq.w	80160ac <_dtoa_r+0xbac>
 80155d6:	4883      	ldr	r0, [pc, #524]	; (80157e4 <_dtoa_r+0x2e4>)
 80155d8:	6018      	str	r0, [r3, #0]
 80155da:	1e43      	subs	r3, r0, #1
 80155dc:	9301      	str	r3, [sp, #4]
 80155de:	e7df      	b.n	80155a0 <_dtoa_r+0xa0>
 80155e0:	ec4b ab10 	vmov	d0, sl, fp
 80155e4:	aa10      	add	r2, sp, #64	; 0x40
 80155e6:	a911      	add	r1, sp, #68	; 0x44
 80155e8:	4620      	mov	r0, r4
 80155ea:	f001 fdd3 	bl	8017194 <__d2b>
 80155ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80155f2:	ee08 0a10 	vmov	s16, r0
 80155f6:	2d00      	cmp	r5, #0
 80155f8:	f000 8084 	beq.w	8015704 <_dtoa_r+0x204>
 80155fc:	ee19 3a90 	vmov	r3, s19
 8015600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015604:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8015608:	4656      	mov	r6, sl
 801560a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801560e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015612:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8015616:	4b74      	ldr	r3, [pc, #464]	; (80157e8 <_dtoa_r+0x2e8>)
 8015618:	2200      	movs	r2, #0
 801561a:	4630      	mov	r0, r6
 801561c:	4639      	mov	r1, r7
 801561e:	f7ea fe43 	bl	80002a8 <__aeabi_dsub>
 8015622:	a365      	add	r3, pc, #404	; (adr r3, 80157b8 <_dtoa_r+0x2b8>)
 8015624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015628:	f7ea fff6 	bl	8000618 <__aeabi_dmul>
 801562c:	a364      	add	r3, pc, #400	; (adr r3, 80157c0 <_dtoa_r+0x2c0>)
 801562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015632:	f7ea fe3b 	bl	80002ac <__adddf3>
 8015636:	4606      	mov	r6, r0
 8015638:	4628      	mov	r0, r5
 801563a:	460f      	mov	r7, r1
 801563c:	f7ea ff82 	bl	8000544 <__aeabi_i2d>
 8015640:	a361      	add	r3, pc, #388	; (adr r3, 80157c8 <_dtoa_r+0x2c8>)
 8015642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015646:	f7ea ffe7 	bl	8000618 <__aeabi_dmul>
 801564a:	4602      	mov	r2, r0
 801564c:	460b      	mov	r3, r1
 801564e:	4630      	mov	r0, r6
 8015650:	4639      	mov	r1, r7
 8015652:	f7ea fe2b 	bl	80002ac <__adddf3>
 8015656:	4606      	mov	r6, r0
 8015658:	460f      	mov	r7, r1
 801565a:	f7eb fa8d 	bl	8000b78 <__aeabi_d2iz>
 801565e:	2200      	movs	r2, #0
 8015660:	9000      	str	r0, [sp, #0]
 8015662:	2300      	movs	r3, #0
 8015664:	4630      	mov	r0, r6
 8015666:	4639      	mov	r1, r7
 8015668:	f7eb fa48 	bl	8000afc <__aeabi_dcmplt>
 801566c:	b150      	cbz	r0, 8015684 <_dtoa_r+0x184>
 801566e:	9800      	ldr	r0, [sp, #0]
 8015670:	f7ea ff68 	bl	8000544 <__aeabi_i2d>
 8015674:	4632      	mov	r2, r6
 8015676:	463b      	mov	r3, r7
 8015678:	f7eb fa36 	bl	8000ae8 <__aeabi_dcmpeq>
 801567c:	b910      	cbnz	r0, 8015684 <_dtoa_r+0x184>
 801567e:	9b00      	ldr	r3, [sp, #0]
 8015680:	3b01      	subs	r3, #1
 8015682:	9300      	str	r3, [sp, #0]
 8015684:	9b00      	ldr	r3, [sp, #0]
 8015686:	2b16      	cmp	r3, #22
 8015688:	d85a      	bhi.n	8015740 <_dtoa_r+0x240>
 801568a:	9a00      	ldr	r2, [sp, #0]
 801568c:	4b57      	ldr	r3, [pc, #348]	; (80157ec <_dtoa_r+0x2ec>)
 801568e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015696:	ec51 0b19 	vmov	r0, r1, d9
 801569a:	f7eb fa2f 	bl	8000afc <__aeabi_dcmplt>
 801569e:	2800      	cmp	r0, #0
 80156a0:	d050      	beq.n	8015744 <_dtoa_r+0x244>
 80156a2:	9b00      	ldr	r3, [sp, #0]
 80156a4:	3b01      	subs	r3, #1
 80156a6:	9300      	str	r3, [sp, #0]
 80156a8:	2300      	movs	r3, #0
 80156aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80156ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80156ae:	1b5d      	subs	r5, r3, r5
 80156b0:	1e6b      	subs	r3, r5, #1
 80156b2:	9305      	str	r3, [sp, #20]
 80156b4:	bf45      	ittet	mi
 80156b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80156ba:	9304      	strmi	r3, [sp, #16]
 80156bc:	2300      	movpl	r3, #0
 80156be:	2300      	movmi	r3, #0
 80156c0:	bf4c      	ite	mi
 80156c2:	9305      	strmi	r3, [sp, #20]
 80156c4:	9304      	strpl	r3, [sp, #16]
 80156c6:	9b00      	ldr	r3, [sp, #0]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	db3d      	blt.n	8015748 <_dtoa_r+0x248>
 80156cc:	9b05      	ldr	r3, [sp, #20]
 80156ce:	9a00      	ldr	r2, [sp, #0]
 80156d0:	920a      	str	r2, [sp, #40]	; 0x28
 80156d2:	4413      	add	r3, r2
 80156d4:	9305      	str	r3, [sp, #20]
 80156d6:	2300      	movs	r3, #0
 80156d8:	9307      	str	r3, [sp, #28]
 80156da:	9b06      	ldr	r3, [sp, #24]
 80156dc:	2b09      	cmp	r3, #9
 80156de:	f200 8089 	bhi.w	80157f4 <_dtoa_r+0x2f4>
 80156e2:	2b05      	cmp	r3, #5
 80156e4:	bfc4      	itt	gt
 80156e6:	3b04      	subgt	r3, #4
 80156e8:	9306      	strgt	r3, [sp, #24]
 80156ea:	9b06      	ldr	r3, [sp, #24]
 80156ec:	f1a3 0302 	sub.w	r3, r3, #2
 80156f0:	bfcc      	ite	gt
 80156f2:	2500      	movgt	r5, #0
 80156f4:	2501      	movle	r5, #1
 80156f6:	2b03      	cmp	r3, #3
 80156f8:	f200 8087 	bhi.w	801580a <_dtoa_r+0x30a>
 80156fc:	e8df f003 	tbb	[pc, r3]
 8015700:	59383a2d 	.word	0x59383a2d
 8015704:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8015708:	441d      	add	r5, r3
 801570a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801570e:	2b20      	cmp	r3, #32
 8015710:	bfc1      	itttt	gt
 8015712:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8015716:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801571a:	fa0b f303 	lslgt.w	r3, fp, r3
 801571e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8015722:	bfda      	itte	le
 8015724:	f1c3 0320 	rsble	r3, r3, #32
 8015728:	fa06 f003 	lslle.w	r0, r6, r3
 801572c:	4318      	orrgt	r0, r3
 801572e:	f7ea fef9 	bl	8000524 <__aeabi_ui2d>
 8015732:	2301      	movs	r3, #1
 8015734:	4606      	mov	r6, r0
 8015736:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801573a:	3d01      	subs	r5, #1
 801573c:	930e      	str	r3, [sp, #56]	; 0x38
 801573e:	e76a      	b.n	8015616 <_dtoa_r+0x116>
 8015740:	2301      	movs	r3, #1
 8015742:	e7b2      	b.n	80156aa <_dtoa_r+0x1aa>
 8015744:	900b      	str	r0, [sp, #44]	; 0x2c
 8015746:	e7b1      	b.n	80156ac <_dtoa_r+0x1ac>
 8015748:	9b04      	ldr	r3, [sp, #16]
 801574a:	9a00      	ldr	r2, [sp, #0]
 801574c:	1a9b      	subs	r3, r3, r2
 801574e:	9304      	str	r3, [sp, #16]
 8015750:	4253      	negs	r3, r2
 8015752:	9307      	str	r3, [sp, #28]
 8015754:	2300      	movs	r3, #0
 8015756:	930a      	str	r3, [sp, #40]	; 0x28
 8015758:	e7bf      	b.n	80156da <_dtoa_r+0x1da>
 801575a:	2300      	movs	r3, #0
 801575c:	9308      	str	r3, [sp, #32]
 801575e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015760:	2b00      	cmp	r3, #0
 8015762:	dc55      	bgt.n	8015810 <_dtoa_r+0x310>
 8015764:	2301      	movs	r3, #1
 8015766:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801576a:	461a      	mov	r2, r3
 801576c:	9209      	str	r2, [sp, #36]	; 0x24
 801576e:	e00c      	b.n	801578a <_dtoa_r+0x28a>
 8015770:	2301      	movs	r3, #1
 8015772:	e7f3      	b.n	801575c <_dtoa_r+0x25c>
 8015774:	2300      	movs	r3, #0
 8015776:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015778:	9308      	str	r3, [sp, #32]
 801577a:	9b00      	ldr	r3, [sp, #0]
 801577c:	4413      	add	r3, r2
 801577e:	9302      	str	r3, [sp, #8]
 8015780:	3301      	adds	r3, #1
 8015782:	2b01      	cmp	r3, #1
 8015784:	9303      	str	r3, [sp, #12]
 8015786:	bfb8      	it	lt
 8015788:	2301      	movlt	r3, #1
 801578a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801578c:	2200      	movs	r2, #0
 801578e:	6042      	str	r2, [r0, #4]
 8015790:	2204      	movs	r2, #4
 8015792:	f102 0614 	add.w	r6, r2, #20
 8015796:	429e      	cmp	r6, r3
 8015798:	6841      	ldr	r1, [r0, #4]
 801579a:	d93d      	bls.n	8015818 <_dtoa_r+0x318>
 801579c:	4620      	mov	r0, r4
 801579e:	f001 f90b 	bl	80169b8 <_Balloc>
 80157a2:	9001      	str	r0, [sp, #4]
 80157a4:	2800      	cmp	r0, #0
 80157a6:	d13b      	bne.n	8015820 <_dtoa_r+0x320>
 80157a8:	4b11      	ldr	r3, [pc, #68]	; (80157f0 <_dtoa_r+0x2f0>)
 80157aa:	4602      	mov	r2, r0
 80157ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80157b0:	e6c0      	b.n	8015534 <_dtoa_r+0x34>
 80157b2:	2301      	movs	r3, #1
 80157b4:	e7df      	b.n	8015776 <_dtoa_r+0x276>
 80157b6:	bf00      	nop
 80157b8:	636f4361 	.word	0x636f4361
 80157bc:	3fd287a7 	.word	0x3fd287a7
 80157c0:	8b60c8b3 	.word	0x8b60c8b3
 80157c4:	3fc68a28 	.word	0x3fc68a28
 80157c8:	509f79fb 	.word	0x509f79fb
 80157cc:	3fd34413 	.word	0x3fd34413
 80157d0:	08019cb5 	.word	0x08019cb5
 80157d4:	08019ccc 	.word	0x08019ccc
 80157d8:	7ff00000 	.word	0x7ff00000
 80157dc:	08019cb1 	.word	0x08019cb1
 80157e0:	08019ca8 	.word	0x08019ca8
 80157e4:	08019c31 	.word	0x08019c31
 80157e8:	3ff80000 	.word	0x3ff80000
 80157ec:	08019e38 	.word	0x08019e38
 80157f0:	08019d27 	.word	0x08019d27
 80157f4:	2501      	movs	r5, #1
 80157f6:	2300      	movs	r3, #0
 80157f8:	9306      	str	r3, [sp, #24]
 80157fa:	9508      	str	r5, [sp, #32]
 80157fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015800:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8015804:	2200      	movs	r2, #0
 8015806:	2312      	movs	r3, #18
 8015808:	e7b0      	b.n	801576c <_dtoa_r+0x26c>
 801580a:	2301      	movs	r3, #1
 801580c:	9308      	str	r3, [sp, #32]
 801580e:	e7f5      	b.n	80157fc <_dtoa_r+0x2fc>
 8015810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015812:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8015816:	e7b8      	b.n	801578a <_dtoa_r+0x28a>
 8015818:	3101      	adds	r1, #1
 801581a:	6041      	str	r1, [r0, #4]
 801581c:	0052      	lsls	r2, r2, #1
 801581e:	e7b8      	b.n	8015792 <_dtoa_r+0x292>
 8015820:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015822:	9a01      	ldr	r2, [sp, #4]
 8015824:	601a      	str	r2, [r3, #0]
 8015826:	9b03      	ldr	r3, [sp, #12]
 8015828:	2b0e      	cmp	r3, #14
 801582a:	f200 809d 	bhi.w	8015968 <_dtoa_r+0x468>
 801582e:	2d00      	cmp	r5, #0
 8015830:	f000 809a 	beq.w	8015968 <_dtoa_r+0x468>
 8015834:	9b00      	ldr	r3, [sp, #0]
 8015836:	2b00      	cmp	r3, #0
 8015838:	dd32      	ble.n	80158a0 <_dtoa_r+0x3a0>
 801583a:	4ab7      	ldr	r2, [pc, #732]	; (8015b18 <_dtoa_r+0x618>)
 801583c:	f003 030f 	and.w	r3, r3, #15
 8015840:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015844:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015848:	9b00      	ldr	r3, [sp, #0]
 801584a:	05d8      	lsls	r0, r3, #23
 801584c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8015850:	d516      	bpl.n	8015880 <_dtoa_r+0x380>
 8015852:	4bb2      	ldr	r3, [pc, #712]	; (8015b1c <_dtoa_r+0x61c>)
 8015854:	ec51 0b19 	vmov	r0, r1, d9
 8015858:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801585c:	f7eb f806 	bl	800086c <__aeabi_ddiv>
 8015860:	f007 070f 	and.w	r7, r7, #15
 8015864:	4682      	mov	sl, r0
 8015866:	468b      	mov	fp, r1
 8015868:	2503      	movs	r5, #3
 801586a:	4eac      	ldr	r6, [pc, #688]	; (8015b1c <_dtoa_r+0x61c>)
 801586c:	b957      	cbnz	r7, 8015884 <_dtoa_r+0x384>
 801586e:	4642      	mov	r2, r8
 8015870:	464b      	mov	r3, r9
 8015872:	4650      	mov	r0, sl
 8015874:	4659      	mov	r1, fp
 8015876:	f7ea fff9 	bl	800086c <__aeabi_ddiv>
 801587a:	4682      	mov	sl, r0
 801587c:	468b      	mov	fp, r1
 801587e:	e028      	b.n	80158d2 <_dtoa_r+0x3d2>
 8015880:	2502      	movs	r5, #2
 8015882:	e7f2      	b.n	801586a <_dtoa_r+0x36a>
 8015884:	07f9      	lsls	r1, r7, #31
 8015886:	d508      	bpl.n	801589a <_dtoa_r+0x39a>
 8015888:	4640      	mov	r0, r8
 801588a:	4649      	mov	r1, r9
 801588c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015890:	f7ea fec2 	bl	8000618 <__aeabi_dmul>
 8015894:	3501      	adds	r5, #1
 8015896:	4680      	mov	r8, r0
 8015898:	4689      	mov	r9, r1
 801589a:	107f      	asrs	r7, r7, #1
 801589c:	3608      	adds	r6, #8
 801589e:	e7e5      	b.n	801586c <_dtoa_r+0x36c>
 80158a0:	f000 809b 	beq.w	80159da <_dtoa_r+0x4da>
 80158a4:	9b00      	ldr	r3, [sp, #0]
 80158a6:	4f9d      	ldr	r7, [pc, #628]	; (8015b1c <_dtoa_r+0x61c>)
 80158a8:	425e      	negs	r6, r3
 80158aa:	4b9b      	ldr	r3, [pc, #620]	; (8015b18 <_dtoa_r+0x618>)
 80158ac:	f006 020f 	and.w	r2, r6, #15
 80158b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80158b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158b8:	ec51 0b19 	vmov	r0, r1, d9
 80158bc:	f7ea feac 	bl	8000618 <__aeabi_dmul>
 80158c0:	1136      	asrs	r6, r6, #4
 80158c2:	4682      	mov	sl, r0
 80158c4:	468b      	mov	fp, r1
 80158c6:	2300      	movs	r3, #0
 80158c8:	2502      	movs	r5, #2
 80158ca:	2e00      	cmp	r6, #0
 80158cc:	d17a      	bne.n	80159c4 <_dtoa_r+0x4c4>
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d1d3      	bne.n	801587a <_dtoa_r+0x37a>
 80158d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	f000 8082 	beq.w	80159de <_dtoa_r+0x4de>
 80158da:	4b91      	ldr	r3, [pc, #580]	; (8015b20 <_dtoa_r+0x620>)
 80158dc:	2200      	movs	r2, #0
 80158de:	4650      	mov	r0, sl
 80158e0:	4659      	mov	r1, fp
 80158e2:	f7eb f90b 	bl	8000afc <__aeabi_dcmplt>
 80158e6:	2800      	cmp	r0, #0
 80158e8:	d079      	beq.n	80159de <_dtoa_r+0x4de>
 80158ea:	9b03      	ldr	r3, [sp, #12]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d076      	beq.n	80159de <_dtoa_r+0x4de>
 80158f0:	9b02      	ldr	r3, [sp, #8]
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	dd36      	ble.n	8015964 <_dtoa_r+0x464>
 80158f6:	9b00      	ldr	r3, [sp, #0]
 80158f8:	4650      	mov	r0, sl
 80158fa:	4659      	mov	r1, fp
 80158fc:	1e5f      	subs	r7, r3, #1
 80158fe:	2200      	movs	r2, #0
 8015900:	4b88      	ldr	r3, [pc, #544]	; (8015b24 <_dtoa_r+0x624>)
 8015902:	f7ea fe89 	bl	8000618 <__aeabi_dmul>
 8015906:	9e02      	ldr	r6, [sp, #8]
 8015908:	4682      	mov	sl, r0
 801590a:	468b      	mov	fp, r1
 801590c:	3501      	adds	r5, #1
 801590e:	4628      	mov	r0, r5
 8015910:	f7ea fe18 	bl	8000544 <__aeabi_i2d>
 8015914:	4652      	mov	r2, sl
 8015916:	465b      	mov	r3, fp
 8015918:	f7ea fe7e 	bl	8000618 <__aeabi_dmul>
 801591c:	4b82      	ldr	r3, [pc, #520]	; (8015b28 <_dtoa_r+0x628>)
 801591e:	2200      	movs	r2, #0
 8015920:	f7ea fcc4 	bl	80002ac <__adddf3>
 8015924:	46d0      	mov	r8, sl
 8015926:	46d9      	mov	r9, fp
 8015928:	4682      	mov	sl, r0
 801592a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801592e:	2e00      	cmp	r6, #0
 8015930:	d158      	bne.n	80159e4 <_dtoa_r+0x4e4>
 8015932:	4b7e      	ldr	r3, [pc, #504]	; (8015b2c <_dtoa_r+0x62c>)
 8015934:	2200      	movs	r2, #0
 8015936:	4640      	mov	r0, r8
 8015938:	4649      	mov	r1, r9
 801593a:	f7ea fcb5 	bl	80002a8 <__aeabi_dsub>
 801593e:	4652      	mov	r2, sl
 8015940:	465b      	mov	r3, fp
 8015942:	4680      	mov	r8, r0
 8015944:	4689      	mov	r9, r1
 8015946:	f7eb f8f7 	bl	8000b38 <__aeabi_dcmpgt>
 801594a:	2800      	cmp	r0, #0
 801594c:	f040 8295 	bne.w	8015e7a <_dtoa_r+0x97a>
 8015950:	4652      	mov	r2, sl
 8015952:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015956:	4640      	mov	r0, r8
 8015958:	4649      	mov	r1, r9
 801595a:	f7eb f8cf 	bl	8000afc <__aeabi_dcmplt>
 801595e:	2800      	cmp	r0, #0
 8015960:	f040 8289 	bne.w	8015e76 <_dtoa_r+0x976>
 8015964:	ec5b ab19 	vmov	sl, fp, d9
 8015968:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801596a:	2b00      	cmp	r3, #0
 801596c:	f2c0 8148 	blt.w	8015c00 <_dtoa_r+0x700>
 8015970:	9a00      	ldr	r2, [sp, #0]
 8015972:	2a0e      	cmp	r2, #14
 8015974:	f300 8144 	bgt.w	8015c00 <_dtoa_r+0x700>
 8015978:	4b67      	ldr	r3, [pc, #412]	; (8015b18 <_dtoa_r+0x618>)
 801597a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801597e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015984:	2b00      	cmp	r3, #0
 8015986:	f280 80d5 	bge.w	8015b34 <_dtoa_r+0x634>
 801598a:	9b03      	ldr	r3, [sp, #12]
 801598c:	2b00      	cmp	r3, #0
 801598e:	f300 80d1 	bgt.w	8015b34 <_dtoa_r+0x634>
 8015992:	f040 826f 	bne.w	8015e74 <_dtoa_r+0x974>
 8015996:	4b65      	ldr	r3, [pc, #404]	; (8015b2c <_dtoa_r+0x62c>)
 8015998:	2200      	movs	r2, #0
 801599a:	4640      	mov	r0, r8
 801599c:	4649      	mov	r1, r9
 801599e:	f7ea fe3b 	bl	8000618 <__aeabi_dmul>
 80159a2:	4652      	mov	r2, sl
 80159a4:	465b      	mov	r3, fp
 80159a6:	f7eb f8bd 	bl	8000b24 <__aeabi_dcmpge>
 80159aa:	9e03      	ldr	r6, [sp, #12]
 80159ac:	4637      	mov	r7, r6
 80159ae:	2800      	cmp	r0, #0
 80159b0:	f040 8245 	bne.w	8015e3e <_dtoa_r+0x93e>
 80159b4:	9d01      	ldr	r5, [sp, #4]
 80159b6:	2331      	movs	r3, #49	; 0x31
 80159b8:	f805 3b01 	strb.w	r3, [r5], #1
 80159bc:	9b00      	ldr	r3, [sp, #0]
 80159be:	3301      	adds	r3, #1
 80159c0:	9300      	str	r3, [sp, #0]
 80159c2:	e240      	b.n	8015e46 <_dtoa_r+0x946>
 80159c4:	07f2      	lsls	r2, r6, #31
 80159c6:	d505      	bpl.n	80159d4 <_dtoa_r+0x4d4>
 80159c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80159cc:	f7ea fe24 	bl	8000618 <__aeabi_dmul>
 80159d0:	3501      	adds	r5, #1
 80159d2:	2301      	movs	r3, #1
 80159d4:	1076      	asrs	r6, r6, #1
 80159d6:	3708      	adds	r7, #8
 80159d8:	e777      	b.n	80158ca <_dtoa_r+0x3ca>
 80159da:	2502      	movs	r5, #2
 80159dc:	e779      	b.n	80158d2 <_dtoa_r+0x3d2>
 80159de:	9f00      	ldr	r7, [sp, #0]
 80159e0:	9e03      	ldr	r6, [sp, #12]
 80159e2:	e794      	b.n	801590e <_dtoa_r+0x40e>
 80159e4:	9901      	ldr	r1, [sp, #4]
 80159e6:	4b4c      	ldr	r3, [pc, #304]	; (8015b18 <_dtoa_r+0x618>)
 80159e8:	4431      	add	r1, r6
 80159ea:	910d      	str	r1, [sp, #52]	; 0x34
 80159ec:	9908      	ldr	r1, [sp, #32]
 80159ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80159f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80159f6:	2900      	cmp	r1, #0
 80159f8:	d043      	beq.n	8015a82 <_dtoa_r+0x582>
 80159fa:	494d      	ldr	r1, [pc, #308]	; (8015b30 <_dtoa_r+0x630>)
 80159fc:	2000      	movs	r0, #0
 80159fe:	f7ea ff35 	bl	800086c <__aeabi_ddiv>
 8015a02:	4652      	mov	r2, sl
 8015a04:	465b      	mov	r3, fp
 8015a06:	f7ea fc4f 	bl	80002a8 <__aeabi_dsub>
 8015a0a:	9d01      	ldr	r5, [sp, #4]
 8015a0c:	4682      	mov	sl, r0
 8015a0e:	468b      	mov	fp, r1
 8015a10:	4649      	mov	r1, r9
 8015a12:	4640      	mov	r0, r8
 8015a14:	f7eb f8b0 	bl	8000b78 <__aeabi_d2iz>
 8015a18:	4606      	mov	r6, r0
 8015a1a:	f7ea fd93 	bl	8000544 <__aeabi_i2d>
 8015a1e:	4602      	mov	r2, r0
 8015a20:	460b      	mov	r3, r1
 8015a22:	4640      	mov	r0, r8
 8015a24:	4649      	mov	r1, r9
 8015a26:	f7ea fc3f 	bl	80002a8 <__aeabi_dsub>
 8015a2a:	3630      	adds	r6, #48	; 0x30
 8015a2c:	f805 6b01 	strb.w	r6, [r5], #1
 8015a30:	4652      	mov	r2, sl
 8015a32:	465b      	mov	r3, fp
 8015a34:	4680      	mov	r8, r0
 8015a36:	4689      	mov	r9, r1
 8015a38:	f7eb f860 	bl	8000afc <__aeabi_dcmplt>
 8015a3c:	2800      	cmp	r0, #0
 8015a3e:	d163      	bne.n	8015b08 <_dtoa_r+0x608>
 8015a40:	4642      	mov	r2, r8
 8015a42:	464b      	mov	r3, r9
 8015a44:	4936      	ldr	r1, [pc, #216]	; (8015b20 <_dtoa_r+0x620>)
 8015a46:	2000      	movs	r0, #0
 8015a48:	f7ea fc2e 	bl	80002a8 <__aeabi_dsub>
 8015a4c:	4652      	mov	r2, sl
 8015a4e:	465b      	mov	r3, fp
 8015a50:	f7eb f854 	bl	8000afc <__aeabi_dcmplt>
 8015a54:	2800      	cmp	r0, #0
 8015a56:	f040 80b5 	bne.w	8015bc4 <_dtoa_r+0x6c4>
 8015a5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015a5c:	429d      	cmp	r5, r3
 8015a5e:	d081      	beq.n	8015964 <_dtoa_r+0x464>
 8015a60:	4b30      	ldr	r3, [pc, #192]	; (8015b24 <_dtoa_r+0x624>)
 8015a62:	2200      	movs	r2, #0
 8015a64:	4650      	mov	r0, sl
 8015a66:	4659      	mov	r1, fp
 8015a68:	f7ea fdd6 	bl	8000618 <__aeabi_dmul>
 8015a6c:	4b2d      	ldr	r3, [pc, #180]	; (8015b24 <_dtoa_r+0x624>)
 8015a6e:	4682      	mov	sl, r0
 8015a70:	468b      	mov	fp, r1
 8015a72:	4640      	mov	r0, r8
 8015a74:	4649      	mov	r1, r9
 8015a76:	2200      	movs	r2, #0
 8015a78:	f7ea fdce 	bl	8000618 <__aeabi_dmul>
 8015a7c:	4680      	mov	r8, r0
 8015a7e:	4689      	mov	r9, r1
 8015a80:	e7c6      	b.n	8015a10 <_dtoa_r+0x510>
 8015a82:	4650      	mov	r0, sl
 8015a84:	4659      	mov	r1, fp
 8015a86:	f7ea fdc7 	bl	8000618 <__aeabi_dmul>
 8015a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015a8c:	9d01      	ldr	r5, [sp, #4]
 8015a8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015a90:	4682      	mov	sl, r0
 8015a92:	468b      	mov	fp, r1
 8015a94:	4649      	mov	r1, r9
 8015a96:	4640      	mov	r0, r8
 8015a98:	f7eb f86e 	bl	8000b78 <__aeabi_d2iz>
 8015a9c:	4606      	mov	r6, r0
 8015a9e:	f7ea fd51 	bl	8000544 <__aeabi_i2d>
 8015aa2:	3630      	adds	r6, #48	; 0x30
 8015aa4:	4602      	mov	r2, r0
 8015aa6:	460b      	mov	r3, r1
 8015aa8:	4640      	mov	r0, r8
 8015aaa:	4649      	mov	r1, r9
 8015aac:	f7ea fbfc 	bl	80002a8 <__aeabi_dsub>
 8015ab0:	f805 6b01 	strb.w	r6, [r5], #1
 8015ab4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015ab6:	429d      	cmp	r5, r3
 8015ab8:	4680      	mov	r8, r0
 8015aba:	4689      	mov	r9, r1
 8015abc:	f04f 0200 	mov.w	r2, #0
 8015ac0:	d124      	bne.n	8015b0c <_dtoa_r+0x60c>
 8015ac2:	4b1b      	ldr	r3, [pc, #108]	; (8015b30 <_dtoa_r+0x630>)
 8015ac4:	4650      	mov	r0, sl
 8015ac6:	4659      	mov	r1, fp
 8015ac8:	f7ea fbf0 	bl	80002ac <__adddf3>
 8015acc:	4602      	mov	r2, r0
 8015ace:	460b      	mov	r3, r1
 8015ad0:	4640      	mov	r0, r8
 8015ad2:	4649      	mov	r1, r9
 8015ad4:	f7eb f830 	bl	8000b38 <__aeabi_dcmpgt>
 8015ad8:	2800      	cmp	r0, #0
 8015ada:	d173      	bne.n	8015bc4 <_dtoa_r+0x6c4>
 8015adc:	4652      	mov	r2, sl
 8015ade:	465b      	mov	r3, fp
 8015ae0:	4913      	ldr	r1, [pc, #76]	; (8015b30 <_dtoa_r+0x630>)
 8015ae2:	2000      	movs	r0, #0
 8015ae4:	f7ea fbe0 	bl	80002a8 <__aeabi_dsub>
 8015ae8:	4602      	mov	r2, r0
 8015aea:	460b      	mov	r3, r1
 8015aec:	4640      	mov	r0, r8
 8015aee:	4649      	mov	r1, r9
 8015af0:	f7eb f804 	bl	8000afc <__aeabi_dcmplt>
 8015af4:	2800      	cmp	r0, #0
 8015af6:	f43f af35 	beq.w	8015964 <_dtoa_r+0x464>
 8015afa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8015afc:	1e6b      	subs	r3, r5, #1
 8015afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8015b00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015b04:	2b30      	cmp	r3, #48	; 0x30
 8015b06:	d0f8      	beq.n	8015afa <_dtoa_r+0x5fa>
 8015b08:	9700      	str	r7, [sp, #0]
 8015b0a:	e049      	b.n	8015ba0 <_dtoa_r+0x6a0>
 8015b0c:	4b05      	ldr	r3, [pc, #20]	; (8015b24 <_dtoa_r+0x624>)
 8015b0e:	f7ea fd83 	bl	8000618 <__aeabi_dmul>
 8015b12:	4680      	mov	r8, r0
 8015b14:	4689      	mov	r9, r1
 8015b16:	e7bd      	b.n	8015a94 <_dtoa_r+0x594>
 8015b18:	08019e38 	.word	0x08019e38
 8015b1c:	08019e10 	.word	0x08019e10
 8015b20:	3ff00000 	.word	0x3ff00000
 8015b24:	40240000 	.word	0x40240000
 8015b28:	401c0000 	.word	0x401c0000
 8015b2c:	40140000 	.word	0x40140000
 8015b30:	3fe00000 	.word	0x3fe00000
 8015b34:	9d01      	ldr	r5, [sp, #4]
 8015b36:	4656      	mov	r6, sl
 8015b38:	465f      	mov	r7, fp
 8015b3a:	4642      	mov	r2, r8
 8015b3c:	464b      	mov	r3, r9
 8015b3e:	4630      	mov	r0, r6
 8015b40:	4639      	mov	r1, r7
 8015b42:	f7ea fe93 	bl	800086c <__aeabi_ddiv>
 8015b46:	f7eb f817 	bl	8000b78 <__aeabi_d2iz>
 8015b4a:	4682      	mov	sl, r0
 8015b4c:	f7ea fcfa 	bl	8000544 <__aeabi_i2d>
 8015b50:	4642      	mov	r2, r8
 8015b52:	464b      	mov	r3, r9
 8015b54:	f7ea fd60 	bl	8000618 <__aeabi_dmul>
 8015b58:	4602      	mov	r2, r0
 8015b5a:	460b      	mov	r3, r1
 8015b5c:	4630      	mov	r0, r6
 8015b5e:	4639      	mov	r1, r7
 8015b60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8015b64:	f7ea fba0 	bl	80002a8 <__aeabi_dsub>
 8015b68:	f805 6b01 	strb.w	r6, [r5], #1
 8015b6c:	9e01      	ldr	r6, [sp, #4]
 8015b6e:	9f03      	ldr	r7, [sp, #12]
 8015b70:	1bae      	subs	r6, r5, r6
 8015b72:	42b7      	cmp	r7, r6
 8015b74:	4602      	mov	r2, r0
 8015b76:	460b      	mov	r3, r1
 8015b78:	d135      	bne.n	8015be6 <_dtoa_r+0x6e6>
 8015b7a:	f7ea fb97 	bl	80002ac <__adddf3>
 8015b7e:	4642      	mov	r2, r8
 8015b80:	464b      	mov	r3, r9
 8015b82:	4606      	mov	r6, r0
 8015b84:	460f      	mov	r7, r1
 8015b86:	f7ea ffd7 	bl	8000b38 <__aeabi_dcmpgt>
 8015b8a:	b9d0      	cbnz	r0, 8015bc2 <_dtoa_r+0x6c2>
 8015b8c:	4642      	mov	r2, r8
 8015b8e:	464b      	mov	r3, r9
 8015b90:	4630      	mov	r0, r6
 8015b92:	4639      	mov	r1, r7
 8015b94:	f7ea ffa8 	bl	8000ae8 <__aeabi_dcmpeq>
 8015b98:	b110      	cbz	r0, 8015ba0 <_dtoa_r+0x6a0>
 8015b9a:	f01a 0f01 	tst.w	sl, #1
 8015b9e:	d110      	bne.n	8015bc2 <_dtoa_r+0x6c2>
 8015ba0:	4620      	mov	r0, r4
 8015ba2:	ee18 1a10 	vmov	r1, s16
 8015ba6:	f000 ff47 	bl	8016a38 <_Bfree>
 8015baa:	2300      	movs	r3, #0
 8015bac:	9800      	ldr	r0, [sp, #0]
 8015bae:	702b      	strb	r3, [r5, #0]
 8015bb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015bb2:	3001      	adds	r0, #1
 8015bb4:	6018      	str	r0, [r3, #0]
 8015bb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	f43f acf1 	beq.w	80155a0 <_dtoa_r+0xa0>
 8015bbe:	601d      	str	r5, [r3, #0]
 8015bc0:	e4ee      	b.n	80155a0 <_dtoa_r+0xa0>
 8015bc2:	9f00      	ldr	r7, [sp, #0]
 8015bc4:	462b      	mov	r3, r5
 8015bc6:	461d      	mov	r5, r3
 8015bc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015bcc:	2a39      	cmp	r2, #57	; 0x39
 8015bce:	d106      	bne.n	8015bde <_dtoa_r+0x6de>
 8015bd0:	9a01      	ldr	r2, [sp, #4]
 8015bd2:	429a      	cmp	r2, r3
 8015bd4:	d1f7      	bne.n	8015bc6 <_dtoa_r+0x6c6>
 8015bd6:	9901      	ldr	r1, [sp, #4]
 8015bd8:	2230      	movs	r2, #48	; 0x30
 8015bda:	3701      	adds	r7, #1
 8015bdc:	700a      	strb	r2, [r1, #0]
 8015bde:	781a      	ldrb	r2, [r3, #0]
 8015be0:	3201      	adds	r2, #1
 8015be2:	701a      	strb	r2, [r3, #0]
 8015be4:	e790      	b.n	8015b08 <_dtoa_r+0x608>
 8015be6:	4ba6      	ldr	r3, [pc, #664]	; (8015e80 <_dtoa_r+0x980>)
 8015be8:	2200      	movs	r2, #0
 8015bea:	f7ea fd15 	bl	8000618 <__aeabi_dmul>
 8015bee:	2200      	movs	r2, #0
 8015bf0:	2300      	movs	r3, #0
 8015bf2:	4606      	mov	r6, r0
 8015bf4:	460f      	mov	r7, r1
 8015bf6:	f7ea ff77 	bl	8000ae8 <__aeabi_dcmpeq>
 8015bfa:	2800      	cmp	r0, #0
 8015bfc:	d09d      	beq.n	8015b3a <_dtoa_r+0x63a>
 8015bfe:	e7cf      	b.n	8015ba0 <_dtoa_r+0x6a0>
 8015c00:	9a08      	ldr	r2, [sp, #32]
 8015c02:	2a00      	cmp	r2, #0
 8015c04:	f000 80d7 	beq.w	8015db6 <_dtoa_r+0x8b6>
 8015c08:	9a06      	ldr	r2, [sp, #24]
 8015c0a:	2a01      	cmp	r2, #1
 8015c0c:	f300 80ba 	bgt.w	8015d84 <_dtoa_r+0x884>
 8015c10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015c12:	2a00      	cmp	r2, #0
 8015c14:	f000 80b2 	beq.w	8015d7c <_dtoa_r+0x87c>
 8015c18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015c1c:	9e07      	ldr	r6, [sp, #28]
 8015c1e:	9d04      	ldr	r5, [sp, #16]
 8015c20:	9a04      	ldr	r2, [sp, #16]
 8015c22:	441a      	add	r2, r3
 8015c24:	9204      	str	r2, [sp, #16]
 8015c26:	9a05      	ldr	r2, [sp, #20]
 8015c28:	2101      	movs	r1, #1
 8015c2a:	441a      	add	r2, r3
 8015c2c:	4620      	mov	r0, r4
 8015c2e:	9205      	str	r2, [sp, #20]
 8015c30:	f001 f804 	bl	8016c3c <__i2b>
 8015c34:	4607      	mov	r7, r0
 8015c36:	2d00      	cmp	r5, #0
 8015c38:	dd0c      	ble.n	8015c54 <_dtoa_r+0x754>
 8015c3a:	9b05      	ldr	r3, [sp, #20]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	dd09      	ble.n	8015c54 <_dtoa_r+0x754>
 8015c40:	42ab      	cmp	r3, r5
 8015c42:	9a04      	ldr	r2, [sp, #16]
 8015c44:	bfa8      	it	ge
 8015c46:	462b      	movge	r3, r5
 8015c48:	1ad2      	subs	r2, r2, r3
 8015c4a:	9204      	str	r2, [sp, #16]
 8015c4c:	9a05      	ldr	r2, [sp, #20]
 8015c4e:	1aed      	subs	r5, r5, r3
 8015c50:	1ad3      	subs	r3, r2, r3
 8015c52:	9305      	str	r3, [sp, #20]
 8015c54:	9b07      	ldr	r3, [sp, #28]
 8015c56:	b31b      	cbz	r3, 8015ca0 <_dtoa_r+0x7a0>
 8015c58:	9b08      	ldr	r3, [sp, #32]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	f000 80af 	beq.w	8015dbe <_dtoa_r+0x8be>
 8015c60:	2e00      	cmp	r6, #0
 8015c62:	dd13      	ble.n	8015c8c <_dtoa_r+0x78c>
 8015c64:	4639      	mov	r1, r7
 8015c66:	4632      	mov	r2, r6
 8015c68:	4620      	mov	r0, r4
 8015c6a:	f001 f8a7 	bl	8016dbc <__pow5mult>
 8015c6e:	ee18 2a10 	vmov	r2, s16
 8015c72:	4601      	mov	r1, r0
 8015c74:	4607      	mov	r7, r0
 8015c76:	4620      	mov	r0, r4
 8015c78:	f000 fff6 	bl	8016c68 <__multiply>
 8015c7c:	ee18 1a10 	vmov	r1, s16
 8015c80:	4680      	mov	r8, r0
 8015c82:	4620      	mov	r0, r4
 8015c84:	f000 fed8 	bl	8016a38 <_Bfree>
 8015c88:	ee08 8a10 	vmov	s16, r8
 8015c8c:	9b07      	ldr	r3, [sp, #28]
 8015c8e:	1b9a      	subs	r2, r3, r6
 8015c90:	d006      	beq.n	8015ca0 <_dtoa_r+0x7a0>
 8015c92:	ee18 1a10 	vmov	r1, s16
 8015c96:	4620      	mov	r0, r4
 8015c98:	f001 f890 	bl	8016dbc <__pow5mult>
 8015c9c:	ee08 0a10 	vmov	s16, r0
 8015ca0:	2101      	movs	r1, #1
 8015ca2:	4620      	mov	r0, r4
 8015ca4:	f000 ffca 	bl	8016c3c <__i2b>
 8015ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	4606      	mov	r6, r0
 8015cae:	f340 8088 	ble.w	8015dc2 <_dtoa_r+0x8c2>
 8015cb2:	461a      	mov	r2, r3
 8015cb4:	4601      	mov	r1, r0
 8015cb6:	4620      	mov	r0, r4
 8015cb8:	f001 f880 	bl	8016dbc <__pow5mult>
 8015cbc:	9b06      	ldr	r3, [sp, #24]
 8015cbe:	2b01      	cmp	r3, #1
 8015cc0:	4606      	mov	r6, r0
 8015cc2:	f340 8081 	ble.w	8015dc8 <_dtoa_r+0x8c8>
 8015cc6:	f04f 0800 	mov.w	r8, #0
 8015cca:	6933      	ldr	r3, [r6, #16]
 8015ccc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015cd0:	6918      	ldr	r0, [r3, #16]
 8015cd2:	f000 ff63 	bl	8016b9c <__hi0bits>
 8015cd6:	f1c0 0020 	rsb	r0, r0, #32
 8015cda:	9b05      	ldr	r3, [sp, #20]
 8015cdc:	4418      	add	r0, r3
 8015cde:	f010 001f 	ands.w	r0, r0, #31
 8015ce2:	f000 8092 	beq.w	8015e0a <_dtoa_r+0x90a>
 8015ce6:	f1c0 0320 	rsb	r3, r0, #32
 8015cea:	2b04      	cmp	r3, #4
 8015cec:	f340 808a 	ble.w	8015e04 <_dtoa_r+0x904>
 8015cf0:	f1c0 001c 	rsb	r0, r0, #28
 8015cf4:	9b04      	ldr	r3, [sp, #16]
 8015cf6:	4403      	add	r3, r0
 8015cf8:	9304      	str	r3, [sp, #16]
 8015cfa:	9b05      	ldr	r3, [sp, #20]
 8015cfc:	4403      	add	r3, r0
 8015cfe:	4405      	add	r5, r0
 8015d00:	9305      	str	r3, [sp, #20]
 8015d02:	9b04      	ldr	r3, [sp, #16]
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	dd07      	ble.n	8015d18 <_dtoa_r+0x818>
 8015d08:	ee18 1a10 	vmov	r1, s16
 8015d0c:	461a      	mov	r2, r3
 8015d0e:	4620      	mov	r0, r4
 8015d10:	f001 f8ae 	bl	8016e70 <__lshift>
 8015d14:	ee08 0a10 	vmov	s16, r0
 8015d18:	9b05      	ldr	r3, [sp, #20]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	dd05      	ble.n	8015d2a <_dtoa_r+0x82a>
 8015d1e:	4631      	mov	r1, r6
 8015d20:	461a      	mov	r2, r3
 8015d22:	4620      	mov	r0, r4
 8015d24:	f001 f8a4 	bl	8016e70 <__lshift>
 8015d28:	4606      	mov	r6, r0
 8015d2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d06e      	beq.n	8015e0e <_dtoa_r+0x90e>
 8015d30:	ee18 0a10 	vmov	r0, s16
 8015d34:	4631      	mov	r1, r6
 8015d36:	f001 f90b 	bl	8016f50 <__mcmp>
 8015d3a:	2800      	cmp	r0, #0
 8015d3c:	da67      	bge.n	8015e0e <_dtoa_r+0x90e>
 8015d3e:	9b00      	ldr	r3, [sp, #0]
 8015d40:	3b01      	subs	r3, #1
 8015d42:	ee18 1a10 	vmov	r1, s16
 8015d46:	9300      	str	r3, [sp, #0]
 8015d48:	220a      	movs	r2, #10
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	4620      	mov	r0, r4
 8015d4e:	f000 fe95 	bl	8016a7c <__multadd>
 8015d52:	9b08      	ldr	r3, [sp, #32]
 8015d54:	ee08 0a10 	vmov	s16, r0
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	f000 81b1 	beq.w	80160c0 <_dtoa_r+0xbc0>
 8015d5e:	2300      	movs	r3, #0
 8015d60:	4639      	mov	r1, r7
 8015d62:	220a      	movs	r2, #10
 8015d64:	4620      	mov	r0, r4
 8015d66:	f000 fe89 	bl	8016a7c <__multadd>
 8015d6a:	9b02      	ldr	r3, [sp, #8]
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	4607      	mov	r7, r0
 8015d70:	f300 808e 	bgt.w	8015e90 <_dtoa_r+0x990>
 8015d74:	9b06      	ldr	r3, [sp, #24]
 8015d76:	2b02      	cmp	r3, #2
 8015d78:	dc51      	bgt.n	8015e1e <_dtoa_r+0x91e>
 8015d7a:	e089      	b.n	8015e90 <_dtoa_r+0x990>
 8015d7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015d7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015d82:	e74b      	b.n	8015c1c <_dtoa_r+0x71c>
 8015d84:	9b03      	ldr	r3, [sp, #12]
 8015d86:	1e5e      	subs	r6, r3, #1
 8015d88:	9b07      	ldr	r3, [sp, #28]
 8015d8a:	42b3      	cmp	r3, r6
 8015d8c:	bfbf      	itttt	lt
 8015d8e:	9b07      	ldrlt	r3, [sp, #28]
 8015d90:	9607      	strlt	r6, [sp, #28]
 8015d92:	1af2      	sublt	r2, r6, r3
 8015d94:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8015d96:	bfb6      	itet	lt
 8015d98:	189b      	addlt	r3, r3, r2
 8015d9a:	1b9e      	subge	r6, r3, r6
 8015d9c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8015d9e:	9b03      	ldr	r3, [sp, #12]
 8015da0:	bfb8      	it	lt
 8015da2:	2600      	movlt	r6, #0
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	bfb7      	itett	lt
 8015da8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8015dac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8015db0:	1a9d      	sublt	r5, r3, r2
 8015db2:	2300      	movlt	r3, #0
 8015db4:	e734      	b.n	8015c20 <_dtoa_r+0x720>
 8015db6:	9e07      	ldr	r6, [sp, #28]
 8015db8:	9d04      	ldr	r5, [sp, #16]
 8015dba:	9f08      	ldr	r7, [sp, #32]
 8015dbc:	e73b      	b.n	8015c36 <_dtoa_r+0x736>
 8015dbe:	9a07      	ldr	r2, [sp, #28]
 8015dc0:	e767      	b.n	8015c92 <_dtoa_r+0x792>
 8015dc2:	9b06      	ldr	r3, [sp, #24]
 8015dc4:	2b01      	cmp	r3, #1
 8015dc6:	dc18      	bgt.n	8015dfa <_dtoa_r+0x8fa>
 8015dc8:	f1ba 0f00 	cmp.w	sl, #0
 8015dcc:	d115      	bne.n	8015dfa <_dtoa_r+0x8fa>
 8015dce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015dd2:	b993      	cbnz	r3, 8015dfa <_dtoa_r+0x8fa>
 8015dd4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015dd8:	0d1b      	lsrs	r3, r3, #20
 8015dda:	051b      	lsls	r3, r3, #20
 8015ddc:	b183      	cbz	r3, 8015e00 <_dtoa_r+0x900>
 8015dde:	9b04      	ldr	r3, [sp, #16]
 8015de0:	3301      	adds	r3, #1
 8015de2:	9304      	str	r3, [sp, #16]
 8015de4:	9b05      	ldr	r3, [sp, #20]
 8015de6:	3301      	adds	r3, #1
 8015de8:	9305      	str	r3, [sp, #20]
 8015dea:	f04f 0801 	mov.w	r8, #1
 8015dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	f47f af6a 	bne.w	8015cca <_dtoa_r+0x7ca>
 8015df6:	2001      	movs	r0, #1
 8015df8:	e76f      	b.n	8015cda <_dtoa_r+0x7da>
 8015dfa:	f04f 0800 	mov.w	r8, #0
 8015dfe:	e7f6      	b.n	8015dee <_dtoa_r+0x8ee>
 8015e00:	4698      	mov	r8, r3
 8015e02:	e7f4      	b.n	8015dee <_dtoa_r+0x8ee>
 8015e04:	f43f af7d 	beq.w	8015d02 <_dtoa_r+0x802>
 8015e08:	4618      	mov	r0, r3
 8015e0a:	301c      	adds	r0, #28
 8015e0c:	e772      	b.n	8015cf4 <_dtoa_r+0x7f4>
 8015e0e:	9b03      	ldr	r3, [sp, #12]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	dc37      	bgt.n	8015e84 <_dtoa_r+0x984>
 8015e14:	9b06      	ldr	r3, [sp, #24]
 8015e16:	2b02      	cmp	r3, #2
 8015e18:	dd34      	ble.n	8015e84 <_dtoa_r+0x984>
 8015e1a:	9b03      	ldr	r3, [sp, #12]
 8015e1c:	9302      	str	r3, [sp, #8]
 8015e1e:	9b02      	ldr	r3, [sp, #8]
 8015e20:	b96b      	cbnz	r3, 8015e3e <_dtoa_r+0x93e>
 8015e22:	4631      	mov	r1, r6
 8015e24:	2205      	movs	r2, #5
 8015e26:	4620      	mov	r0, r4
 8015e28:	f000 fe28 	bl	8016a7c <__multadd>
 8015e2c:	4601      	mov	r1, r0
 8015e2e:	4606      	mov	r6, r0
 8015e30:	ee18 0a10 	vmov	r0, s16
 8015e34:	f001 f88c 	bl	8016f50 <__mcmp>
 8015e38:	2800      	cmp	r0, #0
 8015e3a:	f73f adbb 	bgt.w	80159b4 <_dtoa_r+0x4b4>
 8015e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e40:	9d01      	ldr	r5, [sp, #4]
 8015e42:	43db      	mvns	r3, r3
 8015e44:	9300      	str	r3, [sp, #0]
 8015e46:	f04f 0800 	mov.w	r8, #0
 8015e4a:	4631      	mov	r1, r6
 8015e4c:	4620      	mov	r0, r4
 8015e4e:	f000 fdf3 	bl	8016a38 <_Bfree>
 8015e52:	2f00      	cmp	r7, #0
 8015e54:	f43f aea4 	beq.w	8015ba0 <_dtoa_r+0x6a0>
 8015e58:	f1b8 0f00 	cmp.w	r8, #0
 8015e5c:	d005      	beq.n	8015e6a <_dtoa_r+0x96a>
 8015e5e:	45b8      	cmp	r8, r7
 8015e60:	d003      	beq.n	8015e6a <_dtoa_r+0x96a>
 8015e62:	4641      	mov	r1, r8
 8015e64:	4620      	mov	r0, r4
 8015e66:	f000 fde7 	bl	8016a38 <_Bfree>
 8015e6a:	4639      	mov	r1, r7
 8015e6c:	4620      	mov	r0, r4
 8015e6e:	f000 fde3 	bl	8016a38 <_Bfree>
 8015e72:	e695      	b.n	8015ba0 <_dtoa_r+0x6a0>
 8015e74:	2600      	movs	r6, #0
 8015e76:	4637      	mov	r7, r6
 8015e78:	e7e1      	b.n	8015e3e <_dtoa_r+0x93e>
 8015e7a:	9700      	str	r7, [sp, #0]
 8015e7c:	4637      	mov	r7, r6
 8015e7e:	e599      	b.n	80159b4 <_dtoa_r+0x4b4>
 8015e80:	40240000 	.word	0x40240000
 8015e84:	9b08      	ldr	r3, [sp, #32]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	f000 80ca 	beq.w	8016020 <_dtoa_r+0xb20>
 8015e8c:	9b03      	ldr	r3, [sp, #12]
 8015e8e:	9302      	str	r3, [sp, #8]
 8015e90:	2d00      	cmp	r5, #0
 8015e92:	dd05      	ble.n	8015ea0 <_dtoa_r+0x9a0>
 8015e94:	4639      	mov	r1, r7
 8015e96:	462a      	mov	r2, r5
 8015e98:	4620      	mov	r0, r4
 8015e9a:	f000 ffe9 	bl	8016e70 <__lshift>
 8015e9e:	4607      	mov	r7, r0
 8015ea0:	f1b8 0f00 	cmp.w	r8, #0
 8015ea4:	d05b      	beq.n	8015f5e <_dtoa_r+0xa5e>
 8015ea6:	6879      	ldr	r1, [r7, #4]
 8015ea8:	4620      	mov	r0, r4
 8015eaa:	f000 fd85 	bl	80169b8 <_Balloc>
 8015eae:	4605      	mov	r5, r0
 8015eb0:	b928      	cbnz	r0, 8015ebe <_dtoa_r+0x9be>
 8015eb2:	4b87      	ldr	r3, [pc, #540]	; (80160d0 <_dtoa_r+0xbd0>)
 8015eb4:	4602      	mov	r2, r0
 8015eb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8015eba:	f7ff bb3b 	b.w	8015534 <_dtoa_r+0x34>
 8015ebe:	693a      	ldr	r2, [r7, #16]
 8015ec0:	3202      	adds	r2, #2
 8015ec2:	0092      	lsls	r2, r2, #2
 8015ec4:	f107 010c 	add.w	r1, r7, #12
 8015ec8:	300c      	adds	r0, #12
 8015eca:	f7fd fd42 	bl	8013952 <memcpy>
 8015ece:	2201      	movs	r2, #1
 8015ed0:	4629      	mov	r1, r5
 8015ed2:	4620      	mov	r0, r4
 8015ed4:	f000 ffcc 	bl	8016e70 <__lshift>
 8015ed8:	9b01      	ldr	r3, [sp, #4]
 8015eda:	f103 0901 	add.w	r9, r3, #1
 8015ede:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8015ee2:	4413      	add	r3, r2
 8015ee4:	9305      	str	r3, [sp, #20]
 8015ee6:	f00a 0301 	and.w	r3, sl, #1
 8015eea:	46b8      	mov	r8, r7
 8015eec:	9304      	str	r3, [sp, #16]
 8015eee:	4607      	mov	r7, r0
 8015ef0:	4631      	mov	r1, r6
 8015ef2:	ee18 0a10 	vmov	r0, s16
 8015ef6:	f7ff fa75 	bl	80153e4 <quorem>
 8015efa:	4641      	mov	r1, r8
 8015efc:	9002      	str	r0, [sp, #8]
 8015efe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8015f02:	ee18 0a10 	vmov	r0, s16
 8015f06:	f001 f823 	bl	8016f50 <__mcmp>
 8015f0a:	463a      	mov	r2, r7
 8015f0c:	9003      	str	r0, [sp, #12]
 8015f0e:	4631      	mov	r1, r6
 8015f10:	4620      	mov	r0, r4
 8015f12:	f001 f839 	bl	8016f88 <__mdiff>
 8015f16:	68c2      	ldr	r2, [r0, #12]
 8015f18:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8015f1c:	4605      	mov	r5, r0
 8015f1e:	bb02      	cbnz	r2, 8015f62 <_dtoa_r+0xa62>
 8015f20:	4601      	mov	r1, r0
 8015f22:	ee18 0a10 	vmov	r0, s16
 8015f26:	f001 f813 	bl	8016f50 <__mcmp>
 8015f2a:	4602      	mov	r2, r0
 8015f2c:	4629      	mov	r1, r5
 8015f2e:	4620      	mov	r0, r4
 8015f30:	9207      	str	r2, [sp, #28]
 8015f32:	f000 fd81 	bl	8016a38 <_Bfree>
 8015f36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8015f3a:	ea43 0102 	orr.w	r1, r3, r2
 8015f3e:	9b04      	ldr	r3, [sp, #16]
 8015f40:	430b      	orrs	r3, r1
 8015f42:	464d      	mov	r5, r9
 8015f44:	d10f      	bne.n	8015f66 <_dtoa_r+0xa66>
 8015f46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015f4a:	d02a      	beq.n	8015fa2 <_dtoa_r+0xaa2>
 8015f4c:	9b03      	ldr	r3, [sp, #12]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	dd02      	ble.n	8015f58 <_dtoa_r+0xa58>
 8015f52:	9b02      	ldr	r3, [sp, #8]
 8015f54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8015f58:	f88b a000 	strb.w	sl, [fp]
 8015f5c:	e775      	b.n	8015e4a <_dtoa_r+0x94a>
 8015f5e:	4638      	mov	r0, r7
 8015f60:	e7ba      	b.n	8015ed8 <_dtoa_r+0x9d8>
 8015f62:	2201      	movs	r2, #1
 8015f64:	e7e2      	b.n	8015f2c <_dtoa_r+0xa2c>
 8015f66:	9b03      	ldr	r3, [sp, #12]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	db04      	blt.n	8015f76 <_dtoa_r+0xa76>
 8015f6c:	9906      	ldr	r1, [sp, #24]
 8015f6e:	430b      	orrs	r3, r1
 8015f70:	9904      	ldr	r1, [sp, #16]
 8015f72:	430b      	orrs	r3, r1
 8015f74:	d122      	bne.n	8015fbc <_dtoa_r+0xabc>
 8015f76:	2a00      	cmp	r2, #0
 8015f78:	ddee      	ble.n	8015f58 <_dtoa_r+0xa58>
 8015f7a:	ee18 1a10 	vmov	r1, s16
 8015f7e:	2201      	movs	r2, #1
 8015f80:	4620      	mov	r0, r4
 8015f82:	f000 ff75 	bl	8016e70 <__lshift>
 8015f86:	4631      	mov	r1, r6
 8015f88:	ee08 0a10 	vmov	s16, r0
 8015f8c:	f000 ffe0 	bl	8016f50 <__mcmp>
 8015f90:	2800      	cmp	r0, #0
 8015f92:	dc03      	bgt.n	8015f9c <_dtoa_r+0xa9c>
 8015f94:	d1e0      	bne.n	8015f58 <_dtoa_r+0xa58>
 8015f96:	f01a 0f01 	tst.w	sl, #1
 8015f9a:	d0dd      	beq.n	8015f58 <_dtoa_r+0xa58>
 8015f9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015fa0:	d1d7      	bne.n	8015f52 <_dtoa_r+0xa52>
 8015fa2:	2339      	movs	r3, #57	; 0x39
 8015fa4:	f88b 3000 	strb.w	r3, [fp]
 8015fa8:	462b      	mov	r3, r5
 8015faa:	461d      	mov	r5, r3
 8015fac:	3b01      	subs	r3, #1
 8015fae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015fb2:	2a39      	cmp	r2, #57	; 0x39
 8015fb4:	d071      	beq.n	801609a <_dtoa_r+0xb9a>
 8015fb6:	3201      	adds	r2, #1
 8015fb8:	701a      	strb	r2, [r3, #0]
 8015fba:	e746      	b.n	8015e4a <_dtoa_r+0x94a>
 8015fbc:	2a00      	cmp	r2, #0
 8015fbe:	dd07      	ble.n	8015fd0 <_dtoa_r+0xad0>
 8015fc0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015fc4:	d0ed      	beq.n	8015fa2 <_dtoa_r+0xaa2>
 8015fc6:	f10a 0301 	add.w	r3, sl, #1
 8015fca:	f88b 3000 	strb.w	r3, [fp]
 8015fce:	e73c      	b.n	8015e4a <_dtoa_r+0x94a>
 8015fd0:	9b05      	ldr	r3, [sp, #20]
 8015fd2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8015fd6:	4599      	cmp	r9, r3
 8015fd8:	d047      	beq.n	801606a <_dtoa_r+0xb6a>
 8015fda:	ee18 1a10 	vmov	r1, s16
 8015fde:	2300      	movs	r3, #0
 8015fe0:	220a      	movs	r2, #10
 8015fe2:	4620      	mov	r0, r4
 8015fe4:	f000 fd4a 	bl	8016a7c <__multadd>
 8015fe8:	45b8      	cmp	r8, r7
 8015fea:	ee08 0a10 	vmov	s16, r0
 8015fee:	f04f 0300 	mov.w	r3, #0
 8015ff2:	f04f 020a 	mov.w	r2, #10
 8015ff6:	4641      	mov	r1, r8
 8015ff8:	4620      	mov	r0, r4
 8015ffa:	d106      	bne.n	801600a <_dtoa_r+0xb0a>
 8015ffc:	f000 fd3e 	bl	8016a7c <__multadd>
 8016000:	4680      	mov	r8, r0
 8016002:	4607      	mov	r7, r0
 8016004:	f109 0901 	add.w	r9, r9, #1
 8016008:	e772      	b.n	8015ef0 <_dtoa_r+0x9f0>
 801600a:	f000 fd37 	bl	8016a7c <__multadd>
 801600e:	4639      	mov	r1, r7
 8016010:	4680      	mov	r8, r0
 8016012:	2300      	movs	r3, #0
 8016014:	220a      	movs	r2, #10
 8016016:	4620      	mov	r0, r4
 8016018:	f000 fd30 	bl	8016a7c <__multadd>
 801601c:	4607      	mov	r7, r0
 801601e:	e7f1      	b.n	8016004 <_dtoa_r+0xb04>
 8016020:	9b03      	ldr	r3, [sp, #12]
 8016022:	9302      	str	r3, [sp, #8]
 8016024:	9d01      	ldr	r5, [sp, #4]
 8016026:	ee18 0a10 	vmov	r0, s16
 801602a:	4631      	mov	r1, r6
 801602c:	f7ff f9da 	bl	80153e4 <quorem>
 8016030:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8016034:	9b01      	ldr	r3, [sp, #4]
 8016036:	f805 ab01 	strb.w	sl, [r5], #1
 801603a:	1aea      	subs	r2, r5, r3
 801603c:	9b02      	ldr	r3, [sp, #8]
 801603e:	4293      	cmp	r3, r2
 8016040:	dd09      	ble.n	8016056 <_dtoa_r+0xb56>
 8016042:	ee18 1a10 	vmov	r1, s16
 8016046:	2300      	movs	r3, #0
 8016048:	220a      	movs	r2, #10
 801604a:	4620      	mov	r0, r4
 801604c:	f000 fd16 	bl	8016a7c <__multadd>
 8016050:	ee08 0a10 	vmov	s16, r0
 8016054:	e7e7      	b.n	8016026 <_dtoa_r+0xb26>
 8016056:	9b02      	ldr	r3, [sp, #8]
 8016058:	2b00      	cmp	r3, #0
 801605a:	bfc8      	it	gt
 801605c:	461d      	movgt	r5, r3
 801605e:	9b01      	ldr	r3, [sp, #4]
 8016060:	bfd8      	it	le
 8016062:	2501      	movle	r5, #1
 8016064:	441d      	add	r5, r3
 8016066:	f04f 0800 	mov.w	r8, #0
 801606a:	ee18 1a10 	vmov	r1, s16
 801606e:	2201      	movs	r2, #1
 8016070:	4620      	mov	r0, r4
 8016072:	f000 fefd 	bl	8016e70 <__lshift>
 8016076:	4631      	mov	r1, r6
 8016078:	ee08 0a10 	vmov	s16, r0
 801607c:	f000 ff68 	bl	8016f50 <__mcmp>
 8016080:	2800      	cmp	r0, #0
 8016082:	dc91      	bgt.n	8015fa8 <_dtoa_r+0xaa8>
 8016084:	d102      	bne.n	801608c <_dtoa_r+0xb8c>
 8016086:	f01a 0f01 	tst.w	sl, #1
 801608a:	d18d      	bne.n	8015fa8 <_dtoa_r+0xaa8>
 801608c:	462b      	mov	r3, r5
 801608e:	461d      	mov	r5, r3
 8016090:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016094:	2a30      	cmp	r2, #48	; 0x30
 8016096:	d0fa      	beq.n	801608e <_dtoa_r+0xb8e>
 8016098:	e6d7      	b.n	8015e4a <_dtoa_r+0x94a>
 801609a:	9a01      	ldr	r2, [sp, #4]
 801609c:	429a      	cmp	r2, r3
 801609e:	d184      	bne.n	8015faa <_dtoa_r+0xaaa>
 80160a0:	9b00      	ldr	r3, [sp, #0]
 80160a2:	3301      	adds	r3, #1
 80160a4:	9300      	str	r3, [sp, #0]
 80160a6:	2331      	movs	r3, #49	; 0x31
 80160a8:	7013      	strb	r3, [r2, #0]
 80160aa:	e6ce      	b.n	8015e4a <_dtoa_r+0x94a>
 80160ac:	4b09      	ldr	r3, [pc, #36]	; (80160d4 <_dtoa_r+0xbd4>)
 80160ae:	f7ff ba95 	b.w	80155dc <_dtoa_r+0xdc>
 80160b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80160b4:	2b00      	cmp	r3, #0
 80160b6:	f47f aa6e 	bne.w	8015596 <_dtoa_r+0x96>
 80160ba:	4b07      	ldr	r3, [pc, #28]	; (80160d8 <_dtoa_r+0xbd8>)
 80160bc:	f7ff ba8e 	b.w	80155dc <_dtoa_r+0xdc>
 80160c0:	9b02      	ldr	r3, [sp, #8]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	dcae      	bgt.n	8016024 <_dtoa_r+0xb24>
 80160c6:	9b06      	ldr	r3, [sp, #24]
 80160c8:	2b02      	cmp	r3, #2
 80160ca:	f73f aea8 	bgt.w	8015e1e <_dtoa_r+0x91e>
 80160ce:	e7a9      	b.n	8016024 <_dtoa_r+0xb24>
 80160d0:	08019d27 	.word	0x08019d27
 80160d4:	08019c30 	.word	0x08019c30
 80160d8:	08019ca8 	.word	0x08019ca8

080160dc <__sflush_r>:
 80160dc:	898a      	ldrh	r2, [r1, #12]
 80160de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160e2:	4605      	mov	r5, r0
 80160e4:	0710      	lsls	r0, r2, #28
 80160e6:	460c      	mov	r4, r1
 80160e8:	d458      	bmi.n	801619c <__sflush_r+0xc0>
 80160ea:	684b      	ldr	r3, [r1, #4]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	dc05      	bgt.n	80160fc <__sflush_r+0x20>
 80160f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	dc02      	bgt.n	80160fc <__sflush_r+0x20>
 80160f6:	2000      	movs	r0, #0
 80160f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80160fe:	2e00      	cmp	r6, #0
 8016100:	d0f9      	beq.n	80160f6 <__sflush_r+0x1a>
 8016102:	2300      	movs	r3, #0
 8016104:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016108:	682f      	ldr	r7, [r5, #0]
 801610a:	602b      	str	r3, [r5, #0]
 801610c:	d032      	beq.n	8016174 <__sflush_r+0x98>
 801610e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016110:	89a3      	ldrh	r3, [r4, #12]
 8016112:	075a      	lsls	r2, r3, #29
 8016114:	d505      	bpl.n	8016122 <__sflush_r+0x46>
 8016116:	6863      	ldr	r3, [r4, #4]
 8016118:	1ac0      	subs	r0, r0, r3
 801611a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801611c:	b10b      	cbz	r3, 8016122 <__sflush_r+0x46>
 801611e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016120:	1ac0      	subs	r0, r0, r3
 8016122:	2300      	movs	r3, #0
 8016124:	4602      	mov	r2, r0
 8016126:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016128:	6a21      	ldr	r1, [r4, #32]
 801612a:	4628      	mov	r0, r5
 801612c:	47b0      	blx	r6
 801612e:	1c43      	adds	r3, r0, #1
 8016130:	89a3      	ldrh	r3, [r4, #12]
 8016132:	d106      	bne.n	8016142 <__sflush_r+0x66>
 8016134:	6829      	ldr	r1, [r5, #0]
 8016136:	291d      	cmp	r1, #29
 8016138:	d82c      	bhi.n	8016194 <__sflush_r+0xb8>
 801613a:	4a2a      	ldr	r2, [pc, #168]	; (80161e4 <__sflush_r+0x108>)
 801613c:	40ca      	lsrs	r2, r1
 801613e:	07d6      	lsls	r6, r2, #31
 8016140:	d528      	bpl.n	8016194 <__sflush_r+0xb8>
 8016142:	2200      	movs	r2, #0
 8016144:	6062      	str	r2, [r4, #4]
 8016146:	04d9      	lsls	r1, r3, #19
 8016148:	6922      	ldr	r2, [r4, #16]
 801614a:	6022      	str	r2, [r4, #0]
 801614c:	d504      	bpl.n	8016158 <__sflush_r+0x7c>
 801614e:	1c42      	adds	r2, r0, #1
 8016150:	d101      	bne.n	8016156 <__sflush_r+0x7a>
 8016152:	682b      	ldr	r3, [r5, #0]
 8016154:	b903      	cbnz	r3, 8016158 <__sflush_r+0x7c>
 8016156:	6560      	str	r0, [r4, #84]	; 0x54
 8016158:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801615a:	602f      	str	r7, [r5, #0]
 801615c:	2900      	cmp	r1, #0
 801615e:	d0ca      	beq.n	80160f6 <__sflush_r+0x1a>
 8016160:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016164:	4299      	cmp	r1, r3
 8016166:	d002      	beq.n	801616e <__sflush_r+0x92>
 8016168:	4628      	mov	r0, r5
 801616a:	f001 f8fd 	bl	8017368 <_free_r>
 801616e:	2000      	movs	r0, #0
 8016170:	6360      	str	r0, [r4, #52]	; 0x34
 8016172:	e7c1      	b.n	80160f8 <__sflush_r+0x1c>
 8016174:	6a21      	ldr	r1, [r4, #32]
 8016176:	2301      	movs	r3, #1
 8016178:	4628      	mov	r0, r5
 801617a:	47b0      	blx	r6
 801617c:	1c41      	adds	r1, r0, #1
 801617e:	d1c7      	bne.n	8016110 <__sflush_r+0x34>
 8016180:	682b      	ldr	r3, [r5, #0]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d0c4      	beq.n	8016110 <__sflush_r+0x34>
 8016186:	2b1d      	cmp	r3, #29
 8016188:	d001      	beq.n	801618e <__sflush_r+0xb2>
 801618a:	2b16      	cmp	r3, #22
 801618c:	d101      	bne.n	8016192 <__sflush_r+0xb6>
 801618e:	602f      	str	r7, [r5, #0]
 8016190:	e7b1      	b.n	80160f6 <__sflush_r+0x1a>
 8016192:	89a3      	ldrh	r3, [r4, #12]
 8016194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016198:	81a3      	strh	r3, [r4, #12]
 801619a:	e7ad      	b.n	80160f8 <__sflush_r+0x1c>
 801619c:	690f      	ldr	r7, [r1, #16]
 801619e:	2f00      	cmp	r7, #0
 80161a0:	d0a9      	beq.n	80160f6 <__sflush_r+0x1a>
 80161a2:	0793      	lsls	r3, r2, #30
 80161a4:	680e      	ldr	r6, [r1, #0]
 80161a6:	bf08      	it	eq
 80161a8:	694b      	ldreq	r3, [r1, #20]
 80161aa:	600f      	str	r7, [r1, #0]
 80161ac:	bf18      	it	ne
 80161ae:	2300      	movne	r3, #0
 80161b0:	eba6 0807 	sub.w	r8, r6, r7
 80161b4:	608b      	str	r3, [r1, #8]
 80161b6:	f1b8 0f00 	cmp.w	r8, #0
 80161ba:	dd9c      	ble.n	80160f6 <__sflush_r+0x1a>
 80161bc:	6a21      	ldr	r1, [r4, #32]
 80161be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80161c0:	4643      	mov	r3, r8
 80161c2:	463a      	mov	r2, r7
 80161c4:	4628      	mov	r0, r5
 80161c6:	47b0      	blx	r6
 80161c8:	2800      	cmp	r0, #0
 80161ca:	dc06      	bgt.n	80161da <__sflush_r+0xfe>
 80161cc:	89a3      	ldrh	r3, [r4, #12]
 80161ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80161d2:	81a3      	strh	r3, [r4, #12]
 80161d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80161d8:	e78e      	b.n	80160f8 <__sflush_r+0x1c>
 80161da:	4407      	add	r7, r0
 80161dc:	eba8 0800 	sub.w	r8, r8, r0
 80161e0:	e7e9      	b.n	80161b6 <__sflush_r+0xda>
 80161e2:	bf00      	nop
 80161e4:	20400001 	.word	0x20400001

080161e8 <_fflush_r>:
 80161e8:	b538      	push	{r3, r4, r5, lr}
 80161ea:	690b      	ldr	r3, [r1, #16]
 80161ec:	4605      	mov	r5, r0
 80161ee:	460c      	mov	r4, r1
 80161f0:	b913      	cbnz	r3, 80161f8 <_fflush_r+0x10>
 80161f2:	2500      	movs	r5, #0
 80161f4:	4628      	mov	r0, r5
 80161f6:	bd38      	pop	{r3, r4, r5, pc}
 80161f8:	b118      	cbz	r0, 8016202 <_fflush_r+0x1a>
 80161fa:	6983      	ldr	r3, [r0, #24]
 80161fc:	b90b      	cbnz	r3, 8016202 <_fflush_r+0x1a>
 80161fe:	f7fd fa37 	bl	8013670 <__sinit>
 8016202:	4b14      	ldr	r3, [pc, #80]	; (8016254 <_fflush_r+0x6c>)
 8016204:	429c      	cmp	r4, r3
 8016206:	d11b      	bne.n	8016240 <_fflush_r+0x58>
 8016208:	686c      	ldr	r4, [r5, #4]
 801620a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801620e:	2b00      	cmp	r3, #0
 8016210:	d0ef      	beq.n	80161f2 <_fflush_r+0xa>
 8016212:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016214:	07d0      	lsls	r0, r2, #31
 8016216:	d404      	bmi.n	8016222 <_fflush_r+0x3a>
 8016218:	0599      	lsls	r1, r3, #22
 801621a:	d402      	bmi.n	8016222 <_fflush_r+0x3a>
 801621c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801621e:	f7fd fb96 	bl	801394e <__retarget_lock_acquire_recursive>
 8016222:	4628      	mov	r0, r5
 8016224:	4621      	mov	r1, r4
 8016226:	f7ff ff59 	bl	80160dc <__sflush_r>
 801622a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801622c:	07da      	lsls	r2, r3, #31
 801622e:	4605      	mov	r5, r0
 8016230:	d4e0      	bmi.n	80161f4 <_fflush_r+0xc>
 8016232:	89a3      	ldrh	r3, [r4, #12]
 8016234:	059b      	lsls	r3, r3, #22
 8016236:	d4dd      	bmi.n	80161f4 <_fflush_r+0xc>
 8016238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801623a:	f7fd fb89 	bl	8013950 <__retarget_lock_release_recursive>
 801623e:	e7d9      	b.n	80161f4 <_fflush_r+0xc>
 8016240:	4b05      	ldr	r3, [pc, #20]	; (8016258 <_fflush_r+0x70>)
 8016242:	429c      	cmp	r4, r3
 8016244:	d101      	bne.n	801624a <_fflush_r+0x62>
 8016246:	68ac      	ldr	r4, [r5, #8]
 8016248:	e7df      	b.n	801620a <_fflush_r+0x22>
 801624a:	4b04      	ldr	r3, [pc, #16]	; (801625c <_fflush_r+0x74>)
 801624c:	429c      	cmp	r4, r3
 801624e:	bf08      	it	eq
 8016250:	68ec      	ldreq	r4, [r5, #12]
 8016252:	e7da      	b.n	801620a <_fflush_r+0x22>
 8016254:	08019bdc 	.word	0x08019bdc
 8016258:	08019bfc 	.word	0x08019bfc
 801625c:	08019bbc 	.word	0x08019bbc

08016260 <rshift>:
 8016260:	6903      	ldr	r3, [r0, #16]
 8016262:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016266:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801626a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801626e:	f100 0414 	add.w	r4, r0, #20
 8016272:	dd45      	ble.n	8016300 <rshift+0xa0>
 8016274:	f011 011f 	ands.w	r1, r1, #31
 8016278:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801627c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016280:	d10c      	bne.n	801629c <rshift+0x3c>
 8016282:	f100 0710 	add.w	r7, r0, #16
 8016286:	4629      	mov	r1, r5
 8016288:	42b1      	cmp	r1, r6
 801628a:	d334      	bcc.n	80162f6 <rshift+0x96>
 801628c:	1a9b      	subs	r3, r3, r2
 801628e:	009b      	lsls	r3, r3, #2
 8016290:	1eea      	subs	r2, r5, #3
 8016292:	4296      	cmp	r6, r2
 8016294:	bf38      	it	cc
 8016296:	2300      	movcc	r3, #0
 8016298:	4423      	add	r3, r4
 801629a:	e015      	b.n	80162c8 <rshift+0x68>
 801629c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80162a0:	f1c1 0820 	rsb	r8, r1, #32
 80162a4:	40cf      	lsrs	r7, r1
 80162a6:	f105 0e04 	add.w	lr, r5, #4
 80162aa:	46a1      	mov	r9, r4
 80162ac:	4576      	cmp	r6, lr
 80162ae:	46f4      	mov	ip, lr
 80162b0:	d815      	bhi.n	80162de <rshift+0x7e>
 80162b2:	1a9a      	subs	r2, r3, r2
 80162b4:	0092      	lsls	r2, r2, #2
 80162b6:	3a04      	subs	r2, #4
 80162b8:	3501      	adds	r5, #1
 80162ba:	42ae      	cmp	r6, r5
 80162bc:	bf38      	it	cc
 80162be:	2200      	movcc	r2, #0
 80162c0:	18a3      	adds	r3, r4, r2
 80162c2:	50a7      	str	r7, [r4, r2]
 80162c4:	b107      	cbz	r7, 80162c8 <rshift+0x68>
 80162c6:	3304      	adds	r3, #4
 80162c8:	1b1a      	subs	r2, r3, r4
 80162ca:	42a3      	cmp	r3, r4
 80162cc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80162d0:	bf08      	it	eq
 80162d2:	2300      	moveq	r3, #0
 80162d4:	6102      	str	r2, [r0, #16]
 80162d6:	bf08      	it	eq
 80162d8:	6143      	streq	r3, [r0, #20]
 80162da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80162de:	f8dc c000 	ldr.w	ip, [ip]
 80162e2:	fa0c fc08 	lsl.w	ip, ip, r8
 80162e6:	ea4c 0707 	orr.w	r7, ip, r7
 80162ea:	f849 7b04 	str.w	r7, [r9], #4
 80162ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80162f2:	40cf      	lsrs	r7, r1
 80162f4:	e7da      	b.n	80162ac <rshift+0x4c>
 80162f6:	f851 cb04 	ldr.w	ip, [r1], #4
 80162fa:	f847 cf04 	str.w	ip, [r7, #4]!
 80162fe:	e7c3      	b.n	8016288 <rshift+0x28>
 8016300:	4623      	mov	r3, r4
 8016302:	e7e1      	b.n	80162c8 <rshift+0x68>

08016304 <__hexdig_fun>:
 8016304:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016308:	2b09      	cmp	r3, #9
 801630a:	d802      	bhi.n	8016312 <__hexdig_fun+0xe>
 801630c:	3820      	subs	r0, #32
 801630e:	b2c0      	uxtb	r0, r0
 8016310:	4770      	bx	lr
 8016312:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016316:	2b05      	cmp	r3, #5
 8016318:	d801      	bhi.n	801631e <__hexdig_fun+0x1a>
 801631a:	3847      	subs	r0, #71	; 0x47
 801631c:	e7f7      	b.n	801630e <__hexdig_fun+0xa>
 801631e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016322:	2b05      	cmp	r3, #5
 8016324:	d801      	bhi.n	801632a <__hexdig_fun+0x26>
 8016326:	3827      	subs	r0, #39	; 0x27
 8016328:	e7f1      	b.n	801630e <__hexdig_fun+0xa>
 801632a:	2000      	movs	r0, #0
 801632c:	4770      	bx	lr
	...

08016330 <__gethex>:
 8016330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016334:	ed2d 8b02 	vpush	{d8}
 8016338:	b089      	sub	sp, #36	; 0x24
 801633a:	ee08 0a10 	vmov	s16, r0
 801633e:	9304      	str	r3, [sp, #16]
 8016340:	4bb4      	ldr	r3, [pc, #720]	; (8016614 <__gethex+0x2e4>)
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	9301      	str	r3, [sp, #4]
 8016346:	4618      	mov	r0, r3
 8016348:	468b      	mov	fp, r1
 801634a:	4690      	mov	r8, r2
 801634c:	f7e9 ff4a 	bl	80001e4 <strlen>
 8016350:	9b01      	ldr	r3, [sp, #4]
 8016352:	f8db 2000 	ldr.w	r2, [fp]
 8016356:	4403      	add	r3, r0
 8016358:	4682      	mov	sl, r0
 801635a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801635e:	9305      	str	r3, [sp, #20]
 8016360:	1c93      	adds	r3, r2, #2
 8016362:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8016366:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801636a:	32fe      	adds	r2, #254	; 0xfe
 801636c:	18d1      	adds	r1, r2, r3
 801636e:	461f      	mov	r7, r3
 8016370:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016374:	9100      	str	r1, [sp, #0]
 8016376:	2830      	cmp	r0, #48	; 0x30
 8016378:	d0f8      	beq.n	801636c <__gethex+0x3c>
 801637a:	f7ff ffc3 	bl	8016304 <__hexdig_fun>
 801637e:	4604      	mov	r4, r0
 8016380:	2800      	cmp	r0, #0
 8016382:	d13a      	bne.n	80163fa <__gethex+0xca>
 8016384:	9901      	ldr	r1, [sp, #4]
 8016386:	4652      	mov	r2, sl
 8016388:	4638      	mov	r0, r7
 801638a:	f7fe f8e9 	bl	8014560 <strncmp>
 801638e:	4605      	mov	r5, r0
 8016390:	2800      	cmp	r0, #0
 8016392:	d168      	bne.n	8016466 <__gethex+0x136>
 8016394:	f817 000a 	ldrb.w	r0, [r7, sl]
 8016398:	eb07 060a 	add.w	r6, r7, sl
 801639c:	f7ff ffb2 	bl	8016304 <__hexdig_fun>
 80163a0:	2800      	cmp	r0, #0
 80163a2:	d062      	beq.n	801646a <__gethex+0x13a>
 80163a4:	4633      	mov	r3, r6
 80163a6:	7818      	ldrb	r0, [r3, #0]
 80163a8:	2830      	cmp	r0, #48	; 0x30
 80163aa:	461f      	mov	r7, r3
 80163ac:	f103 0301 	add.w	r3, r3, #1
 80163b0:	d0f9      	beq.n	80163a6 <__gethex+0x76>
 80163b2:	f7ff ffa7 	bl	8016304 <__hexdig_fun>
 80163b6:	2301      	movs	r3, #1
 80163b8:	fab0 f480 	clz	r4, r0
 80163bc:	0964      	lsrs	r4, r4, #5
 80163be:	4635      	mov	r5, r6
 80163c0:	9300      	str	r3, [sp, #0]
 80163c2:	463a      	mov	r2, r7
 80163c4:	4616      	mov	r6, r2
 80163c6:	3201      	adds	r2, #1
 80163c8:	7830      	ldrb	r0, [r6, #0]
 80163ca:	f7ff ff9b 	bl	8016304 <__hexdig_fun>
 80163ce:	2800      	cmp	r0, #0
 80163d0:	d1f8      	bne.n	80163c4 <__gethex+0x94>
 80163d2:	9901      	ldr	r1, [sp, #4]
 80163d4:	4652      	mov	r2, sl
 80163d6:	4630      	mov	r0, r6
 80163d8:	f7fe f8c2 	bl	8014560 <strncmp>
 80163dc:	b980      	cbnz	r0, 8016400 <__gethex+0xd0>
 80163de:	b94d      	cbnz	r5, 80163f4 <__gethex+0xc4>
 80163e0:	eb06 050a 	add.w	r5, r6, sl
 80163e4:	462a      	mov	r2, r5
 80163e6:	4616      	mov	r6, r2
 80163e8:	3201      	adds	r2, #1
 80163ea:	7830      	ldrb	r0, [r6, #0]
 80163ec:	f7ff ff8a 	bl	8016304 <__hexdig_fun>
 80163f0:	2800      	cmp	r0, #0
 80163f2:	d1f8      	bne.n	80163e6 <__gethex+0xb6>
 80163f4:	1bad      	subs	r5, r5, r6
 80163f6:	00ad      	lsls	r5, r5, #2
 80163f8:	e004      	b.n	8016404 <__gethex+0xd4>
 80163fa:	2400      	movs	r4, #0
 80163fc:	4625      	mov	r5, r4
 80163fe:	e7e0      	b.n	80163c2 <__gethex+0x92>
 8016400:	2d00      	cmp	r5, #0
 8016402:	d1f7      	bne.n	80163f4 <__gethex+0xc4>
 8016404:	7833      	ldrb	r3, [r6, #0]
 8016406:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801640a:	2b50      	cmp	r3, #80	; 0x50
 801640c:	d13b      	bne.n	8016486 <__gethex+0x156>
 801640e:	7873      	ldrb	r3, [r6, #1]
 8016410:	2b2b      	cmp	r3, #43	; 0x2b
 8016412:	d02c      	beq.n	801646e <__gethex+0x13e>
 8016414:	2b2d      	cmp	r3, #45	; 0x2d
 8016416:	d02e      	beq.n	8016476 <__gethex+0x146>
 8016418:	1c71      	adds	r1, r6, #1
 801641a:	f04f 0900 	mov.w	r9, #0
 801641e:	7808      	ldrb	r0, [r1, #0]
 8016420:	f7ff ff70 	bl	8016304 <__hexdig_fun>
 8016424:	1e43      	subs	r3, r0, #1
 8016426:	b2db      	uxtb	r3, r3
 8016428:	2b18      	cmp	r3, #24
 801642a:	d82c      	bhi.n	8016486 <__gethex+0x156>
 801642c:	f1a0 0210 	sub.w	r2, r0, #16
 8016430:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016434:	f7ff ff66 	bl	8016304 <__hexdig_fun>
 8016438:	1e43      	subs	r3, r0, #1
 801643a:	b2db      	uxtb	r3, r3
 801643c:	2b18      	cmp	r3, #24
 801643e:	d91d      	bls.n	801647c <__gethex+0x14c>
 8016440:	f1b9 0f00 	cmp.w	r9, #0
 8016444:	d000      	beq.n	8016448 <__gethex+0x118>
 8016446:	4252      	negs	r2, r2
 8016448:	4415      	add	r5, r2
 801644a:	f8cb 1000 	str.w	r1, [fp]
 801644e:	b1e4      	cbz	r4, 801648a <__gethex+0x15a>
 8016450:	9b00      	ldr	r3, [sp, #0]
 8016452:	2b00      	cmp	r3, #0
 8016454:	bf14      	ite	ne
 8016456:	2700      	movne	r7, #0
 8016458:	2706      	moveq	r7, #6
 801645a:	4638      	mov	r0, r7
 801645c:	b009      	add	sp, #36	; 0x24
 801645e:	ecbd 8b02 	vpop	{d8}
 8016462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016466:	463e      	mov	r6, r7
 8016468:	4625      	mov	r5, r4
 801646a:	2401      	movs	r4, #1
 801646c:	e7ca      	b.n	8016404 <__gethex+0xd4>
 801646e:	f04f 0900 	mov.w	r9, #0
 8016472:	1cb1      	adds	r1, r6, #2
 8016474:	e7d3      	b.n	801641e <__gethex+0xee>
 8016476:	f04f 0901 	mov.w	r9, #1
 801647a:	e7fa      	b.n	8016472 <__gethex+0x142>
 801647c:	230a      	movs	r3, #10
 801647e:	fb03 0202 	mla	r2, r3, r2, r0
 8016482:	3a10      	subs	r2, #16
 8016484:	e7d4      	b.n	8016430 <__gethex+0x100>
 8016486:	4631      	mov	r1, r6
 8016488:	e7df      	b.n	801644a <__gethex+0x11a>
 801648a:	1bf3      	subs	r3, r6, r7
 801648c:	3b01      	subs	r3, #1
 801648e:	4621      	mov	r1, r4
 8016490:	2b07      	cmp	r3, #7
 8016492:	dc0b      	bgt.n	80164ac <__gethex+0x17c>
 8016494:	ee18 0a10 	vmov	r0, s16
 8016498:	f000 fa8e 	bl	80169b8 <_Balloc>
 801649c:	4604      	mov	r4, r0
 801649e:	b940      	cbnz	r0, 80164b2 <__gethex+0x182>
 80164a0:	4b5d      	ldr	r3, [pc, #372]	; (8016618 <__gethex+0x2e8>)
 80164a2:	4602      	mov	r2, r0
 80164a4:	21de      	movs	r1, #222	; 0xde
 80164a6:	485d      	ldr	r0, [pc, #372]	; (801661c <__gethex+0x2ec>)
 80164a8:	f001 f930 	bl	801770c <__assert_func>
 80164ac:	3101      	adds	r1, #1
 80164ae:	105b      	asrs	r3, r3, #1
 80164b0:	e7ee      	b.n	8016490 <__gethex+0x160>
 80164b2:	f100 0914 	add.w	r9, r0, #20
 80164b6:	f04f 0b00 	mov.w	fp, #0
 80164ba:	f1ca 0301 	rsb	r3, sl, #1
 80164be:	f8cd 9008 	str.w	r9, [sp, #8]
 80164c2:	f8cd b000 	str.w	fp, [sp]
 80164c6:	9306      	str	r3, [sp, #24]
 80164c8:	42b7      	cmp	r7, r6
 80164ca:	d340      	bcc.n	801654e <__gethex+0x21e>
 80164cc:	9802      	ldr	r0, [sp, #8]
 80164ce:	9b00      	ldr	r3, [sp, #0]
 80164d0:	f840 3b04 	str.w	r3, [r0], #4
 80164d4:	eba0 0009 	sub.w	r0, r0, r9
 80164d8:	1080      	asrs	r0, r0, #2
 80164da:	0146      	lsls	r6, r0, #5
 80164dc:	6120      	str	r0, [r4, #16]
 80164de:	4618      	mov	r0, r3
 80164e0:	f000 fb5c 	bl	8016b9c <__hi0bits>
 80164e4:	1a30      	subs	r0, r6, r0
 80164e6:	f8d8 6000 	ldr.w	r6, [r8]
 80164ea:	42b0      	cmp	r0, r6
 80164ec:	dd63      	ble.n	80165b6 <__gethex+0x286>
 80164ee:	1b87      	subs	r7, r0, r6
 80164f0:	4639      	mov	r1, r7
 80164f2:	4620      	mov	r0, r4
 80164f4:	f000 ff00 	bl	80172f8 <__any_on>
 80164f8:	4682      	mov	sl, r0
 80164fa:	b1a8      	cbz	r0, 8016528 <__gethex+0x1f8>
 80164fc:	1e7b      	subs	r3, r7, #1
 80164fe:	1159      	asrs	r1, r3, #5
 8016500:	f003 021f 	and.w	r2, r3, #31
 8016504:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016508:	f04f 0a01 	mov.w	sl, #1
 801650c:	fa0a f202 	lsl.w	r2, sl, r2
 8016510:	420a      	tst	r2, r1
 8016512:	d009      	beq.n	8016528 <__gethex+0x1f8>
 8016514:	4553      	cmp	r3, sl
 8016516:	dd05      	ble.n	8016524 <__gethex+0x1f4>
 8016518:	1eb9      	subs	r1, r7, #2
 801651a:	4620      	mov	r0, r4
 801651c:	f000 feec 	bl	80172f8 <__any_on>
 8016520:	2800      	cmp	r0, #0
 8016522:	d145      	bne.n	80165b0 <__gethex+0x280>
 8016524:	f04f 0a02 	mov.w	sl, #2
 8016528:	4639      	mov	r1, r7
 801652a:	4620      	mov	r0, r4
 801652c:	f7ff fe98 	bl	8016260 <rshift>
 8016530:	443d      	add	r5, r7
 8016532:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016536:	42ab      	cmp	r3, r5
 8016538:	da4c      	bge.n	80165d4 <__gethex+0x2a4>
 801653a:	ee18 0a10 	vmov	r0, s16
 801653e:	4621      	mov	r1, r4
 8016540:	f000 fa7a 	bl	8016a38 <_Bfree>
 8016544:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016546:	2300      	movs	r3, #0
 8016548:	6013      	str	r3, [r2, #0]
 801654a:	27a3      	movs	r7, #163	; 0xa3
 801654c:	e785      	b.n	801645a <__gethex+0x12a>
 801654e:	1e73      	subs	r3, r6, #1
 8016550:	9a05      	ldr	r2, [sp, #20]
 8016552:	9303      	str	r3, [sp, #12]
 8016554:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016558:	4293      	cmp	r3, r2
 801655a:	d019      	beq.n	8016590 <__gethex+0x260>
 801655c:	f1bb 0f20 	cmp.w	fp, #32
 8016560:	d107      	bne.n	8016572 <__gethex+0x242>
 8016562:	9b02      	ldr	r3, [sp, #8]
 8016564:	9a00      	ldr	r2, [sp, #0]
 8016566:	f843 2b04 	str.w	r2, [r3], #4
 801656a:	9302      	str	r3, [sp, #8]
 801656c:	2300      	movs	r3, #0
 801656e:	9300      	str	r3, [sp, #0]
 8016570:	469b      	mov	fp, r3
 8016572:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016576:	f7ff fec5 	bl	8016304 <__hexdig_fun>
 801657a:	9b00      	ldr	r3, [sp, #0]
 801657c:	f000 000f 	and.w	r0, r0, #15
 8016580:	fa00 f00b 	lsl.w	r0, r0, fp
 8016584:	4303      	orrs	r3, r0
 8016586:	9300      	str	r3, [sp, #0]
 8016588:	f10b 0b04 	add.w	fp, fp, #4
 801658c:	9b03      	ldr	r3, [sp, #12]
 801658e:	e00d      	b.n	80165ac <__gethex+0x27c>
 8016590:	9b03      	ldr	r3, [sp, #12]
 8016592:	9a06      	ldr	r2, [sp, #24]
 8016594:	4413      	add	r3, r2
 8016596:	42bb      	cmp	r3, r7
 8016598:	d3e0      	bcc.n	801655c <__gethex+0x22c>
 801659a:	4618      	mov	r0, r3
 801659c:	9901      	ldr	r1, [sp, #4]
 801659e:	9307      	str	r3, [sp, #28]
 80165a0:	4652      	mov	r2, sl
 80165a2:	f7fd ffdd 	bl	8014560 <strncmp>
 80165a6:	9b07      	ldr	r3, [sp, #28]
 80165a8:	2800      	cmp	r0, #0
 80165aa:	d1d7      	bne.n	801655c <__gethex+0x22c>
 80165ac:	461e      	mov	r6, r3
 80165ae:	e78b      	b.n	80164c8 <__gethex+0x198>
 80165b0:	f04f 0a03 	mov.w	sl, #3
 80165b4:	e7b8      	b.n	8016528 <__gethex+0x1f8>
 80165b6:	da0a      	bge.n	80165ce <__gethex+0x29e>
 80165b8:	1a37      	subs	r7, r6, r0
 80165ba:	4621      	mov	r1, r4
 80165bc:	ee18 0a10 	vmov	r0, s16
 80165c0:	463a      	mov	r2, r7
 80165c2:	f000 fc55 	bl	8016e70 <__lshift>
 80165c6:	1bed      	subs	r5, r5, r7
 80165c8:	4604      	mov	r4, r0
 80165ca:	f100 0914 	add.w	r9, r0, #20
 80165ce:	f04f 0a00 	mov.w	sl, #0
 80165d2:	e7ae      	b.n	8016532 <__gethex+0x202>
 80165d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80165d8:	42a8      	cmp	r0, r5
 80165da:	dd72      	ble.n	80166c2 <__gethex+0x392>
 80165dc:	1b45      	subs	r5, r0, r5
 80165de:	42ae      	cmp	r6, r5
 80165e0:	dc36      	bgt.n	8016650 <__gethex+0x320>
 80165e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80165e6:	2b02      	cmp	r3, #2
 80165e8:	d02a      	beq.n	8016640 <__gethex+0x310>
 80165ea:	2b03      	cmp	r3, #3
 80165ec:	d02c      	beq.n	8016648 <__gethex+0x318>
 80165ee:	2b01      	cmp	r3, #1
 80165f0:	d11c      	bne.n	801662c <__gethex+0x2fc>
 80165f2:	42ae      	cmp	r6, r5
 80165f4:	d11a      	bne.n	801662c <__gethex+0x2fc>
 80165f6:	2e01      	cmp	r6, #1
 80165f8:	d112      	bne.n	8016620 <__gethex+0x2f0>
 80165fa:	9a04      	ldr	r2, [sp, #16]
 80165fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016600:	6013      	str	r3, [r2, #0]
 8016602:	2301      	movs	r3, #1
 8016604:	6123      	str	r3, [r4, #16]
 8016606:	f8c9 3000 	str.w	r3, [r9]
 801660a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801660c:	2762      	movs	r7, #98	; 0x62
 801660e:	601c      	str	r4, [r3, #0]
 8016610:	e723      	b.n	801645a <__gethex+0x12a>
 8016612:	bf00      	nop
 8016614:	08019da0 	.word	0x08019da0
 8016618:	08019d27 	.word	0x08019d27
 801661c:	08019d38 	.word	0x08019d38
 8016620:	1e71      	subs	r1, r6, #1
 8016622:	4620      	mov	r0, r4
 8016624:	f000 fe68 	bl	80172f8 <__any_on>
 8016628:	2800      	cmp	r0, #0
 801662a:	d1e6      	bne.n	80165fa <__gethex+0x2ca>
 801662c:	ee18 0a10 	vmov	r0, s16
 8016630:	4621      	mov	r1, r4
 8016632:	f000 fa01 	bl	8016a38 <_Bfree>
 8016636:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016638:	2300      	movs	r3, #0
 801663a:	6013      	str	r3, [r2, #0]
 801663c:	2750      	movs	r7, #80	; 0x50
 801663e:	e70c      	b.n	801645a <__gethex+0x12a>
 8016640:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016642:	2b00      	cmp	r3, #0
 8016644:	d1f2      	bne.n	801662c <__gethex+0x2fc>
 8016646:	e7d8      	b.n	80165fa <__gethex+0x2ca>
 8016648:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801664a:	2b00      	cmp	r3, #0
 801664c:	d1d5      	bne.n	80165fa <__gethex+0x2ca>
 801664e:	e7ed      	b.n	801662c <__gethex+0x2fc>
 8016650:	1e6f      	subs	r7, r5, #1
 8016652:	f1ba 0f00 	cmp.w	sl, #0
 8016656:	d131      	bne.n	80166bc <__gethex+0x38c>
 8016658:	b127      	cbz	r7, 8016664 <__gethex+0x334>
 801665a:	4639      	mov	r1, r7
 801665c:	4620      	mov	r0, r4
 801665e:	f000 fe4b 	bl	80172f8 <__any_on>
 8016662:	4682      	mov	sl, r0
 8016664:	117b      	asrs	r3, r7, #5
 8016666:	2101      	movs	r1, #1
 8016668:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801666c:	f007 071f 	and.w	r7, r7, #31
 8016670:	fa01 f707 	lsl.w	r7, r1, r7
 8016674:	421f      	tst	r7, r3
 8016676:	4629      	mov	r1, r5
 8016678:	4620      	mov	r0, r4
 801667a:	bf18      	it	ne
 801667c:	f04a 0a02 	orrne.w	sl, sl, #2
 8016680:	1b76      	subs	r6, r6, r5
 8016682:	f7ff fded 	bl	8016260 <rshift>
 8016686:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801668a:	2702      	movs	r7, #2
 801668c:	f1ba 0f00 	cmp.w	sl, #0
 8016690:	d048      	beq.n	8016724 <__gethex+0x3f4>
 8016692:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016696:	2b02      	cmp	r3, #2
 8016698:	d015      	beq.n	80166c6 <__gethex+0x396>
 801669a:	2b03      	cmp	r3, #3
 801669c:	d017      	beq.n	80166ce <__gethex+0x39e>
 801669e:	2b01      	cmp	r3, #1
 80166a0:	d109      	bne.n	80166b6 <__gethex+0x386>
 80166a2:	f01a 0f02 	tst.w	sl, #2
 80166a6:	d006      	beq.n	80166b6 <__gethex+0x386>
 80166a8:	f8d9 0000 	ldr.w	r0, [r9]
 80166ac:	ea4a 0a00 	orr.w	sl, sl, r0
 80166b0:	f01a 0f01 	tst.w	sl, #1
 80166b4:	d10e      	bne.n	80166d4 <__gethex+0x3a4>
 80166b6:	f047 0710 	orr.w	r7, r7, #16
 80166ba:	e033      	b.n	8016724 <__gethex+0x3f4>
 80166bc:	f04f 0a01 	mov.w	sl, #1
 80166c0:	e7d0      	b.n	8016664 <__gethex+0x334>
 80166c2:	2701      	movs	r7, #1
 80166c4:	e7e2      	b.n	801668c <__gethex+0x35c>
 80166c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80166c8:	f1c3 0301 	rsb	r3, r3, #1
 80166cc:	9315      	str	r3, [sp, #84]	; 0x54
 80166ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d0f0      	beq.n	80166b6 <__gethex+0x386>
 80166d4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80166d8:	f104 0314 	add.w	r3, r4, #20
 80166dc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80166e0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80166e4:	f04f 0c00 	mov.w	ip, #0
 80166e8:	4618      	mov	r0, r3
 80166ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80166ee:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80166f2:	d01c      	beq.n	801672e <__gethex+0x3fe>
 80166f4:	3201      	adds	r2, #1
 80166f6:	6002      	str	r2, [r0, #0]
 80166f8:	2f02      	cmp	r7, #2
 80166fa:	f104 0314 	add.w	r3, r4, #20
 80166fe:	d13f      	bne.n	8016780 <__gethex+0x450>
 8016700:	f8d8 2000 	ldr.w	r2, [r8]
 8016704:	3a01      	subs	r2, #1
 8016706:	42b2      	cmp	r2, r6
 8016708:	d10a      	bne.n	8016720 <__gethex+0x3f0>
 801670a:	1171      	asrs	r1, r6, #5
 801670c:	2201      	movs	r2, #1
 801670e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016712:	f006 061f 	and.w	r6, r6, #31
 8016716:	fa02 f606 	lsl.w	r6, r2, r6
 801671a:	421e      	tst	r6, r3
 801671c:	bf18      	it	ne
 801671e:	4617      	movne	r7, r2
 8016720:	f047 0720 	orr.w	r7, r7, #32
 8016724:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016726:	601c      	str	r4, [r3, #0]
 8016728:	9b04      	ldr	r3, [sp, #16]
 801672a:	601d      	str	r5, [r3, #0]
 801672c:	e695      	b.n	801645a <__gethex+0x12a>
 801672e:	4299      	cmp	r1, r3
 8016730:	f843 cc04 	str.w	ip, [r3, #-4]
 8016734:	d8d8      	bhi.n	80166e8 <__gethex+0x3b8>
 8016736:	68a3      	ldr	r3, [r4, #8]
 8016738:	459b      	cmp	fp, r3
 801673a:	db19      	blt.n	8016770 <__gethex+0x440>
 801673c:	6861      	ldr	r1, [r4, #4]
 801673e:	ee18 0a10 	vmov	r0, s16
 8016742:	3101      	adds	r1, #1
 8016744:	f000 f938 	bl	80169b8 <_Balloc>
 8016748:	4681      	mov	r9, r0
 801674a:	b918      	cbnz	r0, 8016754 <__gethex+0x424>
 801674c:	4b1a      	ldr	r3, [pc, #104]	; (80167b8 <__gethex+0x488>)
 801674e:	4602      	mov	r2, r0
 8016750:	2184      	movs	r1, #132	; 0x84
 8016752:	e6a8      	b.n	80164a6 <__gethex+0x176>
 8016754:	6922      	ldr	r2, [r4, #16]
 8016756:	3202      	adds	r2, #2
 8016758:	f104 010c 	add.w	r1, r4, #12
 801675c:	0092      	lsls	r2, r2, #2
 801675e:	300c      	adds	r0, #12
 8016760:	f7fd f8f7 	bl	8013952 <memcpy>
 8016764:	4621      	mov	r1, r4
 8016766:	ee18 0a10 	vmov	r0, s16
 801676a:	f000 f965 	bl	8016a38 <_Bfree>
 801676e:	464c      	mov	r4, r9
 8016770:	6923      	ldr	r3, [r4, #16]
 8016772:	1c5a      	adds	r2, r3, #1
 8016774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016778:	6122      	str	r2, [r4, #16]
 801677a:	2201      	movs	r2, #1
 801677c:	615a      	str	r2, [r3, #20]
 801677e:	e7bb      	b.n	80166f8 <__gethex+0x3c8>
 8016780:	6922      	ldr	r2, [r4, #16]
 8016782:	455a      	cmp	r2, fp
 8016784:	dd0b      	ble.n	801679e <__gethex+0x46e>
 8016786:	2101      	movs	r1, #1
 8016788:	4620      	mov	r0, r4
 801678a:	f7ff fd69 	bl	8016260 <rshift>
 801678e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016792:	3501      	adds	r5, #1
 8016794:	42ab      	cmp	r3, r5
 8016796:	f6ff aed0 	blt.w	801653a <__gethex+0x20a>
 801679a:	2701      	movs	r7, #1
 801679c:	e7c0      	b.n	8016720 <__gethex+0x3f0>
 801679e:	f016 061f 	ands.w	r6, r6, #31
 80167a2:	d0fa      	beq.n	801679a <__gethex+0x46a>
 80167a4:	4453      	add	r3, sl
 80167a6:	f1c6 0620 	rsb	r6, r6, #32
 80167aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80167ae:	f000 f9f5 	bl	8016b9c <__hi0bits>
 80167b2:	42b0      	cmp	r0, r6
 80167b4:	dbe7      	blt.n	8016786 <__gethex+0x456>
 80167b6:	e7f0      	b.n	801679a <__gethex+0x46a>
 80167b8:	08019d27 	.word	0x08019d27

080167bc <L_shift>:
 80167bc:	f1c2 0208 	rsb	r2, r2, #8
 80167c0:	0092      	lsls	r2, r2, #2
 80167c2:	b570      	push	{r4, r5, r6, lr}
 80167c4:	f1c2 0620 	rsb	r6, r2, #32
 80167c8:	6843      	ldr	r3, [r0, #4]
 80167ca:	6804      	ldr	r4, [r0, #0]
 80167cc:	fa03 f506 	lsl.w	r5, r3, r6
 80167d0:	432c      	orrs	r4, r5
 80167d2:	40d3      	lsrs	r3, r2
 80167d4:	6004      	str	r4, [r0, #0]
 80167d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80167da:	4288      	cmp	r0, r1
 80167dc:	d3f4      	bcc.n	80167c8 <L_shift+0xc>
 80167de:	bd70      	pop	{r4, r5, r6, pc}

080167e0 <__match>:
 80167e0:	b530      	push	{r4, r5, lr}
 80167e2:	6803      	ldr	r3, [r0, #0]
 80167e4:	3301      	adds	r3, #1
 80167e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80167ea:	b914      	cbnz	r4, 80167f2 <__match+0x12>
 80167ec:	6003      	str	r3, [r0, #0]
 80167ee:	2001      	movs	r0, #1
 80167f0:	bd30      	pop	{r4, r5, pc}
 80167f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80167f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80167fa:	2d19      	cmp	r5, #25
 80167fc:	bf98      	it	ls
 80167fe:	3220      	addls	r2, #32
 8016800:	42a2      	cmp	r2, r4
 8016802:	d0f0      	beq.n	80167e6 <__match+0x6>
 8016804:	2000      	movs	r0, #0
 8016806:	e7f3      	b.n	80167f0 <__match+0x10>

08016808 <__hexnan>:
 8016808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801680c:	680b      	ldr	r3, [r1, #0]
 801680e:	115e      	asrs	r6, r3, #5
 8016810:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016814:	f013 031f 	ands.w	r3, r3, #31
 8016818:	b087      	sub	sp, #28
 801681a:	bf18      	it	ne
 801681c:	3604      	addne	r6, #4
 801681e:	2500      	movs	r5, #0
 8016820:	1f37      	subs	r7, r6, #4
 8016822:	4690      	mov	r8, r2
 8016824:	6802      	ldr	r2, [r0, #0]
 8016826:	9301      	str	r3, [sp, #4]
 8016828:	4682      	mov	sl, r0
 801682a:	f846 5c04 	str.w	r5, [r6, #-4]
 801682e:	46b9      	mov	r9, r7
 8016830:	463c      	mov	r4, r7
 8016832:	9502      	str	r5, [sp, #8]
 8016834:	46ab      	mov	fp, r5
 8016836:	7851      	ldrb	r1, [r2, #1]
 8016838:	1c53      	adds	r3, r2, #1
 801683a:	9303      	str	r3, [sp, #12]
 801683c:	b341      	cbz	r1, 8016890 <__hexnan+0x88>
 801683e:	4608      	mov	r0, r1
 8016840:	9205      	str	r2, [sp, #20]
 8016842:	9104      	str	r1, [sp, #16]
 8016844:	f7ff fd5e 	bl	8016304 <__hexdig_fun>
 8016848:	2800      	cmp	r0, #0
 801684a:	d14f      	bne.n	80168ec <__hexnan+0xe4>
 801684c:	9904      	ldr	r1, [sp, #16]
 801684e:	9a05      	ldr	r2, [sp, #20]
 8016850:	2920      	cmp	r1, #32
 8016852:	d818      	bhi.n	8016886 <__hexnan+0x7e>
 8016854:	9b02      	ldr	r3, [sp, #8]
 8016856:	459b      	cmp	fp, r3
 8016858:	dd13      	ble.n	8016882 <__hexnan+0x7a>
 801685a:	454c      	cmp	r4, r9
 801685c:	d206      	bcs.n	801686c <__hexnan+0x64>
 801685e:	2d07      	cmp	r5, #7
 8016860:	dc04      	bgt.n	801686c <__hexnan+0x64>
 8016862:	462a      	mov	r2, r5
 8016864:	4649      	mov	r1, r9
 8016866:	4620      	mov	r0, r4
 8016868:	f7ff ffa8 	bl	80167bc <L_shift>
 801686c:	4544      	cmp	r4, r8
 801686e:	d950      	bls.n	8016912 <__hexnan+0x10a>
 8016870:	2300      	movs	r3, #0
 8016872:	f1a4 0904 	sub.w	r9, r4, #4
 8016876:	f844 3c04 	str.w	r3, [r4, #-4]
 801687a:	f8cd b008 	str.w	fp, [sp, #8]
 801687e:	464c      	mov	r4, r9
 8016880:	461d      	mov	r5, r3
 8016882:	9a03      	ldr	r2, [sp, #12]
 8016884:	e7d7      	b.n	8016836 <__hexnan+0x2e>
 8016886:	2929      	cmp	r1, #41	; 0x29
 8016888:	d156      	bne.n	8016938 <__hexnan+0x130>
 801688a:	3202      	adds	r2, #2
 801688c:	f8ca 2000 	str.w	r2, [sl]
 8016890:	f1bb 0f00 	cmp.w	fp, #0
 8016894:	d050      	beq.n	8016938 <__hexnan+0x130>
 8016896:	454c      	cmp	r4, r9
 8016898:	d206      	bcs.n	80168a8 <__hexnan+0xa0>
 801689a:	2d07      	cmp	r5, #7
 801689c:	dc04      	bgt.n	80168a8 <__hexnan+0xa0>
 801689e:	462a      	mov	r2, r5
 80168a0:	4649      	mov	r1, r9
 80168a2:	4620      	mov	r0, r4
 80168a4:	f7ff ff8a 	bl	80167bc <L_shift>
 80168a8:	4544      	cmp	r4, r8
 80168aa:	d934      	bls.n	8016916 <__hexnan+0x10e>
 80168ac:	f1a8 0204 	sub.w	r2, r8, #4
 80168b0:	4623      	mov	r3, r4
 80168b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80168b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80168ba:	429f      	cmp	r7, r3
 80168bc:	d2f9      	bcs.n	80168b2 <__hexnan+0xaa>
 80168be:	1b3b      	subs	r3, r7, r4
 80168c0:	f023 0303 	bic.w	r3, r3, #3
 80168c4:	3304      	adds	r3, #4
 80168c6:	3401      	adds	r4, #1
 80168c8:	3e03      	subs	r6, #3
 80168ca:	42b4      	cmp	r4, r6
 80168cc:	bf88      	it	hi
 80168ce:	2304      	movhi	r3, #4
 80168d0:	4443      	add	r3, r8
 80168d2:	2200      	movs	r2, #0
 80168d4:	f843 2b04 	str.w	r2, [r3], #4
 80168d8:	429f      	cmp	r7, r3
 80168da:	d2fb      	bcs.n	80168d4 <__hexnan+0xcc>
 80168dc:	683b      	ldr	r3, [r7, #0]
 80168de:	b91b      	cbnz	r3, 80168e8 <__hexnan+0xe0>
 80168e0:	4547      	cmp	r7, r8
 80168e2:	d127      	bne.n	8016934 <__hexnan+0x12c>
 80168e4:	2301      	movs	r3, #1
 80168e6:	603b      	str	r3, [r7, #0]
 80168e8:	2005      	movs	r0, #5
 80168ea:	e026      	b.n	801693a <__hexnan+0x132>
 80168ec:	3501      	adds	r5, #1
 80168ee:	2d08      	cmp	r5, #8
 80168f0:	f10b 0b01 	add.w	fp, fp, #1
 80168f4:	dd06      	ble.n	8016904 <__hexnan+0xfc>
 80168f6:	4544      	cmp	r4, r8
 80168f8:	d9c3      	bls.n	8016882 <__hexnan+0x7a>
 80168fa:	2300      	movs	r3, #0
 80168fc:	f844 3c04 	str.w	r3, [r4, #-4]
 8016900:	2501      	movs	r5, #1
 8016902:	3c04      	subs	r4, #4
 8016904:	6822      	ldr	r2, [r4, #0]
 8016906:	f000 000f 	and.w	r0, r0, #15
 801690a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801690e:	6022      	str	r2, [r4, #0]
 8016910:	e7b7      	b.n	8016882 <__hexnan+0x7a>
 8016912:	2508      	movs	r5, #8
 8016914:	e7b5      	b.n	8016882 <__hexnan+0x7a>
 8016916:	9b01      	ldr	r3, [sp, #4]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d0df      	beq.n	80168dc <__hexnan+0xd4>
 801691c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016920:	f1c3 0320 	rsb	r3, r3, #32
 8016924:	fa22 f303 	lsr.w	r3, r2, r3
 8016928:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801692c:	401a      	ands	r2, r3
 801692e:	f846 2c04 	str.w	r2, [r6, #-4]
 8016932:	e7d3      	b.n	80168dc <__hexnan+0xd4>
 8016934:	3f04      	subs	r7, #4
 8016936:	e7d1      	b.n	80168dc <__hexnan+0xd4>
 8016938:	2004      	movs	r0, #4
 801693a:	b007      	add	sp, #28
 801693c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016940 <_localeconv_r>:
 8016940:	4800      	ldr	r0, [pc, #0]	; (8016944 <_localeconv_r+0x4>)
 8016942:	4770      	bx	lr
 8016944:	20000364 	.word	0x20000364

08016948 <_lseek_r>:
 8016948:	b538      	push	{r3, r4, r5, lr}
 801694a:	4d07      	ldr	r5, [pc, #28]	; (8016968 <_lseek_r+0x20>)
 801694c:	4604      	mov	r4, r0
 801694e:	4608      	mov	r0, r1
 8016950:	4611      	mov	r1, r2
 8016952:	2200      	movs	r2, #0
 8016954:	602a      	str	r2, [r5, #0]
 8016956:	461a      	mov	r2, r3
 8016958:	f7f0 fd06 	bl	8007368 <_lseek>
 801695c:	1c43      	adds	r3, r0, #1
 801695e:	d102      	bne.n	8016966 <_lseek_r+0x1e>
 8016960:	682b      	ldr	r3, [r5, #0]
 8016962:	b103      	cbz	r3, 8016966 <_lseek_r+0x1e>
 8016964:	6023      	str	r3, [r4, #0]
 8016966:	bd38      	pop	{r3, r4, r5, pc}
 8016968:	2000839c 	.word	0x2000839c

0801696c <malloc>:
 801696c:	4b02      	ldr	r3, [pc, #8]	; (8016978 <malloc+0xc>)
 801696e:	4601      	mov	r1, r0
 8016970:	6818      	ldr	r0, [r3, #0]
 8016972:	f7fd b825 	b.w	80139c0 <_malloc_r>
 8016976:	bf00      	nop
 8016978:	2000020c 	.word	0x2000020c

0801697c <__ascii_mbtowc>:
 801697c:	b082      	sub	sp, #8
 801697e:	b901      	cbnz	r1, 8016982 <__ascii_mbtowc+0x6>
 8016980:	a901      	add	r1, sp, #4
 8016982:	b142      	cbz	r2, 8016996 <__ascii_mbtowc+0x1a>
 8016984:	b14b      	cbz	r3, 801699a <__ascii_mbtowc+0x1e>
 8016986:	7813      	ldrb	r3, [r2, #0]
 8016988:	600b      	str	r3, [r1, #0]
 801698a:	7812      	ldrb	r2, [r2, #0]
 801698c:	1e10      	subs	r0, r2, #0
 801698e:	bf18      	it	ne
 8016990:	2001      	movne	r0, #1
 8016992:	b002      	add	sp, #8
 8016994:	4770      	bx	lr
 8016996:	4610      	mov	r0, r2
 8016998:	e7fb      	b.n	8016992 <__ascii_mbtowc+0x16>
 801699a:	f06f 0001 	mvn.w	r0, #1
 801699e:	e7f8      	b.n	8016992 <__ascii_mbtowc+0x16>

080169a0 <__malloc_lock>:
 80169a0:	4801      	ldr	r0, [pc, #4]	; (80169a8 <__malloc_lock+0x8>)
 80169a2:	f7fc bfd4 	b.w	801394e <__retarget_lock_acquire_recursive>
 80169a6:	bf00      	nop
 80169a8:	20008390 	.word	0x20008390

080169ac <__malloc_unlock>:
 80169ac:	4801      	ldr	r0, [pc, #4]	; (80169b4 <__malloc_unlock+0x8>)
 80169ae:	f7fc bfcf 	b.w	8013950 <__retarget_lock_release_recursive>
 80169b2:	bf00      	nop
 80169b4:	20008390 	.word	0x20008390

080169b8 <_Balloc>:
 80169b8:	b570      	push	{r4, r5, r6, lr}
 80169ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80169bc:	4604      	mov	r4, r0
 80169be:	460d      	mov	r5, r1
 80169c0:	b976      	cbnz	r6, 80169e0 <_Balloc+0x28>
 80169c2:	2010      	movs	r0, #16
 80169c4:	f7ff ffd2 	bl	801696c <malloc>
 80169c8:	4602      	mov	r2, r0
 80169ca:	6260      	str	r0, [r4, #36]	; 0x24
 80169cc:	b920      	cbnz	r0, 80169d8 <_Balloc+0x20>
 80169ce:	4b18      	ldr	r3, [pc, #96]	; (8016a30 <_Balloc+0x78>)
 80169d0:	4818      	ldr	r0, [pc, #96]	; (8016a34 <_Balloc+0x7c>)
 80169d2:	2166      	movs	r1, #102	; 0x66
 80169d4:	f000 fe9a 	bl	801770c <__assert_func>
 80169d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80169dc:	6006      	str	r6, [r0, #0]
 80169de:	60c6      	str	r6, [r0, #12]
 80169e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80169e2:	68f3      	ldr	r3, [r6, #12]
 80169e4:	b183      	cbz	r3, 8016a08 <_Balloc+0x50>
 80169e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80169e8:	68db      	ldr	r3, [r3, #12]
 80169ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80169ee:	b9b8      	cbnz	r0, 8016a20 <_Balloc+0x68>
 80169f0:	2101      	movs	r1, #1
 80169f2:	fa01 f605 	lsl.w	r6, r1, r5
 80169f6:	1d72      	adds	r2, r6, #5
 80169f8:	0092      	lsls	r2, r2, #2
 80169fa:	4620      	mov	r0, r4
 80169fc:	f000 fc9d 	bl	801733a <_calloc_r>
 8016a00:	b160      	cbz	r0, 8016a1c <_Balloc+0x64>
 8016a02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016a06:	e00e      	b.n	8016a26 <_Balloc+0x6e>
 8016a08:	2221      	movs	r2, #33	; 0x21
 8016a0a:	2104      	movs	r1, #4
 8016a0c:	4620      	mov	r0, r4
 8016a0e:	f000 fc94 	bl	801733a <_calloc_r>
 8016a12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016a14:	60f0      	str	r0, [r6, #12]
 8016a16:	68db      	ldr	r3, [r3, #12]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d1e4      	bne.n	80169e6 <_Balloc+0x2e>
 8016a1c:	2000      	movs	r0, #0
 8016a1e:	bd70      	pop	{r4, r5, r6, pc}
 8016a20:	6802      	ldr	r2, [r0, #0]
 8016a22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016a26:	2300      	movs	r3, #0
 8016a28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016a2c:	e7f7      	b.n	8016a1e <_Balloc+0x66>
 8016a2e:	bf00      	nop
 8016a30:	08019cb5 	.word	0x08019cb5
 8016a34:	08019db4 	.word	0x08019db4

08016a38 <_Bfree>:
 8016a38:	b570      	push	{r4, r5, r6, lr}
 8016a3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016a3c:	4605      	mov	r5, r0
 8016a3e:	460c      	mov	r4, r1
 8016a40:	b976      	cbnz	r6, 8016a60 <_Bfree+0x28>
 8016a42:	2010      	movs	r0, #16
 8016a44:	f7ff ff92 	bl	801696c <malloc>
 8016a48:	4602      	mov	r2, r0
 8016a4a:	6268      	str	r0, [r5, #36]	; 0x24
 8016a4c:	b920      	cbnz	r0, 8016a58 <_Bfree+0x20>
 8016a4e:	4b09      	ldr	r3, [pc, #36]	; (8016a74 <_Bfree+0x3c>)
 8016a50:	4809      	ldr	r0, [pc, #36]	; (8016a78 <_Bfree+0x40>)
 8016a52:	218a      	movs	r1, #138	; 0x8a
 8016a54:	f000 fe5a 	bl	801770c <__assert_func>
 8016a58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016a5c:	6006      	str	r6, [r0, #0]
 8016a5e:	60c6      	str	r6, [r0, #12]
 8016a60:	b13c      	cbz	r4, 8016a72 <_Bfree+0x3a>
 8016a62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016a64:	6862      	ldr	r2, [r4, #4]
 8016a66:	68db      	ldr	r3, [r3, #12]
 8016a68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016a6c:	6021      	str	r1, [r4, #0]
 8016a6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016a72:	bd70      	pop	{r4, r5, r6, pc}
 8016a74:	08019cb5 	.word	0x08019cb5
 8016a78:	08019db4 	.word	0x08019db4

08016a7c <__multadd>:
 8016a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a80:	690d      	ldr	r5, [r1, #16]
 8016a82:	4607      	mov	r7, r0
 8016a84:	460c      	mov	r4, r1
 8016a86:	461e      	mov	r6, r3
 8016a88:	f101 0c14 	add.w	ip, r1, #20
 8016a8c:	2000      	movs	r0, #0
 8016a8e:	f8dc 3000 	ldr.w	r3, [ip]
 8016a92:	b299      	uxth	r1, r3
 8016a94:	fb02 6101 	mla	r1, r2, r1, r6
 8016a98:	0c1e      	lsrs	r6, r3, #16
 8016a9a:	0c0b      	lsrs	r3, r1, #16
 8016a9c:	fb02 3306 	mla	r3, r2, r6, r3
 8016aa0:	b289      	uxth	r1, r1
 8016aa2:	3001      	adds	r0, #1
 8016aa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016aa8:	4285      	cmp	r5, r0
 8016aaa:	f84c 1b04 	str.w	r1, [ip], #4
 8016aae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016ab2:	dcec      	bgt.n	8016a8e <__multadd+0x12>
 8016ab4:	b30e      	cbz	r6, 8016afa <__multadd+0x7e>
 8016ab6:	68a3      	ldr	r3, [r4, #8]
 8016ab8:	42ab      	cmp	r3, r5
 8016aba:	dc19      	bgt.n	8016af0 <__multadd+0x74>
 8016abc:	6861      	ldr	r1, [r4, #4]
 8016abe:	4638      	mov	r0, r7
 8016ac0:	3101      	adds	r1, #1
 8016ac2:	f7ff ff79 	bl	80169b8 <_Balloc>
 8016ac6:	4680      	mov	r8, r0
 8016ac8:	b928      	cbnz	r0, 8016ad6 <__multadd+0x5a>
 8016aca:	4602      	mov	r2, r0
 8016acc:	4b0c      	ldr	r3, [pc, #48]	; (8016b00 <__multadd+0x84>)
 8016ace:	480d      	ldr	r0, [pc, #52]	; (8016b04 <__multadd+0x88>)
 8016ad0:	21b5      	movs	r1, #181	; 0xb5
 8016ad2:	f000 fe1b 	bl	801770c <__assert_func>
 8016ad6:	6922      	ldr	r2, [r4, #16]
 8016ad8:	3202      	adds	r2, #2
 8016ada:	f104 010c 	add.w	r1, r4, #12
 8016ade:	0092      	lsls	r2, r2, #2
 8016ae0:	300c      	adds	r0, #12
 8016ae2:	f7fc ff36 	bl	8013952 <memcpy>
 8016ae6:	4621      	mov	r1, r4
 8016ae8:	4638      	mov	r0, r7
 8016aea:	f7ff ffa5 	bl	8016a38 <_Bfree>
 8016aee:	4644      	mov	r4, r8
 8016af0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016af4:	3501      	adds	r5, #1
 8016af6:	615e      	str	r6, [r3, #20]
 8016af8:	6125      	str	r5, [r4, #16]
 8016afa:	4620      	mov	r0, r4
 8016afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b00:	08019d27 	.word	0x08019d27
 8016b04:	08019db4 	.word	0x08019db4

08016b08 <__s2b>:
 8016b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b0c:	460c      	mov	r4, r1
 8016b0e:	4615      	mov	r5, r2
 8016b10:	461f      	mov	r7, r3
 8016b12:	2209      	movs	r2, #9
 8016b14:	3308      	adds	r3, #8
 8016b16:	4606      	mov	r6, r0
 8016b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8016b1c:	2100      	movs	r1, #0
 8016b1e:	2201      	movs	r2, #1
 8016b20:	429a      	cmp	r2, r3
 8016b22:	db09      	blt.n	8016b38 <__s2b+0x30>
 8016b24:	4630      	mov	r0, r6
 8016b26:	f7ff ff47 	bl	80169b8 <_Balloc>
 8016b2a:	b940      	cbnz	r0, 8016b3e <__s2b+0x36>
 8016b2c:	4602      	mov	r2, r0
 8016b2e:	4b19      	ldr	r3, [pc, #100]	; (8016b94 <__s2b+0x8c>)
 8016b30:	4819      	ldr	r0, [pc, #100]	; (8016b98 <__s2b+0x90>)
 8016b32:	21ce      	movs	r1, #206	; 0xce
 8016b34:	f000 fdea 	bl	801770c <__assert_func>
 8016b38:	0052      	lsls	r2, r2, #1
 8016b3a:	3101      	adds	r1, #1
 8016b3c:	e7f0      	b.n	8016b20 <__s2b+0x18>
 8016b3e:	9b08      	ldr	r3, [sp, #32]
 8016b40:	6143      	str	r3, [r0, #20]
 8016b42:	2d09      	cmp	r5, #9
 8016b44:	f04f 0301 	mov.w	r3, #1
 8016b48:	6103      	str	r3, [r0, #16]
 8016b4a:	dd16      	ble.n	8016b7a <__s2b+0x72>
 8016b4c:	f104 0909 	add.w	r9, r4, #9
 8016b50:	46c8      	mov	r8, r9
 8016b52:	442c      	add	r4, r5
 8016b54:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016b58:	4601      	mov	r1, r0
 8016b5a:	3b30      	subs	r3, #48	; 0x30
 8016b5c:	220a      	movs	r2, #10
 8016b5e:	4630      	mov	r0, r6
 8016b60:	f7ff ff8c 	bl	8016a7c <__multadd>
 8016b64:	45a0      	cmp	r8, r4
 8016b66:	d1f5      	bne.n	8016b54 <__s2b+0x4c>
 8016b68:	f1a5 0408 	sub.w	r4, r5, #8
 8016b6c:	444c      	add	r4, r9
 8016b6e:	1b2d      	subs	r5, r5, r4
 8016b70:	1963      	adds	r3, r4, r5
 8016b72:	42bb      	cmp	r3, r7
 8016b74:	db04      	blt.n	8016b80 <__s2b+0x78>
 8016b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b7a:	340a      	adds	r4, #10
 8016b7c:	2509      	movs	r5, #9
 8016b7e:	e7f6      	b.n	8016b6e <__s2b+0x66>
 8016b80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016b84:	4601      	mov	r1, r0
 8016b86:	3b30      	subs	r3, #48	; 0x30
 8016b88:	220a      	movs	r2, #10
 8016b8a:	4630      	mov	r0, r6
 8016b8c:	f7ff ff76 	bl	8016a7c <__multadd>
 8016b90:	e7ee      	b.n	8016b70 <__s2b+0x68>
 8016b92:	bf00      	nop
 8016b94:	08019d27 	.word	0x08019d27
 8016b98:	08019db4 	.word	0x08019db4

08016b9c <__hi0bits>:
 8016b9c:	0c03      	lsrs	r3, r0, #16
 8016b9e:	041b      	lsls	r3, r3, #16
 8016ba0:	b9d3      	cbnz	r3, 8016bd8 <__hi0bits+0x3c>
 8016ba2:	0400      	lsls	r0, r0, #16
 8016ba4:	2310      	movs	r3, #16
 8016ba6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8016baa:	bf04      	itt	eq
 8016bac:	0200      	lsleq	r0, r0, #8
 8016bae:	3308      	addeq	r3, #8
 8016bb0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016bb4:	bf04      	itt	eq
 8016bb6:	0100      	lsleq	r0, r0, #4
 8016bb8:	3304      	addeq	r3, #4
 8016bba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8016bbe:	bf04      	itt	eq
 8016bc0:	0080      	lsleq	r0, r0, #2
 8016bc2:	3302      	addeq	r3, #2
 8016bc4:	2800      	cmp	r0, #0
 8016bc6:	db05      	blt.n	8016bd4 <__hi0bits+0x38>
 8016bc8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8016bcc:	f103 0301 	add.w	r3, r3, #1
 8016bd0:	bf08      	it	eq
 8016bd2:	2320      	moveq	r3, #32
 8016bd4:	4618      	mov	r0, r3
 8016bd6:	4770      	bx	lr
 8016bd8:	2300      	movs	r3, #0
 8016bda:	e7e4      	b.n	8016ba6 <__hi0bits+0xa>

08016bdc <__lo0bits>:
 8016bdc:	6803      	ldr	r3, [r0, #0]
 8016bde:	f013 0207 	ands.w	r2, r3, #7
 8016be2:	4601      	mov	r1, r0
 8016be4:	d00b      	beq.n	8016bfe <__lo0bits+0x22>
 8016be6:	07da      	lsls	r2, r3, #31
 8016be8:	d423      	bmi.n	8016c32 <__lo0bits+0x56>
 8016bea:	0798      	lsls	r0, r3, #30
 8016bec:	bf49      	itett	mi
 8016bee:	085b      	lsrmi	r3, r3, #1
 8016bf0:	089b      	lsrpl	r3, r3, #2
 8016bf2:	2001      	movmi	r0, #1
 8016bf4:	600b      	strmi	r3, [r1, #0]
 8016bf6:	bf5c      	itt	pl
 8016bf8:	600b      	strpl	r3, [r1, #0]
 8016bfa:	2002      	movpl	r0, #2
 8016bfc:	4770      	bx	lr
 8016bfe:	b298      	uxth	r0, r3
 8016c00:	b9a8      	cbnz	r0, 8016c2e <__lo0bits+0x52>
 8016c02:	0c1b      	lsrs	r3, r3, #16
 8016c04:	2010      	movs	r0, #16
 8016c06:	b2da      	uxtb	r2, r3
 8016c08:	b90a      	cbnz	r2, 8016c0e <__lo0bits+0x32>
 8016c0a:	3008      	adds	r0, #8
 8016c0c:	0a1b      	lsrs	r3, r3, #8
 8016c0e:	071a      	lsls	r2, r3, #28
 8016c10:	bf04      	itt	eq
 8016c12:	091b      	lsreq	r3, r3, #4
 8016c14:	3004      	addeq	r0, #4
 8016c16:	079a      	lsls	r2, r3, #30
 8016c18:	bf04      	itt	eq
 8016c1a:	089b      	lsreq	r3, r3, #2
 8016c1c:	3002      	addeq	r0, #2
 8016c1e:	07da      	lsls	r2, r3, #31
 8016c20:	d403      	bmi.n	8016c2a <__lo0bits+0x4e>
 8016c22:	085b      	lsrs	r3, r3, #1
 8016c24:	f100 0001 	add.w	r0, r0, #1
 8016c28:	d005      	beq.n	8016c36 <__lo0bits+0x5a>
 8016c2a:	600b      	str	r3, [r1, #0]
 8016c2c:	4770      	bx	lr
 8016c2e:	4610      	mov	r0, r2
 8016c30:	e7e9      	b.n	8016c06 <__lo0bits+0x2a>
 8016c32:	2000      	movs	r0, #0
 8016c34:	4770      	bx	lr
 8016c36:	2020      	movs	r0, #32
 8016c38:	4770      	bx	lr
	...

08016c3c <__i2b>:
 8016c3c:	b510      	push	{r4, lr}
 8016c3e:	460c      	mov	r4, r1
 8016c40:	2101      	movs	r1, #1
 8016c42:	f7ff feb9 	bl	80169b8 <_Balloc>
 8016c46:	4602      	mov	r2, r0
 8016c48:	b928      	cbnz	r0, 8016c56 <__i2b+0x1a>
 8016c4a:	4b05      	ldr	r3, [pc, #20]	; (8016c60 <__i2b+0x24>)
 8016c4c:	4805      	ldr	r0, [pc, #20]	; (8016c64 <__i2b+0x28>)
 8016c4e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8016c52:	f000 fd5b 	bl	801770c <__assert_func>
 8016c56:	2301      	movs	r3, #1
 8016c58:	6144      	str	r4, [r0, #20]
 8016c5a:	6103      	str	r3, [r0, #16]
 8016c5c:	bd10      	pop	{r4, pc}
 8016c5e:	bf00      	nop
 8016c60:	08019d27 	.word	0x08019d27
 8016c64:	08019db4 	.word	0x08019db4

08016c68 <__multiply>:
 8016c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c6c:	4691      	mov	r9, r2
 8016c6e:	690a      	ldr	r2, [r1, #16]
 8016c70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016c74:	429a      	cmp	r2, r3
 8016c76:	bfb8      	it	lt
 8016c78:	460b      	movlt	r3, r1
 8016c7a:	460c      	mov	r4, r1
 8016c7c:	bfbc      	itt	lt
 8016c7e:	464c      	movlt	r4, r9
 8016c80:	4699      	movlt	r9, r3
 8016c82:	6927      	ldr	r7, [r4, #16]
 8016c84:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016c88:	68a3      	ldr	r3, [r4, #8]
 8016c8a:	6861      	ldr	r1, [r4, #4]
 8016c8c:	eb07 060a 	add.w	r6, r7, sl
 8016c90:	42b3      	cmp	r3, r6
 8016c92:	b085      	sub	sp, #20
 8016c94:	bfb8      	it	lt
 8016c96:	3101      	addlt	r1, #1
 8016c98:	f7ff fe8e 	bl	80169b8 <_Balloc>
 8016c9c:	b930      	cbnz	r0, 8016cac <__multiply+0x44>
 8016c9e:	4602      	mov	r2, r0
 8016ca0:	4b44      	ldr	r3, [pc, #272]	; (8016db4 <__multiply+0x14c>)
 8016ca2:	4845      	ldr	r0, [pc, #276]	; (8016db8 <__multiply+0x150>)
 8016ca4:	f240 115d 	movw	r1, #349	; 0x15d
 8016ca8:	f000 fd30 	bl	801770c <__assert_func>
 8016cac:	f100 0514 	add.w	r5, r0, #20
 8016cb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016cb4:	462b      	mov	r3, r5
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	4543      	cmp	r3, r8
 8016cba:	d321      	bcc.n	8016d00 <__multiply+0x98>
 8016cbc:	f104 0314 	add.w	r3, r4, #20
 8016cc0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8016cc4:	f109 0314 	add.w	r3, r9, #20
 8016cc8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8016ccc:	9202      	str	r2, [sp, #8]
 8016cce:	1b3a      	subs	r2, r7, r4
 8016cd0:	3a15      	subs	r2, #21
 8016cd2:	f022 0203 	bic.w	r2, r2, #3
 8016cd6:	3204      	adds	r2, #4
 8016cd8:	f104 0115 	add.w	r1, r4, #21
 8016cdc:	428f      	cmp	r7, r1
 8016cde:	bf38      	it	cc
 8016ce0:	2204      	movcc	r2, #4
 8016ce2:	9201      	str	r2, [sp, #4]
 8016ce4:	9a02      	ldr	r2, [sp, #8]
 8016ce6:	9303      	str	r3, [sp, #12]
 8016ce8:	429a      	cmp	r2, r3
 8016cea:	d80c      	bhi.n	8016d06 <__multiply+0x9e>
 8016cec:	2e00      	cmp	r6, #0
 8016cee:	dd03      	ble.n	8016cf8 <__multiply+0x90>
 8016cf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d05a      	beq.n	8016dae <__multiply+0x146>
 8016cf8:	6106      	str	r6, [r0, #16]
 8016cfa:	b005      	add	sp, #20
 8016cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d00:	f843 2b04 	str.w	r2, [r3], #4
 8016d04:	e7d8      	b.n	8016cb8 <__multiply+0x50>
 8016d06:	f8b3 a000 	ldrh.w	sl, [r3]
 8016d0a:	f1ba 0f00 	cmp.w	sl, #0
 8016d0e:	d024      	beq.n	8016d5a <__multiply+0xf2>
 8016d10:	f104 0e14 	add.w	lr, r4, #20
 8016d14:	46a9      	mov	r9, r5
 8016d16:	f04f 0c00 	mov.w	ip, #0
 8016d1a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8016d1e:	f8d9 1000 	ldr.w	r1, [r9]
 8016d22:	fa1f fb82 	uxth.w	fp, r2
 8016d26:	b289      	uxth	r1, r1
 8016d28:	fb0a 110b 	mla	r1, sl, fp, r1
 8016d2c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8016d30:	f8d9 2000 	ldr.w	r2, [r9]
 8016d34:	4461      	add	r1, ip
 8016d36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016d3a:	fb0a c20b 	mla	r2, sl, fp, ip
 8016d3e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016d42:	b289      	uxth	r1, r1
 8016d44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8016d48:	4577      	cmp	r7, lr
 8016d4a:	f849 1b04 	str.w	r1, [r9], #4
 8016d4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016d52:	d8e2      	bhi.n	8016d1a <__multiply+0xb2>
 8016d54:	9a01      	ldr	r2, [sp, #4]
 8016d56:	f845 c002 	str.w	ip, [r5, r2]
 8016d5a:	9a03      	ldr	r2, [sp, #12]
 8016d5c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8016d60:	3304      	adds	r3, #4
 8016d62:	f1b9 0f00 	cmp.w	r9, #0
 8016d66:	d020      	beq.n	8016daa <__multiply+0x142>
 8016d68:	6829      	ldr	r1, [r5, #0]
 8016d6a:	f104 0c14 	add.w	ip, r4, #20
 8016d6e:	46ae      	mov	lr, r5
 8016d70:	f04f 0a00 	mov.w	sl, #0
 8016d74:	f8bc b000 	ldrh.w	fp, [ip]
 8016d78:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8016d7c:	fb09 220b 	mla	r2, r9, fp, r2
 8016d80:	4492      	add	sl, r2
 8016d82:	b289      	uxth	r1, r1
 8016d84:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8016d88:	f84e 1b04 	str.w	r1, [lr], #4
 8016d8c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016d90:	f8be 1000 	ldrh.w	r1, [lr]
 8016d94:	0c12      	lsrs	r2, r2, #16
 8016d96:	fb09 1102 	mla	r1, r9, r2, r1
 8016d9a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8016d9e:	4567      	cmp	r7, ip
 8016da0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016da4:	d8e6      	bhi.n	8016d74 <__multiply+0x10c>
 8016da6:	9a01      	ldr	r2, [sp, #4]
 8016da8:	50a9      	str	r1, [r5, r2]
 8016daa:	3504      	adds	r5, #4
 8016dac:	e79a      	b.n	8016ce4 <__multiply+0x7c>
 8016dae:	3e01      	subs	r6, #1
 8016db0:	e79c      	b.n	8016cec <__multiply+0x84>
 8016db2:	bf00      	nop
 8016db4:	08019d27 	.word	0x08019d27
 8016db8:	08019db4 	.word	0x08019db4

08016dbc <__pow5mult>:
 8016dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016dc0:	4615      	mov	r5, r2
 8016dc2:	f012 0203 	ands.w	r2, r2, #3
 8016dc6:	4606      	mov	r6, r0
 8016dc8:	460f      	mov	r7, r1
 8016dca:	d007      	beq.n	8016ddc <__pow5mult+0x20>
 8016dcc:	4c25      	ldr	r4, [pc, #148]	; (8016e64 <__pow5mult+0xa8>)
 8016dce:	3a01      	subs	r2, #1
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016dd6:	f7ff fe51 	bl	8016a7c <__multadd>
 8016dda:	4607      	mov	r7, r0
 8016ddc:	10ad      	asrs	r5, r5, #2
 8016dde:	d03d      	beq.n	8016e5c <__pow5mult+0xa0>
 8016de0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016de2:	b97c      	cbnz	r4, 8016e04 <__pow5mult+0x48>
 8016de4:	2010      	movs	r0, #16
 8016de6:	f7ff fdc1 	bl	801696c <malloc>
 8016dea:	4602      	mov	r2, r0
 8016dec:	6270      	str	r0, [r6, #36]	; 0x24
 8016dee:	b928      	cbnz	r0, 8016dfc <__pow5mult+0x40>
 8016df0:	4b1d      	ldr	r3, [pc, #116]	; (8016e68 <__pow5mult+0xac>)
 8016df2:	481e      	ldr	r0, [pc, #120]	; (8016e6c <__pow5mult+0xb0>)
 8016df4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8016df8:	f000 fc88 	bl	801770c <__assert_func>
 8016dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016e00:	6004      	str	r4, [r0, #0]
 8016e02:	60c4      	str	r4, [r0, #12]
 8016e04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016e0c:	b94c      	cbnz	r4, 8016e22 <__pow5mult+0x66>
 8016e0e:	f240 2171 	movw	r1, #625	; 0x271
 8016e12:	4630      	mov	r0, r6
 8016e14:	f7ff ff12 	bl	8016c3c <__i2b>
 8016e18:	2300      	movs	r3, #0
 8016e1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8016e1e:	4604      	mov	r4, r0
 8016e20:	6003      	str	r3, [r0, #0]
 8016e22:	f04f 0900 	mov.w	r9, #0
 8016e26:	07eb      	lsls	r3, r5, #31
 8016e28:	d50a      	bpl.n	8016e40 <__pow5mult+0x84>
 8016e2a:	4639      	mov	r1, r7
 8016e2c:	4622      	mov	r2, r4
 8016e2e:	4630      	mov	r0, r6
 8016e30:	f7ff ff1a 	bl	8016c68 <__multiply>
 8016e34:	4639      	mov	r1, r7
 8016e36:	4680      	mov	r8, r0
 8016e38:	4630      	mov	r0, r6
 8016e3a:	f7ff fdfd 	bl	8016a38 <_Bfree>
 8016e3e:	4647      	mov	r7, r8
 8016e40:	106d      	asrs	r5, r5, #1
 8016e42:	d00b      	beq.n	8016e5c <__pow5mult+0xa0>
 8016e44:	6820      	ldr	r0, [r4, #0]
 8016e46:	b938      	cbnz	r0, 8016e58 <__pow5mult+0x9c>
 8016e48:	4622      	mov	r2, r4
 8016e4a:	4621      	mov	r1, r4
 8016e4c:	4630      	mov	r0, r6
 8016e4e:	f7ff ff0b 	bl	8016c68 <__multiply>
 8016e52:	6020      	str	r0, [r4, #0]
 8016e54:	f8c0 9000 	str.w	r9, [r0]
 8016e58:	4604      	mov	r4, r0
 8016e5a:	e7e4      	b.n	8016e26 <__pow5mult+0x6a>
 8016e5c:	4638      	mov	r0, r7
 8016e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e62:	bf00      	nop
 8016e64:	08019f00 	.word	0x08019f00
 8016e68:	08019cb5 	.word	0x08019cb5
 8016e6c:	08019db4 	.word	0x08019db4

08016e70 <__lshift>:
 8016e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e74:	460c      	mov	r4, r1
 8016e76:	6849      	ldr	r1, [r1, #4]
 8016e78:	6923      	ldr	r3, [r4, #16]
 8016e7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016e7e:	68a3      	ldr	r3, [r4, #8]
 8016e80:	4607      	mov	r7, r0
 8016e82:	4691      	mov	r9, r2
 8016e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016e88:	f108 0601 	add.w	r6, r8, #1
 8016e8c:	42b3      	cmp	r3, r6
 8016e8e:	db0b      	blt.n	8016ea8 <__lshift+0x38>
 8016e90:	4638      	mov	r0, r7
 8016e92:	f7ff fd91 	bl	80169b8 <_Balloc>
 8016e96:	4605      	mov	r5, r0
 8016e98:	b948      	cbnz	r0, 8016eae <__lshift+0x3e>
 8016e9a:	4602      	mov	r2, r0
 8016e9c:	4b2a      	ldr	r3, [pc, #168]	; (8016f48 <__lshift+0xd8>)
 8016e9e:	482b      	ldr	r0, [pc, #172]	; (8016f4c <__lshift+0xdc>)
 8016ea0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8016ea4:	f000 fc32 	bl	801770c <__assert_func>
 8016ea8:	3101      	adds	r1, #1
 8016eaa:	005b      	lsls	r3, r3, #1
 8016eac:	e7ee      	b.n	8016e8c <__lshift+0x1c>
 8016eae:	2300      	movs	r3, #0
 8016eb0:	f100 0114 	add.w	r1, r0, #20
 8016eb4:	f100 0210 	add.w	r2, r0, #16
 8016eb8:	4618      	mov	r0, r3
 8016eba:	4553      	cmp	r3, sl
 8016ebc:	db37      	blt.n	8016f2e <__lshift+0xbe>
 8016ebe:	6920      	ldr	r0, [r4, #16]
 8016ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016ec4:	f104 0314 	add.w	r3, r4, #20
 8016ec8:	f019 091f 	ands.w	r9, r9, #31
 8016ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016ed0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016ed4:	d02f      	beq.n	8016f36 <__lshift+0xc6>
 8016ed6:	f1c9 0e20 	rsb	lr, r9, #32
 8016eda:	468a      	mov	sl, r1
 8016edc:	f04f 0c00 	mov.w	ip, #0
 8016ee0:	681a      	ldr	r2, [r3, #0]
 8016ee2:	fa02 f209 	lsl.w	r2, r2, r9
 8016ee6:	ea42 020c 	orr.w	r2, r2, ip
 8016eea:	f84a 2b04 	str.w	r2, [sl], #4
 8016eee:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ef2:	4298      	cmp	r0, r3
 8016ef4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8016ef8:	d8f2      	bhi.n	8016ee0 <__lshift+0x70>
 8016efa:	1b03      	subs	r3, r0, r4
 8016efc:	3b15      	subs	r3, #21
 8016efe:	f023 0303 	bic.w	r3, r3, #3
 8016f02:	3304      	adds	r3, #4
 8016f04:	f104 0215 	add.w	r2, r4, #21
 8016f08:	4290      	cmp	r0, r2
 8016f0a:	bf38      	it	cc
 8016f0c:	2304      	movcc	r3, #4
 8016f0e:	f841 c003 	str.w	ip, [r1, r3]
 8016f12:	f1bc 0f00 	cmp.w	ip, #0
 8016f16:	d001      	beq.n	8016f1c <__lshift+0xac>
 8016f18:	f108 0602 	add.w	r6, r8, #2
 8016f1c:	3e01      	subs	r6, #1
 8016f1e:	4638      	mov	r0, r7
 8016f20:	612e      	str	r6, [r5, #16]
 8016f22:	4621      	mov	r1, r4
 8016f24:	f7ff fd88 	bl	8016a38 <_Bfree>
 8016f28:	4628      	mov	r0, r5
 8016f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8016f32:	3301      	adds	r3, #1
 8016f34:	e7c1      	b.n	8016eba <__lshift+0x4a>
 8016f36:	3904      	subs	r1, #4
 8016f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8016f3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8016f40:	4298      	cmp	r0, r3
 8016f42:	d8f9      	bhi.n	8016f38 <__lshift+0xc8>
 8016f44:	e7ea      	b.n	8016f1c <__lshift+0xac>
 8016f46:	bf00      	nop
 8016f48:	08019d27 	.word	0x08019d27
 8016f4c:	08019db4 	.word	0x08019db4

08016f50 <__mcmp>:
 8016f50:	b530      	push	{r4, r5, lr}
 8016f52:	6902      	ldr	r2, [r0, #16]
 8016f54:	690c      	ldr	r4, [r1, #16]
 8016f56:	1b12      	subs	r2, r2, r4
 8016f58:	d10e      	bne.n	8016f78 <__mcmp+0x28>
 8016f5a:	f100 0314 	add.w	r3, r0, #20
 8016f5e:	3114      	adds	r1, #20
 8016f60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8016f64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8016f68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8016f6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8016f70:	42a5      	cmp	r5, r4
 8016f72:	d003      	beq.n	8016f7c <__mcmp+0x2c>
 8016f74:	d305      	bcc.n	8016f82 <__mcmp+0x32>
 8016f76:	2201      	movs	r2, #1
 8016f78:	4610      	mov	r0, r2
 8016f7a:	bd30      	pop	{r4, r5, pc}
 8016f7c:	4283      	cmp	r3, r0
 8016f7e:	d3f3      	bcc.n	8016f68 <__mcmp+0x18>
 8016f80:	e7fa      	b.n	8016f78 <__mcmp+0x28>
 8016f82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016f86:	e7f7      	b.n	8016f78 <__mcmp+0x28>

08016f88 <__mdiff>:
 8016f88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f8c:	460c      	mov	r4, r1
 8016f8e:	4606      	mov	r6, r0
 8016f90:	4611      	mov	r1, r2
 8016f92:	4620      	mov	r0, r4
 8016f94:	4690      	mov	r8, r2
 8016f96:	f7ff ffdb 	bl	8016f50 <__mcmp>
 8016f9a:	1e05      	subs	r5, r0, #0
 8016f9c:	d110      	bne.n	8016fc0 <__mdiff+0x38>
 8016f9e:	4629      	mov	r1, r5
 8016fa0:	4630      	mov	r0, r6
 8016fa2:	f7ff fd09 	bl	80169b8 <_Balloc>
 8016fa6:	b930      	cbnz	r0, 8016fb6 <__mdiff+0x2e>
 8016fa8:	4b3a      	ldr	r3, [pc, #232]	; (8017094 <__mdiff+0x10c>)
 8016faa:	4602      	mov	r2, r0
 8016fac:	f240 2132 	movw	r1, #562	; 0x232
 8016fb0:	4839      	ldr	r0, [pc, #228]	; (8017098 <__mdiff+0x110>)
 8016fb2:	f000 fbab 	bl	801770c <__assert_func>
 8016fb6:	2301      	movs	r3, #1
 8016fb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016fbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fc0:	bfa4      	itt	ge
 8016fc2:	4643      	movge	r3, r8
 8016fc4:	46a0      	movge	r8, r4
 8016fc6:	4630      	mov	r0, r6
 8016fc8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016fcc:	bfa6      	itte	ge
 8016fce:	461c      	movge	r4, r3
 8016fd0:	2500      	movge	r5, #0
 8016fd2:	2501      	movlt	r5, #1
 8016fd4:	f7ff fcf0 	bl	80169b8 <_Balloc>
 8016fd8:	b920      	cbnz	r0, 8016fe4 <__mdiff+0x5c>
 8016fda:	4b2e      	ldr	r3, [pc, #184]	; (8017094 <__mdiff+0x10c>)
 8016fdc:	4602      	mov	r2, r0
 8016fde:	f44f 7110 	mov.w	r1, #576	; 0x240
 8016fe2:	e7e5      	b.n	8016fb0 <__mdiff+0x28>
 8016fe4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016fe8:	6926      	ldr	r6, [r4, #16]
 8016fea:	60c5      	str	r5, [r0, #12]
 8016fec:	f104 0914 	add.w	r9, r4, #20
 8016ff0:	f108 0514 	add.w	r5, r8, #20
 8016ff4:	f100 0e14 	add.w	lr, r0, #20
 8016ff8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8016ffc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8017000:	f108 0210 	add.w	r2, r8, #16
 8017004:	46f2      	mov	sl, lr
 8017006:	2100      	movs	r1, #0
 8017008:	f859 3b04 	ldr.w	r3, [r9], #4
 801700c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8017010:	fa1f f883 	uxth.w	r8, r3
 8017014:	fa11 f18b 	uxtah	r1, r1, fp
 8017018:	0c1b      	lsrs	r3, r3, #16
 801701a:	eba1 0808 	sub.w	r8, r1, r8
 801701e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8017022:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8017026:	fa1f f888 	uxth.w	r8, r8
 801702a:	1419      	asrs	r1, r3, #16
 801702c:	454e      	cmp	r6, r9
 801702e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8017032:	f84a 3b04 	str.w	r3, [sl], #4
 8017036:	d8e7      	bhi.n	8017008 <__mdiff+0x80>
 8017038:	1b33      	subs	r3, r6, r4
 801703a:	3b15      	subs	r3, #21
 801703c:	f023 0303 	bic.w	r3, r3, #3
 8017040:	3304      	adds	r3, #4
 8017042:	3415      	adds	r4, #21
 8017044:	42a6      	cmp	r6, r4
 8017046:	bf38      	it	cc
 8017048:	2304      	movcc	r3, #4
 801704a:	441d      	add	r5, r3
 801704c:	4473      	add	r3, lr
 801704e:	469e      	mov	lr, r3
 8017050:	462e      	mov	r6, r5
 8017052:	4566      	cmp	r6, ip
 8017054:	d30e      	bcc.n	8017074 <__mdiff+0xec>
 8017056:	f10c 0203 	add.w	r2, ip, #3
 801705a:	1b52      	subs	r2, r2, r5
 801705c:	f022 0203 	bic.w	r2, r2, #3
 8017060:	3d03      	subs	r5, #3
 8017062:	45ac      	cmp	ip, r5
 8017064:	bf38      	it	cc
 8017066:	2200      	movcc	r2, #0
 8017068:	441a      	add	r2, r3
 801706a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801706e:	b17b      	cbz	r3, 8017090 <__mdiff+0x108>
 8017070:	6107      	str	r7, [r0, #16]
 8017072:	e7a3      	b.n	8016fbc <__mdiff+0x34>
 8017074:	f856 8b04 	ldr.w	r8, [r6], #4
 8017078:	fa11 f288 	uxtah	r2, r1, r8
 801707c:	1414      	asrs	r4, r2, #16
 801707e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8017082:	b292      	uxth	r2, r2
 8017084:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8017088:	f84e 2b04 	str.w	r2, [lr], #4
 801708c:	1421      	asrs	r1, r4, #16
 801708e:	e7e0      	b.n	8017052 <__mdiff+0xca>
 8017090:	3f01      	subs	r7, #1
 8017092:	e7ea      	b.n	801706a <__mdiff+0xe2>
 8017094:	08019d27 	.word	0x08019d27
 8017098:	08019db4 	.word	0x08019db4

0801709c <__ulp>:
 801709c:	b082      	sub	sp, #8
 801709e:	ed8d 0b00 	vstr	d0, [sp]
 80170a2:	9b01      	ldr	r3, [sp, #4]
 80170a4:	4912      	ldr	r1, [pc, #72]	; (80170f0 <__ulp+0x54>)
 80170a6:	4019      	ands	r1, r3
 80170a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80170ac:	2900      	cmp	r1, #0
 80170ae:	dd05      	ble.n	80170bc <__ulp+0x20>
 80170b0:	2200      	movs	r2, #0
 80170b2:	460b      	mov	r3, r1
 80170b4:	ec43 2b10 	vmov	d0, r2, r3
 80170b8:	b002      	add	sp, #8
 80170ba:	4770      	bx	lr
 80170bc:	4249      	negs	r1, r1
 80170be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80170c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80170c6:	f04f 0200 	mov.w	r2, #0
 80170ca:	f04f 0300 	mov.w	r3, #0
 80170ce:	da04      	bge.n	80170da <__ulp+0x3e>
 80170d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80170d4:	fa41 f300 	asr.w	r3, r1, r0
 80170d8:	e7ec      	b.n	80170b4 <__ulp+0x18>
 80170da:	f1a0 0114 	sub.w	r1, r0, #20
 80170de:	291e      	cmp	r1, #30
 80170e0:	bfda      	itte	le
 80170e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80170e6:	fa20 f101 	lsrle.w	r1, r0, r1
 80170ea:	2101      	movgt	r1, #1
 80170ec:	460a      	mov	r2, r1
 80170ee:	e7e1      	b.n	80170b4 <__ulp+0x18>
 80170f0:	7ff00000 	.word	0x7ff00000

080170f4 <__b2d>:
 80170f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170f6:	6905      	ldr	r5, [r0, #16]
 80170f8:	f100 0714 	add.w	r7, r0, #20
 80170fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017100:	1f2e      	subs	r6, r5, #4
 8017102:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8017106:	4620      	mov	r0, r4
 8017108:	f7ff fd48 	bl	8016b9c <__hi0bits>
 801710c:	f1c0 0320 	rsb	r3, r0, #32
 8017110:	280a      	cmp	r0, #10
 8017112:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8017190 <__b2d+0x9c>
 8017116:	600b      	str	r3, [r1, #0]
 8017118:	dc14      	bgt.n	8017144 <__b2d+0x50>
 801711a:	f1c0 0e0b 	rsb	lr, r0, #11
 801711e:	fa24 f10e 	lsr.w	r1, r4, lr
 8017122:	42b7      	cmp	r7, r6
 8017124:	ea41 030c 	orr.w	r3, r1, ip
 8017128:	bf34      	ite	cc
 801712a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801712e:	2100      	movcs	r1, #0
 8017130:	3015      	adds	r0, #21
 8017132:	fa04 f000 	lsl.w	r0, r4, r0
 8017136:	fa21 f10e 	lsr.w	r1, r1, lr
 801713a:	ea40 0201 	orr.w	r2, r0, r1
 801713e:	ec43 2b10 	vmov	d0, r2, r3
 8017142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017144:	42b7      	cmp	r7, r6
 8017146:	bf3a      	itte	cc
 8017148:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801714c:	f1a5 0608 	subcc.w	r6, r5, #8
 8017150:	2100      	movcs	r1, #0
 8017152:	380b      	subs	r0, #11
 8017154:	d017      	beq.n	8017186 <__b2d+0x92>
 8017156:	f1c0 0c20 	rsb	ip, r0, #32
 801715a:	fa04 f500 	lsl.w	r5, r4, r0
 801715e:	42be      	cmp	r6, r7
 8017160:	fa21 f40c 	lsr.w	r4, r1, ip
 8017164:	ea45 0504 	orr.w	r5, r5, r4
 8017168:	bf8c      	ite	hi
 801716a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801716e:	2400      	movls	r4, #0
 8017170:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8017174:	fa01 f000 	lsl.w	r0, r1, r0
 8017178:	fa24 f40c 	lsr.w	r4, r4, ip
 801717c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8017180:	ea40 0204 	orr.w	r2, r0, r4
 8017184:	e7db      	b.n	801713e <__b2d+0x4a>
 8017186:	ea44 030c 	orr.w	r3, r4, ip
 801718a:	460a      	mov	r2, r1
 801718c:	e7d7      	b.n	801713e <__b2d+0x4a>
 801718e:	bf00      	nop
 8017190:	3ff00000 	.word	0x3ff00000

08017194 <__d2b>:
 8017194:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017198:	4689      	mov	r9, r1
 801719a:	2101      	movs	r1, #1
 801719c:	ec57 6b10 	vmov	r6, r7, d0
 80171a0:	4690      	mov	r8, r2
 80171a2:	f7ff fc09 	bl	80169b8 <_Balloc>
 80171a6:	4604      	mov	r4, r0
 80171a8:	b930      	cbnz	r0, 80171b8 <__d2b+0x24>
 80171aa:	4602      	mov	r2, r0
 80171ac:	4b25      	ldr	r3, [pc, #148]	; (8017244 <__d2b+0xb0>)
 80171ae:	4826      	ldr	r0, [pc, #152]	; (8017248 <__d2b+0xb4>)
 80171b0:	f240 310a 	movw	r1, #778	; 0x30a
 80171b4:	f000 faaa 	bl	801770c <__assert_func>
 80171b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80171bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80171c0:	bb35      	cbnz	r5, 8017210 <__d2b+0x7c>
 80171c2:	2e00      	cmp	r6, #0
 80171c4:	9301      	str	r3, [sp, #4]
 80171c6:	d028      	beq.n	801721a <__d2b+0x86>
 80171c8:	4668      	mov	r0, sp
 80171ca:	9600      	str	r6, [sp, #0]
 80171cc:	f7ff fd06 	bl	8016bdc <__lo0bits>
 80171d0:	9900      	ldr	r1, [sp, #0]
 80171d2:	b300      	cbz	r0, 8017216 <__d2b+0x82>
 80171d4:	9a01      	ldr	r2, [sp, #4]
 80171d6:	f1c0 0320 	rsb	r3, r0, #32
 80171da:	fa02 f303 	lsl.w	r3, r2, r3
 80171de:	430b      	orrs	r3, r1
 80171e0:	40c2      	lsrs	r2, r0
 80171e2:	6163      	str	r3, [r4, #20]
 80171e4:	9201      	str	r2, [sp, #4]
 80171e6:	9b01      	ldr	r3, [sp, #4]
 80171e8:	61a3      	str	r3, [r4, #24]
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	bf14      	ite	ne
 80171ee:	2202      	movne	r2, #2
 80171f0:	2201      	moveq	r2, #1
 80171f2:	6122      	str	r2, [r4, #16]
 80171f4:	b1d5      	cbz	r5, 801722c <__d2b+0x98>
 80171f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80171fa:	4405      	add	r5, r0
 80171fc:	f8c9 5000 	str.w	r5, [r9]
 8017200:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017204:	f8c8 0000 	str.w	r0, [r8]
 8017208:	4620      	mov	r0, r4
 801720a:	b003      	add	sp, #12
 801720c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017214:	e7d5      	b.n	80171c2 <__d2b+0x2e>
 8017216:	6161      	str	r1, [r4, #20]
 8017218:	e7e5      	b.n	80171e6 <__d2b+0x52>
 801721a:	a801      	add	r0, sp, #4
 801721c:	f7ff fcde 	bl	8016bdc <__lo0bits>
 8017220:	9b01      	ldr	r3, [sp, #4]
 8017222:	6163      	str	r3, [r4, #20]
 8017224:	2201      	movs	r2, #1
 8017226:	6122      	str	r2, [r4, #16]
 8017228:	3020      	adds	r0, #32
 801722a:	e7e3      	b.n	80171f4 <__d2b+0x60>
 801722c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017230:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017234:	f8c9 0000 	str.w	r0, [r9]
 8017238:	6918      	ldr	r0, [r3, #16]
 801723a:	f7ff fcaf 	bl	8016b9c <__hi0bits>
 801723e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017242:	e7df      	b.n	8017204 <__d2b+0x70>
 8017244:	08019d27 	.word	0x08019d27
 8017248:	08019db4 	.word	0x08019db4

0801724c <__ratio>:
 801724c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017250:	4688      	mov	r8, r1
 8017252:	4669      	mov	r1, sp
 8017254:	4681      	mov	r9, r0
 8017256:	f7ff ff4d 	bl	80170f4 <__b2d>
 801725a:	a901      	add	r1, sp, #4
 801725c:	4640      	mov	r0, r8
 801725e:	ec55 4b10 	vmov	r4, r5, d0
 8017262:	f7ff ff47 	bl	80170f4 <__b2d>
 8017266:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801726a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801726e:	eba3 0c02 	sub.w	ip, r3, r2
 8017272:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017276:	1a9b      	subs	r3, r3, r2
 8017278:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801727c:	ec51 0b10 	vmov	r0, r1, d0
 8017280:	2b00      	cmp	r3, #0
 8017282:	bfd6      	itet	le
 8017284:	460a      	movle	r2, r1
 8017286:	462a      	movgt	r2, r5
 8017288:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801728c:	468b      	mov	fp, r1
 801728e:	462f      	mov	r7, r5
 8017290:	bfd4      	ite	le
 8017292:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8017296:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801729a:	4620      	mov	r0, r4
 801729c:	ee10 2a10 	vmov	r2, s0
 80172a0:	465b      	mov	r3, fp
 80172a2:	4639      	mov	r1, r7
 80172a4:	f7e9 fae2 	bl	800086c <__aeabi_ddiv>
 80172a8:	ec41 0b10 	vmov	d0, r0, r1
 80172ac:	b003      	add	sp, #12
 80172ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080172b2 <__copybits>:
 80172b2:	3901      	subs	r1, #1
 80172b4:	b570      	push	{r4, r5, r6, lr}
 80172b6:	1149      	asrs	r1, r1, #5
 80172b8:	6914      	ldr	r4, [r2, #16]
 80172ba:	3101      	adds	r1, #1
 80172bc:	f102 0314 	add.w	r3, r2, #20
 80172c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80172c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80172c8:	1f05      	subs	r5, r0, #4
 80172ca:	42a3      	cmp	r3, r4
 80172cc:	d30c      	bcc.n	80172e8 <__copybits+0x36>
 80172ce:	1aa3      	subs	r3, r4, r2
 80172d0:	3b11      	subs	r3, #17
 80172d2:	f023 0303 	bic.w	r3, r3, #3
 80172d6:	3211      	adds	r2, #17
 80172d8:	42a2      	cmp	r2, r4
 80172da:	bf88      	it	hi
 80172dc:	2300      	movhi	r3, #0
 80172de:	4418      	add	r0, r3
 80172e0:	2300      	movs	r3, #0
 80172e2:	4288      	cmp	r0, r1
 80172e4:	d305      	bcc.n	80172f2 <__copybits+0x40>
 80172e6:	bd70      	pop	{r4, r5, r6, pc}
 80172e8:	f853 6b04 	ldr.w	r6, [r3], #4
 80172ec:	f845 6f04 	str.w	r6, [r5, #4]!
 80172f0:	e7eb      	b.n	80172ca <__copybits+0x18>
 80172f2:	f840 3b04 	str.w	r3, [r0], #4
 80172f6:	e7f4      	b.n	80172e2 <__copybits+0x30>

080172f8 <__any_on>:
 80172f8:	f100 0214 	add.w	r2, r0, #20
 80172fc:	6900      	ldr	r0, [r0, #16]
 80172fe:	114b      	asrs	r3, r1, #5
 8017300:	4298      	cmp	r0, r3
 8017302:	b510      	push	{r4, lr}
 8017304:	db11      	blt.n	801732a <__any_on+0x32>
 8017306:	dd0a      	ble.n	801731e <__any_on+0x26>
 8017308:	f011 011f 	ands.w	r1, r1, #31
 801730c:	d007      	beq.n	801731e <__any_on+0x26>
 801730e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017312:	fa24 f001 	lsr.w	r0, r4, r1
 8017316:	fa00 f101 	lsl.w	r1, r0, r1
 801731a:	428c      	cmp	r4, r1
 801731c:	d10b      	bne.n	8017336 <__any_on+0x3e>
 801731e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017322:	4293      	cmp	r3, r2
 8017324:	d803      	bhi.n	801732e <__any_on+0x36>
 8017326:	2000      	movs	r0, #0
 8017328:	bd10      	pop	{r4, pc}
 801732a:	4603      	mov	r3, r0
 801732c:	e7f7      	b.n	801731e <__any_on+0x26>
 801732e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017332:	2900      	cmp	r1, #0
 8017334:	d0f5      	beq.n	8017322 <__any_on+0x2a>
 8017336:	2001      	movs	r0, #1
 8017338:	e7f6      	b.n	8017328 <__any_on+0x30>

0801733a <_calloc_r>:
 801733a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801733c:	fba1 2402 	umull	r2, r4, r1, r2
 8017340:	b94c      	cbnz	r4, 8017356 <_calloc_r+0x1c>
 8017342:	4611      	mov	r1, r2
 8017344:	9201      	str	r2, [sp, #4]
 8017346:	f7fc fb3b 	bl	80139c0 <_malloc_r>
 801734a:	9a01      	ldr	r2, [sp, #4]
 801734c:	4605      	mov	r5, r0
 801734e:	b930      	cbnz	r0, 801735e <_calloc_r+0x24>
 8017350:	4628      	mov	r0, r5
 8017352:	b003      	add	sp, #12
 8017354:	bd30      	pop	{r4, r5, pc}
 8017356:	220c      	movs	r2, #12
 8017358:	6002      	str	r2, [r0, #0]
 801735a:	2500      	movs	r5, #0
 801735c:	e7f8      	b.n	8017350 <_calloc_r+0x16>
 801735e:	4621      	mov	r1, r4
 8017360:	f7fc fb05 	bl	801396e <memset>
 8017364:	e7f4      	b.n	8017350 <_calloc_r+0x16>
	...

08017368 <_free_r>:
 8017368:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801736a:	2900      	cmp	r1, #0
 801736c:	d044      	beq.n	80173f8 <_free_r+0x90>
 801736e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017372:	9001      	str	r0, [sp, #4]
 8017374:	2b00      	cmp	r3, #0
 8017376:	f1a1 0404 	sub.w	r4, r1, #4
 801737a:	bfb8      	it	lt
 801737c:	18e4      	addlt	r4, r4, r3
 801737e:	f7ff fb0f 	bl	80169a0 <__malloc_lock>
 8017382:	4a1e      	ldr	r2, [pc, #120]	; (80173fc <_free_r+0x94>)
 8017384:	9801      	ldr	r0, [sp, #4]
 8017386:	6813      	ldr	r3, [r2, #0]
 8017388:	b933      	cbnz	r3, 8017398 <_free_r+0x30>
 801738a:	6063      	str	r3, [r4, #4]
 801738c:	6014      	str	r4, [r2, #0]
 801738e:	b003      	add	sp, #12
 8017390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017394:	f7ff bb0a 	b.w	80169ac <__malloc_unlock>
 8017398:	42a3      	cmp	r3, r4
 801739a:	d908      	bls.n	80173ae <_free_r+0x46>
 801739c:	6825      	ldr	r5, [r4, #0]
 801739e:	1961      	adds	r1, r4, r5
 80173a0:	428b      	cmp	r3, r1
 80173a2:	bf01      	itttt	eq
 80173a4:	6819      	ldreq	r1, [r3, #0]
 80173a6:	685b      	ldreq	r3, [r3, #4]
 80173a8:	1949      	addeq	r1, r1, r5
 80173aa:	6021      	streq	r1, [r4, #0]
 80173ac:	e7ed      	b.n	801738a <_free_r+0x22>
 80173ae:	461a      	mov	r2, r3
 80173b0:	685b      	ldr	r3, [r3, #4]
 80173b2:	b10b      	cbz	r3, 80173b8 <_free_r+0x50>
 80173b4:	42a3      	cmp	r3, r4
 80173b6:	d9fa      	bls.n	80173ae <_free_r+0x46>
 80173b8:	6811      	ldr	r1, [r2, #0]
 80173ba:	1855      	adds	r5, r2, r1
 80173bc:	42a5      	cmp	r5, r4
 80173be:	d10b      	bne.n	80173d8 <_free_r+0x70>
 80173c0:	6824      	ldr	r4, [r4, #0]
 80173c2:	4421      	add	r1, r4
 80173c4:	1854      	adds	r4, r2, r1
 80173c6:	42a3      	cmp	r3, r4
 80173c8:	6011      	str	r1, [r2, #0]
 80173ca:	d1e0      	bne.n	801738e <_free_r+0x26>
 80173cc:	681c      	ldr	r4, [r3, #0]
 80173ce:	685b      	ldr	r3, [r3, #4]
 80173d0:	6053      	str	r3, [r2, #4]
 80173d2:	4421      	add	r1, r4
 80173d4:	6011      	str	r1, [r2, #0]
 80173d6:	e7da      	b.n	801738e <_free_r+0x26>
 80173d8:	d902      	bls.n	80173e0 <_free_r+0x78>
 80173da:	230c      	movs	r3, #12
 80173dc:	6003      	str	r3, [r0, #0]
 80173de:	e7d6      	b.n	801738e <_free_r+0x26>
 80173e0:	6825      	ldr	r5, [r4, #0]
 80173e2:	1961      	adds	r1, r4, r5
 80173e4:	428b      	cmp	r3, r1
 80173e6:	bf04      	itt	eq
 80173e8:	6819      	ldreq	r1, [r3, #0]
 80173ea:	685b      	ldreq	r3, [r3, #4]
 80173ec:	6063      	str	r3, [r4, #4]
 80173ee:	bf04      	itt	eq
 80173f0:	1949      	addeq	r1, r1, r5
 80173f2:	6021      	streq	r1, [r4, #0]
 80173f4:	6054      	str	r4, [r2, #4]
 80173f6:	e7ca      	b.n	801738e <_free_r+0x26>
 80173f8:	b003      	add	sp, #12
 80173fa:	bd30      	pop	{r4, r5, pc}
 80173fc:	20008394 	.word	0x20008394

08017400 <__ssputs_r>:
 8017400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017404:	688e      	ldr	r6, [r1, #8]
 8017406:	429e      	cmp	r6, r3
 8017408:	4682      	mov	sl, r0
 801740a:	460c      	mov	r4, r1
 801740c:	4690      	mov	r8, r2
 801740e:	461f      	mov	r7, r3
 8017410:	d838      	bhi.n	8017484 <__ssputs_r+0x84>
 8017412:	898a      	ldrh	r2, [r1, #12]
 8017414:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017418:	d032      	beq.n	8017480 <__ssputs_r+0x80>
 801741a:	6825      	ldr	r5, [r4, #0]
 801741c:	6909      	ldr	r1, [r1, #16]
 801741e:	eba5 0901 	sub.w	r9, r5, r1
 8017422:	6965      	ldr	r5, [r4, #20]
 8017424:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017428:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801742c:	3301      	adds	r3, #1
 801742e:	444b      	add	r3, r9
 8017430:	106d      	asrs	r5, r5, #1
 8017432:	429d      	cmp	r5, r3
 8017434:	bf38      	it	cc
 8017436:	461d      	movcc	r5, r3
 8017438:	0553      	lsls	r3, r2, #21
 801743a:	d531      	bpl.n	80174a0 <__ssputs_r+0xa0>
 801743c:	4629      	mov	r1, r5
 801743e:	f7fc fabf 	bl	80139c0 <_malloc_r>
 8017442:	4606      	mov	r6, r0
 8017444:	b950      	cbnz	r0, 801745c <__ssputs_r+0x5c>
 8017446:	230c      	movs	r3, #12
 8017448:	f8ca 3000 	str.w	r3, [sl]
 801744c:	89a3      	ldrh	r3, [r4, #12]
 801744e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017452:	81a3      	strh	r3, [r4, #12]
 8017454:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801745c:	6921      	ldr	r1, [r4, #16]
 801745e:	464a      	mov	r2, r9
 8017460:	f7fc fa77 	bl	8013952 <memcpy>
 8017464:	89a3      	ldrh	r3, [r4, #12]
 8017466:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801746a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801746e:	81a3      	strh	r3, [r4, #12]
 8017470:	6126      	str	r6, [r4, #16]
 8017472:	6165      	str	r5, [r4, #20]
 8017474:	444e      	add	r6, r9
 8017476:	eba5 0509 	sub.w	r5, r5, r9
 801747a:	6026      	str	r6, [r4, #0]
 801747c:	60a5      	str	r5, [r4, #8]
 801747e:	463e      	mov	r6, r7
 8017480:	42be      	cmp	r6, r7
 8017482:	d900      	bls.n	8017486 <__ssputs_r+0x86>
 8017484:	463e      	mov	r6, r7
 8017486:	6820      	ldr	r0, [r4, #0]
 8017488:	4632      	mov	r2, r6
 801748a:	4641      	mov	r1, r8
 801748c:	f000 f96e 	bl	801776c <memmove>
 8017490:	68a3      	ldr	r3, [r4, #8]
 8017492:	1b9b      	subs	r3, r3, r6
 8017494:	60a3      	str	r3, [r4, #8]
 8017496:	6823      	ldr	r3, [r4, #0]
 8017498:	4433      	add	r3, r6
 801749a:	6023      	str	r3, [r4, #0]
 801749c:	2000      	movs	r0, #0
 801749e:	e7db      	b.n	8017458 <__ssputs_r+0x58>
 80174a0:	462a      	mov	r2, r5
 80174a2:	f000 f97d 	bl	80177a0 <_realloc_r>
 80174a6:	4606      	mov	r6, r0
 80174a8:	2800      	cmp	r0, #0
 80174aa:	d1e1      	bne.n	8017470 <__ssputs_r+0x70>
 80174ac:	6921      	ldr	r1, [r4, #16]
 80174ae:	4650      	mov	r0, sl
 80174b0:	f7ff ff5a 	bl	8017368 <_free_r>
 80174b4:	e7c7      	b.n	8017446 <__ssputs_r+0x46>
	...

080174b8 <_svfiprintf_r>:
 80174b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174bc:	4698      	mov	r8, r3
 80174be:	898b      	ldrh	r3, [r1, #12]
 80174c0:	061b      	lsls	r3, r3, #24
 80174c2:	b09d      	sub	sp, #116	; 0x74
 80174c4:	4607      	mov	r7, r0
 80174c6:	460d      	mov	r5, r1
 80174c8:	4614      	mov	r4, r2
 80174ca:	d50e      	bpl.n	80174ea <_svfiprintf_r+0x32>
 80174cc:	690b      	ldr	r3, [r1, #16]
 80174ce:	b963      	cbnz	r3, 80174ea <_svfiprintf_r+0x32>
 80174d0:	2140      	movs	r1, #64	; 0x40
 80174d2:	f7fc fa75 	bl	80139c0 <_malloc_r>
 80174d6:	6028      	str	r0, [r5, #0]
 80174d8:	6128      	str	r0, [r5, #16]
 80174da:	b920      	cbnz	r0, 80174e6 <_svfiprintf_r+0x2e>
 80174dc:	230c      	movs	r3, #12
 80174de:	603b      	str	r3, [r7, #0]
 80174e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80174e4:	e0d1      	b.n	801768a <_svfiprintf_r+0x1d2>
 80174e6:	2340      	movs	r3, #64	; 0x40
 80174e8:	616b      	str	r3, [r5, #20]
 80174ea:	2300      	movs	r3, #0
 80174ec:	9309      	str	r3, [sp, #36]	; 0x24
 80174ee:	2320      	movs	r3, #32
 80174f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80174f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80174f8:	2330      	movs	r3, #48	; 0x30
 80174fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80176a4 <_svfiprintf_r+0x1ec>
 80174fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017502:	f04f 0901 	mov.w	r9, #1
 8017506:	4623      	mov	r3, r4
 8017508:	469a      	mov	sl, r3
 801750a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801750e:	b10a      	cbz	r2, 8017514 <_svfiprintf_r+0x5c>
 8017510:	2a25      	cmp	r2, #37	; 0x25
 8017512:	d1f9      	bne.n	8017508 <_svfiprintf_r+0x50>
 8017514:	ebba 0b04 	subs.w	fp, sl, r4
 8017518:	d00b      	beq.n	8017532 <_svfiprintf_r+0x7a>
 801751a:	465b      	mov	r3, fp
 801751c:	4622      	mov	r2, r4
 801751e:	4629      	mov	r1, r5
 8017520:	4638      	mov	r0, r7
 8017522:	f7ff ff6d 	bl	8017400 <__ssputs_r>
 8017526:	3001      	adds	r0, #1
 8017528:	f000 80aa 	beq.w	8017680 <_svfiprintf_r+0x1c8>
 801752c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801752e:	445a      	add	r2, fp
 8017530:	9209      	str	r2, [sp, #36]	; 0x24
 8017532:	f89a 3000 	ldrb.w	r3, [sl]
 8017536:	2b00      	cmp	r3, #0
 8017538:	f000 80a2 	beq.w	8017680 <_svfiprintf_r+0x1c8>
 801753c:	2300      	movs	r3, #0
 801753e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017546:	f10a 0a01 	add.w	sl, sl, #1
 801754a:	9304      	str	r3, [sp, #16]
 801754c:	9307      	str	r3, [sp, #28]
 801754e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017552:	931a      	str	r3, [sp, #104]	; 0x68
 8017554:	4654      	mov	r4, sl
 8017556:	2205      	movs	r2, #5
 8017558:	f814 1b01 	ldrb.w	r1, [r4], #1
 801755c:	4851      	ldr	r0, [pc, #324]	; (80176a4 <_svfiprintf_r+0x1ec>)
 801755e:	f7e8 fe4f 	bl	8000200 <memchr>
 8017562:	9a04      	ldr	r2, [sp, #16]
 8017564:	b9d8      	cbnz	r0, 801759e <_svfiprintf_r+0xe6>
 8017566:	06d0      	lsls	r0, r2, #27
 8017568:	bf44      	itt	mi
 801756a:	2320      	movmi	r3, #32
 801756c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017570:	0711      	lsls	r1, r2, #28
 8017572:	bf44      	itt	mi
 8017574:	232b      	movmi	r3, #43	; 0x2b
 8017576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801757a:	f89a 3000 	ldrb.w	r3, [sl]
 801757e:	2b2a      	cmp	r3, #42	; 0x2a
 8017580:	d015      	beq.n	80175ae <_svfiprintf_r+0xf6>
 8017582:	9a07      	ldr	r2, [sp, #28]
 8017584:	4654      	mov	r4, sl
 8017586:	2000      	movs	r0, #0
 8017588:	f04f 0c0a 	mov.w	ip, #10
 801758c:	4621      	mov	r1, r4
 801758e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017592:	3b30      	subs	r3, #48	; 0x30
 8017594:	2b09      	cmp	r3, #9
 8017596:	d94e      	bls.n	8017636 <_svfiprintf_r+0x17e>
 8017598:	b1b0      	cbz	r0, 80175c8 <_svfiprintf_r+0x110>
 801759a:	9207      	str	r2, [sp, #28]
 801759c:	e014      	b.n	80175c8 <_svfiprintf_r+0x110>
 801759e:	eba0 0308 	sub.w	r3, r0, r8
 80175a2:	fa09 f303 	lsl.w	r3, r9, r3
 80175a6:	4313      	orrs	r3, r2
 80175a8:	9304      	str	r3, [sp, #16]
 80175aa:	46a2      	mov	sl, r4
 80175ac:	e7d2      	b.n	8017554 <_svfiprintf_r+0x9c>
 80175ae:	9b03      	ldr	r3, [sp, #12]
 80175b0:	1d19      	adds	r1, r3, #4
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	9103      	str	r1, [sp, #12]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	bfbb      	ittet	lt
 80175ba:	425b      	neglt	r3, r3
 80175bc:	f042 0202 	orrlt.w	r2, r2, #2
 80175c0:	9307      	strge	r3, [sp, #28]
 80175c2:	9307      	strlt	r3, [sp, #28]
 80175c4:	bfb8      	it	lt
 80175c6:	9204      	strlt	r2, [sp, #16]
 80175c8:	7823      	ldrb	r3, [r4, #0]
 80175ca:	2b2e      	cmp	r3, #46	; 0x2e
 80175cc:	d10c      	bne.n	80175e8 <_svfiprintf_r+0x130>
 80175ce:	7863      	ldrb	r3, [r4, #1]
 80175d0:	2b2a      	cmp	r3, #42	; 0x2a
 80175d2:	d135      	bne.n	8017640 <_svfiprintf_r+0x188>
 80175d4:	9b03      	ldr	r3, [sp, #12]
 80175d6:	1d1a      	adds	r2, r3, #4
 80175d8:	681b      	ldr	r3, [r3, #0]
 80175da:	9203      	str	r2, [sp, #12]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	bfb8      	it	lt
 80175e0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80175e4:	3402      	adds	r4, #2
 80175e6:	9305      	str	r3, [sp, #20]
 80175e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80176b4 <_svfiprintf_r+0x1fc>
 80175ec:	7821      	ldrb	r1, [r4, #0]
 80175ee:	2203      	movs	r2, #3
 80175f0:	4650      	mov	r0, sl
 80175f2:	f7e8 fe05 	bl	8000200 <memchr>
 80175f6:	b140      	cbz	r0, 801760a <_svfiprintf_r+0x152>
 80175f8:	2340      	movs	r3, #64	; 0x40
 80175fa:	eba0 000a 	sub.w	r0, r0, sl
 80175fe:	fa03 f000 	lsl.w	r0, r3, r0
 8017602:	9b04      	ldr	r3, [sp, #16]
 8017604:	4303      	orrs	r3, r0
 8017606:	3401      	adds	r4, #1
 8017608:	9304      	str	r3, [sp, #16]
 801760a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801760e:	4826      	ldr	r0, [pc, #152]	; (80176a8 <_svfiprintf_r+0x1f0>)
 8017610:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017614:	2206      	movs	r2, #6
 8017616:	f7e8 fdf3 	bl	8000200 <memchr>
 801761a:	2800      	cmp	r0, #0
 801761c:	d038      	beq.n	8017690 <_svfiprintf_r+0x1d8>
 801761e:	4b23      	ldr	r3, [pc, #140]	; (80176ac <_svfiprintf_r+0x1f4>)
 8017620:	bb1b      	cbnz	r3, 801766a <_svfiprintf_r+0x1b2>
 8017622:	9b03      	ldr	r3, [sp, #12]
 8017624:	3307      	adds	r3, #7
 8017626:	f023 0307 	bic.w	r3, r3, #7
 801762a:	3308      	adds	r3, #8
 801762c:	9303      	str	r3, [sp, #12]
 801762e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017630:	4433      	add	r3, r6
 8017632:	9309      	str	r3, [sp, #36]	; 0x24
 8017634:	e767      	b.n	8017506 <_svfiprintf_r+0x4e>
 8017636:	fb0c 3202 	mla	r2, ip, r2, r3
 801763a:	460c      	mov	r4, r1
 801763c:	2001      	movs	r0, #1
 801763e:	e7a5      	b.n	801758c <_svfiprintf_r+0xd4>
 8017640:	2300      	movs	r3, #0
 8017642:	3401      	adds	r4, #1
 8017644:	9305      	str	r3, [sp, #20]
 8017646:	4619      	mov	r1, r3
 8017648:	f04f 0c0a 	mov.w	ip, #10
 801764c:	4620      	mov	r0, r4
 801764e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017652:	3a30      	subs	r2, #48	; 0x30
 8017654:	2a09      	cmp	r2, #9
 8017656:	d903      	bls.n	8017660 <_svfiprintf_r+0x1a8>
 8017658:	2b00      	cmp	r3, #0
 801765a:	d0c5      	beq.n	80175e8 <_svfiprintf_r+0x130>
 801765c:	9105      	str	r1, [sp, #20]
 801765e:	e7c3      	b.n	80175e8 <_svfiprintf_r+0x130>
 8017660:	fb0c 2101 	mla	r1, ip, r1, r2
 8017664:	4604      	mov	r4, r0
 8017666:	2301      	movs	r3, #1
 8017668:	e7f0      	b.n	801764c <_svfiprintf_r+0x194>
 801766a:	ab03      	add	r3, sp, #12
 801766c:	9300      	str	r3, [sp, #0]
 801766e:	462a      	mov	r2, r5
 8017670:	4b0f      	ldr	r3, [pc, #60]	; (80176b0 <_svfiprintf_r+0x1f8>)
 8017672:	a904      	add	r1, sp, #16
 8017674:	4638      	mov	r0, r7
 8017676:	f7fc fab7 	bl	8013be8 <_printf_float>
 801767a:	1c42      	adds	r2, r0, #1
 801767c:	4606      	mov	r6, r0
 801767e:	d1d6      	bne.n	801762e <_svfiprintf_r+0x176>
 8017680:	89ab      	ldrh	r3, [r5, #12]
 8017682:	065b      	lsls	r3, r3, #25
 8017684:	f53f af2c 	bmi.w	80174e0 <_svfiprintf_r+0x28>
 8017688:	9809      	ldr	r0, [sp, #36]	; 0x24
 801768a:	b01d      	add	sp, #116	; 0x74
 801768c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017690:	ab03      	add	r3, sp, #12
 8017692:	9300      	str	r3, [sp, #0]
 8017694:	462a      	mov	r2, r5
 8017696:	4b06      	ldr	r3, [pc, #24]	; (80176b0 <_svfiprintf_r+0x1f8>)
 8017698:	a904      	add	r1, sp, #16
 801769a:	4638      	mov	r0, r7
 801769c:	f7fc fd48 	bl	8014130 <_printf_i>
 80176a0:	e7eb      	b.n	801767a <_svfiprintf_r+0x1c2>
 80176a2:	bf00      	nop
 80176a4:	08019f0c 	.word	0x08019f0c
 80176a8:	08019f16 	.word	0x08019f16
 80176ac:	08013be9 	.word	0x08013be9
 80176b0:	08017401 	.word	0x08017401
 80176b4:	08019f12 	.word	0x08019f12

080176b8 <_read_r>:
 80176b8:	b538      	push	{r3, r4, r5, lr}
 80176ba:	4d07      	ldr	r5, [pc, #28]	; (80176d8 <_read_r+0x20>)
 80176bc:	4604      	mov	r4, r0
 80176be:	4608      	mov	r0, r1
 80176c0:	4611      	mov	r1, r2
 80176c2:	2200      	movs	r2, #0
 80176c4:	602a      	str	r2, [r5, #0]
 80176c6:	461a      	mov	r2, r3
 80176c8:	f7ef fdee 	bl	80072a8 <_read>
 80176cc:	1c43      	adds	r3, r0, #1
 80176ce:	d102      	bne.n	80176d6 <_read_r+0x1e>
 80176d0:	682b      	ldr	r3, [r5, #0]
 80176d2:	b103      	cbz	r3, 80176d6 <_read_r+0x1e>
 80176d4:	6023      	str	r3, [r4, #0]
 80176d6:	bd38      	pop	{r3, r4, r5, pc}
 80176d8:	2000839c 	.word	0x2000839c
 80176dc:	00000000 	.word	0x00000000

080176e0 <nan>:
 80176e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80176e8 <nan+0x8>
 80176e4:	4770      	bx	lr
 80176e6:	bf00      	nop
 80176e8:	00000000 	.word	0x00000000
 80176ec:	7ff80000 	.word	0x7ff80000

080176f0 <__ascii_wctomb>:
 80176f0:	b149      	cbz	r1, 8017706 <__ascii_wctomb+0x16>
 80176f2:	2aff      	cmp	r2, #255	; 0xff
 80176f4:	bf85      	ittet	hi
 80176f6:	238a      	movhi	r3, #138	; 0x8a
 80176f8:	6003      	strhi	r3, [r0, #0]
 80176fa:	700a      	strbls	r2, [r1, #0]
 80176fc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8017700:	bf98      	it	ls
 8017702:	2001      	movls	r0, #1
 8017704:	4770      	bx	lr
 8017706:	4608      	mov	r0, r1
 8017708:	4770      	bx	lr
	...

0801770c <__assert_func>:
 801770c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801770e:	4614      	mov	r4, r2
 8017710:	461a      	mov	r2, r3
 8017712:	4b09      	ldr	r3, [pc, #36]	; (8017738 <__assert_func+0x2c>)
 8017714:	681b      	ldr	r3, [r3, #0]
 8017716:	4605      	mov	r5, r0
 8017718:	68d8      	ldr	r0, [r3, #12]
 801771a:	b14c      	cbz	r4, 8017730 <__assert_func+0x24>
 801771c:	4b07      	ldr	r3, [pc, #28]	; (801773c <__assert_func+0x30>)
 801771e:	9100      	str	r1, [sp, #0]
 8017720:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017724:	4906      	ldr	r1, [pc, #24]	; (8017740 <__assert_func+0x34>)
 8017726:	462b      	mov	r3, r5
 8017728:	f000 f80e 	bl	8017748 <fiprintf>
 801772c:	f000 fa80 	bl	8017c30 <abort>
 8017730:	4b04      	ldr	r3, [pc, #16]	; (8017744 <__assert_func+0x38>)
 8017732:	461c      	mov	r4, r3
 8017734:	e7f3      	b.n	801771e <__assert_func+0x12>
 8017736:	bf00      	nop
 8017738:	2000020c 	.word	0x2000020c
 801773c:	08019f1d 	.word	0x08019f1d
 8017740:	08019f2a 	.word	0x08019f2a
 8017744:	08019f58 	.word	0x08019f58

08017748 <fiprintf>:
 8017748:	b40e      	push	{r1, r2, r3}
 801774a:	b503      	push	{r0, r1, lr}
 801774c:	4601      	mov	r1, r0
 801774e:	ab03      	add	r3, sp, #12
 8017750:	4805      	ldr	r0, [pc, #20]	; (8017768 <fiprintf+0x20>)
 8017752:	f853 2b04 	ldr.w	r2, [r3], #4
 8017756:	6800      	ldr	r0, [r0, #0]
 8017758:	9301      	str	r3, [sp, #4]
 801775a:	f000 f879 	bl	8017850 <_vfiprintf_r>
 801775e:	b002      	add	sp, #8
 8017760:	f85d eb04 	ldr.w	lr, [sp], #4
 8017764:	b003      	add	sp, #12
 8017766:	4770      	bx	lr
 8017768:	2000020c 	.word	0x2000020c

0801776c <memmove>:
 801776c:	4288      	cmp	r0, r1
 801776e:	b510      	push	{r4, lr}
 8017770:	eb01 0402 	add.w	r4, r1, r2
 8017774:	d902      	bls.n	801777c <memmove+0x10>
 8017776:	4284      	cmp	r4, r0
 8017778:	4623      	mov	r3, r4
 801777a:	d807      	bhi.n	801778c <memmove+0x20>
 801777c:	1e43      	subs	r3, r0, #1
 801777e:	42a1      	cmp	r1, r4
 8017780:	d008      	beq.n	8017794 <memmove+0x28>
 8017782:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017786:	f803 2f01 	strb.w	r2, [r3, #1]!
 801778a:	e7f8      	b.n	801777e <memmove+0x12>
 801778c:	4402      	add	r2, r0
 801778e:	4601      	mov	r1, r0
 8017790:	428a      	cmp	r2, r1
 8017792:	d100      	bne.n	8017796 <memmove+0x2a>
 8017794:	bd10      	pop	{r4, pc}
 8017796:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801779a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801779e:	e7f7      	b.n	8017790 <memmove+0x24>

080177a0 <_realloc_r>:
 80177a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177a4:	4680      	mov	r8, r0
 80177a6:	4614      	mov	r4, r2
 80177a8:	460e      	mov	r6, r1
 80177aa:	b921      	cbnz	r1, 80177b6 <_realloc_r+0x16>
 80177ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80177b0:	4611      	mov	r1, r2
 80177b2:	f7fc b905 	b.w	80139c0 <_malloc_r>
 80177b6:	b92a      	cbnz	r2, 80177c4 <_realloc_r+0x24>
 80177b8:	f7ff fdd6 	bl	8017368 <_free_r>
 80177bc:	4625      	mov	r5, r4
 80177be:	4628      	mov	r0, r5
 80177c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177c4:	f000 faa0 	bl	8017d08 <_malloc_usable_size_r>
 80177c8:	4284      	cmp	r4, r0
 80177ca:	4607      	mov	r7, r0
 80177cc:	d802      	bhi.n	80177d4 <_realloc_r+0x34>
 80177ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80177d2:	d812      	bhi.n	80177fa <_realloc_r+0x5a>
 80177d4:	4621      	mov	r1, r4
 80177d6:	4640      	mov	r0, r8
 80177d8:	f7fc f8f2 	bl	80139c0 <_malloc_r>
 80177dc:	4605      	mov	r5, r0
 80177de:	2800      	cmp	r0, #0
 80177e0:	d0ed      	beq.n	80177be <_realloc_r+0x1e>
 80177e2:	42bc      	cmp	r4, r7
 80177e4:	4622      	mov	r2, r4
 80177e6:	4631      	mov	r1, r6
 80177e8:	bf28      	it	cs
 80177ea:	463a      	movcs	r2, r7
 80177ec:	f7fc f8b1 	bl	8013952 <memcpy>
 80177f0:	4631      	mov	r1, r6
 80177f2:	4640      	mov	r0, r8
 80177f4:	f7ff fdb8 	bl	8017368 <_free_r>
 80177f8:	e7e1      	b.n	80177be <_realloc_r+0x1e>
 80177fa:	4635      	mov	r5, r6
 80177fc:	e7df      	b.n	80177be <_realloc_r+0x1e>

080177fe <__sfputc_r>:
 80177fe:	6893      	ldr	r3, [r2, #8]
 8017800:	3b01      	subs	r3, #1
 8017802:	2b00      	cmp	r3, #0
 8017804:	b410      	push	{r4}
 8017806:	6093      	str	r3, [r2, #8]
 8017808:	da08      	bge.n	801781c <__sfputc_r+0x1e>
 801780a:	6994      	ldr	r4, [r2, #24]
 801780c:	42a3      	cmp	r3, r4
 801780e:	db01      	blt.n	8017814 <__sfputc_r+0x16>
 8017810:	290a      	cmp	r1, #10
 8017812:	d103      	bne.n	801781c <__sfputc_r+0x1e>
 8017814:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017818:	f000 b94a 	b.w	8017ab0 <__swbuf_r>
 801781c:	6813      	ldr	r3, [r2, #0]
 801781e:	1c58      	adds	r0, r3, #1
 8017820:	6010      	str	r0, [r2, #0]
 8017822:	7019      	strb	r1, [r3, #0]
 8017824:	4608      	mov	r0, r1
 8017826:	f85d 4b04 	ldr.w	r4, [sp], #4
 801782a:	4770      	bx	lr

0801782c <__sfputs_r>:
 801782c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801782e:	4606      	mov	r6, r0
 8017830:	460f      	mov	r7, r1
 8017832:	4614      	mov	r4, r2
 8017834:	18d5      	adds	r5, r2, r3
 8017836:	42ac      	cmp	r4, r5
 8017838:	d101      	bne.n	801783e <__sfputs_r+0x12>
 801783a:	2000      	movs	r0, #0
 801783c:	e007      	b.n	801784e <__sfputs_r+0x22>
 801783e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017842:	463a      	mov	r2, r7
 8017844:	4630      	mov	r0, r6
 8017846:	f7ff ffda 	bl	80177fe <__sfputc_r>
 801784a:	1c43      	adds	r3, r0, #1
 801784c:	d1f3      	bne.n	8017836 <__sfputs_r+0xa>
 801784e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017850 <_vfiprintf_r>:
 8017850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017854:	460d      	mov	r5, r1
 8017856:	b09d      	sub	sp, #116	; 0x74
 8017858:	4614      	mov	r4, r2
 801785a:	4698      	mov	r8, r3
 801785c:	4606      	mov	r6, r0
 801785e:	b118      	cbz	r0, 8017868 <_vfiprintf_r+0x18>
 8017860:	6983      	ldr	r3, [r0, #24]
 8017862:	b90b      	cbnz	r3, 8017868 <_vfiprintf_r+0x18>
 8017864:	f7fb ff04 	bl	8013670 <__sinit>
 8017868:	4b89      	ldr	r3, [pc, #548]	; (8017a90 <_vfiprintf_r+0x240>)
 801786a:	429d      	cmp	r5, r3
 801786c:	d11b      	bne.n	80178a6 <_vfiprintf_r+0x56>
 801786e:	6875      	ldr	r5, [r6, #4]
 8017870:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017872:	07d9      	lsls	r1, r3, #31
 8017874:	d405      	bmi.n	8017882 <_vfiprintf_r+0x32>
 8017876:	89ab      	ldrh	r3, [r5, #12]
 8017878:	059a      	lsls	r2, r3, #22
 801787a:	d402      	bmi.n	8017882 <_vfiprintf_r+0x32>
 801787c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801787e:	f7fc f866 	bl	801394e <__retarget_lock_acquire_recursive>
 8017882:	89ab      	ldrh	r3, [r5, #12]
 8017884:	071b      	lsls	r3, r3, #28
 8017886:	d501      	bpl.n	801788c <_vfiprintf_r+0x3c>
 8017888:	692b      	ldr	r3, [r5, #16]
 801788a:	b9eb      	cbnz	r3, 80178c8 <_vfiprintf_r+0x78>
 801788c:	4629      	mov	r1, r5
 801788e:	4630      	mov	r0, r6
 8017890:	f000 f960 	bl	8017b54 <__swsetup_r>
 8017894:	b1c0      	cbz	r0, 80178c8 <_vfiprintf_r+0x78>
 8017896:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017898:	07dc      	lsls	r4, r3, #31
 801789a:	d50e      	bpl.n	80178ba <_vfiprintf_r+0x6a>
 801789c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80178a0:	b01d      	add	sp, #116	; 0x74
 80178a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178a6:	4b7b      	ldr	r3, [pc, #492]	; (8017a94 <_vfiprintf_r+0x244>)
 80178a8:	429d      	cmp	r5, r3
 80178aa:	d101      	bne.n	80178b0 <_vfiprintf_r+0x60>
 80178ac:	68b5      	ldr	r5, [r6, #8]
 80178ae:	e7df      	b.n	8017870 <_vfiprintf_r+0x20>
 80178b0:	4b79      	ldr	r3, [pc, #484]	; (8017a98 <_vfiprintf_r+0x248>)
 80178b2:	429d      	cmp	r5, r3
 80178b4:	bf08      	it	eq
 80178b6:	68f5      	ldreq	r5, [r6, #12]
 80178b8:	e7da      	b.n	8017870 <_vfiprintf_r+0x20>
 80178ba:	89ab      	ldrh	r3, [r5, #12]
 80178bc:	0598      	lsls	r0, r3, #22
 80178be:	d4ed      	bmi.n	801789c <_vfiprintf_r+0x4c>
 80178c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80178c2:	f7fc f845 	bl	8013950 <__retarget_lock_release_recursive>
 80178c6:	e7e9      	b.n	801789c <_vfiprintf_r+0x4c>
 80178c8:	2300      	movs	r3, #0
 80178ca:	9309      	str	r3, [sp, #36]	; 0x24
 80178cc:	2320      	movs	r3, #32
 80178ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80178d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80178d6:	2330      	movs	r3, #48	; 0x30
 80178d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017a9c <_vfiprintf_r+0x24c>
 80178dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80178e0:	f04f 0901 	mov.w	r9, #1
 80178e4:	4623      	mov	r3, r4
 80178e6:	469a      	mov	sl, r3
 80178e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80178ec:	b10a      	cbz	r2, 80178f2 <_vfiprintf_r+0xa2>
 80178ee:	2a25      	cmp	r2, #37	; 0x25
 80178f0:	d1f9      	bne.n	80178e6 <_vfiprintf_r+0x96>
 80178f2:	ebba 0b04 	subs.w	fp, sl, r4
 80178f6:	d00b      	beq.n	8017910 <_vfiprintf_r+0xc0>
 80178f8:	465b      	mov	r3, fp
 80178fa:	4622      	mov	r2, r4
 80178fc:	4629      	mov	r1, r5
 80178fe:	4630      	mov	r0, r6
 8017900:	f7ff ff94 	bl	801782c <__sfputs_r>
 8017904:	3001      	adds	r0, #1
 8017906:	f000 80aa 	beq.w	8017a5e <_vfiprintf_r+0x20e>
 801790a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801790c:	445a      	add	r2, fp
 801790e:	9209      	str	r2, [sp, #36]	; 0x24
 8017910:	f89a 3000 	ldrb.w	r3, [sl]
 8017914:	2b00      	cmp	r3, #0
 8017916:	f000 80a2 	beq.w	8017a5e <_vfiprintf_r+0x20e>
 801791a:	2300      	movs	r3, #0
 801791c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017920:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017924:	f10a 0a01 	add.w	sl, sl, #1
 8017928:	9304      	str	r3, [sp, #16]
 801792a:	9307      	str	r3, [sp, #28]
 801792c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017930:	931a      	str	r3, [sp, #104]	; 0x68
 8017932:	4654      	mov	r4, sl
 8017934:	2205      	movs	r2, #5
 8017936:	f814 1b01 	ldrb.w	r1, [r4], #1
 801793a:	4858      	ldr	r0, [pc, #352]	; (8017a9c <_vfiprintf_r+0x24c>)
 801793c:	f7e8 fc60 	bl	8000200 <memchr>
 8017940:	9a04      	ldr	r2, [sp, #16]
 8017942:	b9d8      	cbnz	r0, 801797c <_vfiprintf_r+0x12c>
 8017944:	06d1      	lsls	r1, r2, #27
 8017946:	bf44      	itt	mi
 8017948:	2320      	movmi	r3, #32
 801794a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801794e:	0713      	lsls	r3, r2, #28
 8017950:	bf44      	itt	mi
 8017952:	232b      	movmi	r3, #43	; 0x2b
 8017954:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017958:	f89a 3000 	ldrb.w	r3, [sl]
 801795c:	2b2a      	cmp	r3, #42	; 0x2a
 801795e:	d015      	beq.n	801798c <_vfiprintf_r+0x13c>
 8017960:	9a07      	ldr	r2, [sp, #28]
 8017962:	4654      	mov	r4, sl
 8017964:	2000      	movs	r0, #0
 8017966:	f04f 0c0a 	mov.w	ip, #10
 801796a:	4621      	mov	r1, r4
 801796c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017970:	3b30      	subs	r3, #48	; 0x30
 8017972:	2b09      	cmp	r3, #9
 8017974:	d94e      	bls.n	8017a14 <_vfiprintf_r+0x1c4>
 8017976:	b1b0      	cbz	r0, 80179a6 <_vfiprintf_r+0x156>
 8017978:	9207      	str	r2, [sp, #28]
 801797a:	e014      	b.n	80179a6 <_vfiprintf_r+0x156>
 801797c:	eba0 0308 	sub.w	r3, r0, r8
 8017980:	fa09 f303 	lsl.w	r3, r9, r3
 8017984:	4313      	orrs	r3, r2
 8017986:	9304      	str	r3, [sp, #16]
 8017988:	46a2      	mov	sl, r4
 801798a:	e7d2      	b.n	8017932 <_vfiprintf_r+0xe2>
 801798c:	9b03      	ldr	r3, [sp, #12]
 801798e:	1d19      	adds	r1, r3, #4
 8017990:	681b      	ldr	r3, [r3, #0]
 8017992:	9103      	str	r1, [sp, #12]
 8017994:	2b00      	cmp	r3, #0
 8017996:	bfbb      	ittet	lt
 8017998:	425b      	neglt	r3, r3
 801799a:	f042 0202 	orrlt.w	r2, r2, #2
 801799e:	9307      	strge	r3, [sp, #28]
 80179a0:	9307      	strlt	r3, [sp, #28]
 80179a2:	bfb8      	it	lt
 80179a4:	9204      	strlt	r2, [sp, #16]
 80179a6:	7823      	ldrb	r3, [r4, #0]
 80179a8:	2b2e      	cmp	r3, #46	; 0x2e
 80179aa:	d10c      	bne.n	80179c6 <_vfiprintf_r+0x176>
 80179ac:	7863      	ldrb	r3, [r4, #1]
 80179ae:	2b2a      	cmp	r3, #42	; 0x2a
 80179b0:	d135      	bne.n	8017a1e <_vfiprintf_r+0x1ce>
 80179b2:	9b03      	ldr	r3, [sp, #12]
 80179b4:	1d1a      	adds	r2, r3, #4
 80179b6:	681b      	ldr	r3, [r3, #0]
 80179b8:	9203      	str	r2, [sp, #12]
 80179ba:	2b00      	cmp	r3, #0
 80179bc:	bfb8      	it	lt
 80179be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80179c2:	3402      	adds	r4, #2
 80179c4:	9305      	str	r3, [sp, #20]
 80179c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017aac <_vfiprintf_r+0x25c>
 80179ca:	7821      	ldrb	r1, [r4, #0]
 80179cc:	2203      	movs	r2, #3
 80179ce:	4650      	mov	r0, sl
 80179d0:	f7e8 fc16 	bl	8000200 <memchr>
 80179d4:	b140      	cbz	r0, 80179e8 <_vfiprintf_r+0x198>
 80179d6:	2340      	movs	r3, #64	; 0x40
 80179d8:	eba0 000a 	sub.w	r0, r0, sl
 80179dc:	fa03 f000 	lsl.w	r0, r3, r0
 80179e0:	9b04      	ldr	r3, [sp, #16]
 80179e2:	4303      	orrs	r3, r0
 80179e4:	3401      	adds	r4, #1
 80179e6:	9304      	str	r3, [sp, #16]
 80179e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80179ec:	482c      	ldr	r0, [pc, #176]	; (8017aa0 <_vfiprintf_r+0x250>)
 80179ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80179f2:	2206      	movs	r2, #6
 80179f4:	f7e8 fc04 	bl	8000200 <memchr>
 80179f8:	2800      	cmp	r0, #0
 80179fa:	d03f      	beq.n	8017a7c <_vfiprintf_r+0x22c>
 80179fc:	4b29      	ldr	r3, [pc, #164]	; (8017aa4 <_vfiprintf_r+0x254>)
 80179fe:	bb1b      	cbnz	r3, 8017a48 <_vfiprintf_r+0x1f8>
 8017a00:	9b03      	ldr	r3, [sp, #12]
 8017a02:	3307      	adds	r3, #7
 8017a04:	f023 0307 	bic.w	r3, r3, #7
 8017a08:	3308      	adds	r3, #8
 8017a0a:	9303      	str	r3, [sp, #12]
 8017a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017a0e:	443b      	add	r3, r7
 8017a10:	9309      	str	r3, [sp, #36]	; 0x24
 8017a12:	e767      	b.n	80178e4 <_vfiprintf_r+0x94>
 8017a14:	fb0c 3202 	mla	r2, ip, r2, r3
 8017a18:	460c      	mov	r4, r1
 8017a1a:	2001      	movs	r0, #1
 8017a1c:	e7a5      	b.n	801796a <_vfiprintf_r+0x11a>
 8017a1e:	2300      	movs	r3, #0
 8017a20:	3401      	adds	r4, #1
 8017a22:	9305      	str	r3, [sp, #20]
 8017a24:	4619      	mov	r1, r3
 8017a26:	f04f 0c0a 	mov.w	ip, #10
 8017a2a:	4620      	mov	r0, r4
 8017a2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017a30:	3a30      	subs	r2, #48	; 0x30
 8017a32:	2a09      	cmp	r2, #9
 8017a34:	d903      	bls.n	8017a3e <_vfiprintf_r+0x1ee>
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d0c5      	beq.n	80179c6 <_vfiprintf_r+0x176>
 8017a3a:	9105      	str	r1, [sp, #20]
 8017a3c:	e7c3      	b.n	80179c6 <_vfiprintf_r+0x176>
 8017a3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017a42:	4604      	mov	r4, r0
 8017a44:	2301      	movs	r3, #1
 8017a46:	e7f0      	b.n	8017a2a <_vfiprintf_r+0x1da>
 8017a48:	ab03      	add	r3, sp, #12
 8017a4a:	9300      	str	r3, [sp, #0]
 8017a4c:	462a      	mov	r2, r5
 8017a4e:	4b16      	ldr	r3, [pc, #88]	; (8017aa8 <_vfiprintf_r+0x258>)
 8017a50:	a904      	add	r1, sp, #16
 8017a52:	4630      	mov	r0, r6
 8017a54:	f7fc f8c8 	bl	8013be8 <_printf_float>
 8017a58:	4607      	mov	r7, r0
 8017a5a:	1c78      	adds	r0, r7, #1
 8017a5c:	d1d6      	bne.n	8017a0c <_vfiprintf_r+0x1bc>
 8017a5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017a60:	07d9      	lsls	r1, r3, #31
 8017a62:	d405      	bmi.n	8017a70 <_vfiprintf_r+0x220>
 8017a64:	89ab      	ldrh	r3, [r5, #12]
 8017a66:	059a      	lsls	r2, r3, #22
 8017a68:	d402      	bmi.n	8017a70 <_vfiprintf_r+0x220>
 8017a6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a6c:	f7fb ff70 	bl	8013950 <__retarget_lock_release_recursive>
 8017a70:	89ab      	ldrh	r3, [r5, #12]
 8017a72:	065b      	lsls	r3, r3, #25
 8017a74:	f53f af12 	bmi.w	801789c <_vfiprintf_r+0x4c>
 8017a78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017a7a:	e711      	b.n	80178a0 <_vfiprintf_r+0x50>
 8017a7c:	ab03      	add	r3, sp, #12
 8017a7e:	9300      	str	r3, [sp, #0]
 8017a80:	462a      	mov	r2, r5
 8017a82:	4b09      	ldr	r3, [pc, #36]	; (8017aa8 <_vfiprintf_r+0x258>)
 8017a84:	a904      	add	r1, sp, #16
 8017a86:	4630      	mov	r0, r6
 8017a88:	f7fc fb52 	bl	8014130 <_printf_i>
 8017a8c:	e7e4      	b.n	8017a58 <_vfiprintf_r+0x208>
 8017a8e:	bf00      	nop
 8017a90:	08019bdc 	.word	0x08019bdc
 8017a94:	08019bfc 	.word	0x08019bfc
 8017a98:	08019bbc 	.word	0x08019bbc
 8017a9c:	08019f0c 	.word	0x08019f0c
 8017aa0:	08019f16 	.word	0x08019f16
 8017aa4:	08013be9 	.word	0x08013be9
 8017aa8:	0801782d 	.word	0x0801782d
 8017aac:	08019f12 	.word	0x08019f12

08017ab0 <__swbuf_r>:
 8017ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ab2:	460e      	mov	r6, r1
 8017ab4:	4614      	mov	r4, r2
 8017ab6:	4605      	mov	r5, r0
 8017ab8:	b118      	cbz	r0, 8017ac2 <__swbuf_r+0x12>
 8017aba:	6983      	ldr	r3, [r0, #24]
 8017abc:	b90b      	cbnz	r3, 8017ac2 <__swbuf_r+0x12>
 8017abe:	f7fb fdd7 	bl	8013670 <__sinit>
 8017ac2:	4b21      	ldr	r3, [pc, #132]	; (8017b48 <__swbuf_r+0x98>)
 8017ac4:	429c      	cmp	r4, r3
 8017ac6:	d12b      	bne.n	8017b20 <__swbuf_r+0x70>
 8017ac8:	686c      	ldr	r4, [r5, #4]
 8017aca:	69a3      	ldr	r3, [r4, #24]
 8017acc:	60a3      	str	r3, [r4, #8]
 8017ace:	89a3      	ldrh	r3, [r4, #12]
 8017ad0:	071a      	lsls	r2, r3, #28
 8017ad2:	d52f      	bpl.n	8017b34 <__swbuf_r+0x84>
 8017ad4:	6923      	ldr	r3, [r4, #16]
 8017ad6:	b36b      	cbz	r3, 8017b34 <__swbuf_r+0x84>
 8017ad8:	6923      	ldr	r3, [r4, #16]
 8017ada:	6820      	ldr	r0, [r4, #0]
 8017adc:	1ac0      	subs	r0, r0, r3
 8017ade:	6963      	ldr	r3, [r4, #20]
 8017ae0:	b2f6      	uxtb	r6, r6
 8017ae2:	4283      	cmp	r3, r0
 8017ae4:	4637      	mov	r7, r6
 8017ae6:	dc04      	bgt.n	8017af2 <__swbuf_r+0x42>
 8017ae8:	4621      	mov	r1, r4
 8017aea:	4628      	mov	r0, r5
 8017aec:	f7fe fb7c 	bl	80161e8 <_fflush_r>
 8017af0:	bb30      	cbnz	r0, 8017b40 <__swbuf_r+0x90>
 8017af2:	68a3      	ldr	r3, [r4, #8]
 8017af4:	3b01      	subs	r3, #1
 8017af6:	60a3      	str	r3, [r4, #8]
 8017af8:	6823      	ldr	r3, [r4, #0]
 8017afa:	1c5a      	adds	r2, r3, #1
 8017afc:	6022      	str	r2, [r4, #0]
 8017afe:	701e      	strb	r6, [r3, #0]
 8017b00:	6963      	ldr	r3, [r4, #20]
 8017b02:	3001      	adds	r0, #1
 8017b04:	4283      	cmp	r3, r0
 8017b06:	d004      	beq.n	8017b12 <__swbuf_r+0x62>
 8017b08:	89a3      	ldrh	r3, [r4, #12]
 8017b0a:	07db      	lsls	r3, r3, #31
 8017b0c:	d506      	bpl.n	8017b1c <__swbuf_r+0x6c>
 8017b0e:	2e0a      	cmp	r6, #10
 8017b10:	d104      	bne.n	8017b1c <__swbuf_r+0x6c>
 8017b12:	4621      	mov	r1, r4
 8017b14:	4628      	mov	r0, r5
 8017b16:	f7fe fb67 	bl	80161e8 <_fflush_r>
 8017b1a:	b988      	cbnz	r0, 8017b40 <__swbuf_r+0x90>
 8017b1c:	4638      	mov	r0, r7
 8017b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b20:	4b0a      	ldr	r3, [pc, #40]	; (8017b4c <__swbuf_r+0x9c>)
 8017b22:	429c      	cmp	r4, r3
 8017b24:	d101      	bne.n	8017b2a <__swbuf_r+0x7a>
 8017b26:	68ac      	ldr	r4, [r5, #8]
 8017b28:	e7cf      	b.n	8017aca <__swbuf_r+0x1a>
 8017b2a:	4b09      	ldr	r3, [pc, #36]	; (8017b50 <__swbuf_r+0xa0>)
 8017b2c:	429c      	cmp	r4, r3
 8017b2e:	bf08      	it	eq
 8017b30:	68ec      	ldreq	r4, [r5, #12]
 8017b32:	e7ca      	b.n	8017aca <__swbuf_r+0x1a>
 8017b34:	4621      	mov	r1, r4
 8017b36:	4628      	mov	r0, r5
 8017b38:	f000 f80c 	bl	8017b54 <__swsetup_r>
 8017b3c:	2800      	cmp	r0, #0
 8017b3e:	d0cb      	beq.n	8017ad8 <__swbuf_r+0x28>
 8017b40:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8017b44:	e7ea      	b.n	8017b1c <__swbuf_r+0x6c>
 8017b46:	bf00      	nop
 8017b48:	08019bdc 	.word	0x08019bdc
 8017b4c:	08019bfc 	.word	0x08019bfc
 8017b50:	08019bbc 	.word	0x08019bbc

08017b54 <__swsetup_r>:
 8017b54:	4b32      	ldr	r3, [pc, #200]	; (8017c20 <__swsetup_r+0xcc>)
 8017b56:	b570      	push	{r4, r5, r6, lr}
 8017b58:	681d      	ldr	r5, [r3, #0]
 8017b5a:	4606      	mov	r6, r0
 8017b5c:	460c      	mov	r4, r1
 8017b5e:	b125      	cbz	r5, 8017b6a <__swsetup_r+0x16>
 8017b60:	69ab      	ldr	r3, [r5, #24]
 8017b62:	b913      	cbnz	r3, 8017b6a <__swsetup_r+0x16>
 8017b64:	4628      	mov	r0, r5
 8017b66:	f7fb fd83 	bl	8013670 <__sinit>
 8017b6a:	4b2e      	ldr	r3, [pc, #184]	; (8017c24 <__swsetup_r+0xd0>)
 8017b6c:	429c      	cmp	r4, r3
 8017b6e:	d10f      	bne.n	8017b90 <__swsetup_r+0x3c>
 8017b70:	686c      	ldr	r4, [r5, #4]
 8017b72:	89a3      	ldrh	r3, [r4, #12]
 8017b74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017b78:	0719      	lsls	r1, r3, #28
 8017b7a:	d42c      	bmi.n	8017bd6 <__swsetup_r+0x82>
 8017b7c:	06dd      	lsls	r5, r3, #27
 8017b7e:	d411      	bmi.n	8017ba4 <__swsetup_r+0x50>
 8017b80:	2309      	movs	r3, #9
 8017b82:	6033      	str	r3, [r6, #0]
 8017b84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017b88:	81a3      	strh	r3, [r4, #12]
 8017b8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017b8e:	e03e      	b.n	8017c0e <__swsetup_r+0xba>
 8017b90:	4b25      	ldr	r3, [pc, #148]	; (8017c28 <__swsetup_r+0xd4>)
 8017b92:	429c      	cmp	r4, r3
 8017b94:	d101      	bne.n	8017b9a <__swsetup_r+0x46>
 8017b96:	68ac      	ldr	r4, [r5, #8]
 8017b98:	e7eb      	b.n	8017b72 <__swsetup_r+0x1e>
 8017b9a:	4b24      	ldr	r3, [pc, #144]	; (8017c2c <__swsetup_r+0xd8>)
 8017b9c:	429c      	cmp	r4, r3
 8017b9e:	bf08      	it	eq
 8017ba0:	68ec      	ldreq	r4, [r5, #12]
 8017ba2:	e7e6      	b.n	8017b72 <__swsetup_r+0x1e>
 8017ba4:	0758      	lsls	r0, r3, #29
 8017ba6:	d512      	bpl.n	8017bce <__swsetup_r+0x7a>
 8017ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017baa:	b141      	cbz	r1, 8017bbe <__swsetup_r+0x6a>
 8017bac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017bb0:	4299      	cmp	r1, r3
 8017bb2:	d002      	beq.n	8017bba <__swsetup_r+0x66>
 8017bb4:	4630      	mov	r0, r6
 8017bb6:	f7ff fbd7 	bl	8017368 <_free_r>
 8017bba:	2300      	movs	r3, #0
 8017bbc:	6363      	str	r3, [r4, #52]	; 0x34
 8017bbe:	89a3      	ldrh	r3, [r4, #12]
 8017bc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017bc4:	81a3      	strh	r3, [r4, #12]
 8017bc6:	2300      	movs	r3, #0
 8017bc8:	6063      	str	r3, [r4, #4]
 8017bca:	6923      	ldr	r3, [r4, #16]
 8017bcc:	6023      	str	r3, [r4, #0]
 8017bce:	89a3      	ldrh	r3, [r4, #12]
 8017bd0:	f043 0308 	orr.w	r3, r3, #8
 8017bd4:	81a3      	strh	r3, [r4, #12]
 8017bd6:	6923      	ldr	r3, [r4, #16]
 8017bd8:	b94b      	cbnz	r3, 8017bee <__swsetup_r+0x9a>
 8017bda:	89a3      	ldrh	r3, [r4, #12]
 8017bdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017be4:	d003      	beq.n	8017bee <__swsetup_r+0x9a>
 8017be6:	4621      	mov	r1, r4
 8017be8:	4630      	mov	r0, r6
 8017bea:	f000 f84d 	bl	8017c88 <__smakebuf_r>
 8017bee:	89a0      	ldrh	r0, [r4, #12]
 8017bf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017bf4:	f010 0301 	ands.w	r3, r0, #1
 8017bf8:	d00a      	beq.n	8017c10 <__swsetup_r+0xbc>
 8017bfa:	2300      	movs	r3, #0
 8017bfc:	60a3      	str	r3, [r4, #8]
 8017bfe:	6963      	ldr	r3, [r4, #20]
 8017c00:	425b      	negs	r3, r3
 8017c02:	61a3      	str	r3, [r4, #24]
 8017c04:	6923      	ldr	r3, [r4, #16]
 8017c06:	b943      	cbnz	r3, 8017c1a <__swsetup_r+0xc6>
 8017c08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017c0c:	d1ba      	bne.n	8017b84 <__swsetup_r+0x30>
 8017c0e:	bd70      	pop	{r4, r5, r6, pc}
 8017c10:	0781      	lsls	r1, r0, #30
 8017c12:	bf58      	it	pl
 8017c14:	6963      	ldrpl	r3, [r4, #20]
 8017c16:	60a3      	str	r3, [r4, #8]
 8017c18:	e7f4      	b.n	8017c04 <__swsetup_r+0xb0>
 8017c1a:	2000      	movs	r0, #0
 8017c1c:	e7f7      	b.n	8017c0e <__swsetup_r+0xba>
 8017c1e:	bf00      	nop
 8017c20:	2000020c 	.word	0x2000020c
 8017c24:	08019bdc 	.word	0x08019bdc
 8017c28:	08019bfc 	.word	0x08019bfc
 8017c2c:	08019bbc 	.word	0x08019bbc

08017c30 <abort>:
 8017c30:	b508      	push	{r3, lr}
 8017c32:	2006      	movs	r0, #6
 8017c34:	f000 f898 	bl	8017d68 <raise>
 8017c38:	2001      	movs	r0, #1
 8017c3a:	f7ef fb2b 	bl	8007294 <_exit>

08017c3e <__swhatbuf_r>:
 8017c3e:	b570      	push	{r4, r5, r6, lr}
 8017c40:	460e      	mov	r6, r1
 8017c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c46:	2900      	cmp	r1, #0
 8017c48:	b096      	sub	sp, #88	; 0x58
 8017c4a:	4614      	mov	r4, r2
 8017c4c:	461d      	mov	r5, r3
 8017c4e:	da08      	bge.n	8017c62 <__swhatbuf_r+0x24>
 8017c50:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8017c54:	2200      	movs	r2, #0
 8017c56:	602a      	str	r2, [r5, #0]
 8017c58:	061a      	lsls	r2, r3, #24
 8017c5a:	d410      	bmi.n	8017c7e <__swhatbuf_r+0x40>
 8017c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017c60:	e00e      	b.n	8017c80 <__swhatbuf_r+0x42>
 8017c62:	466a      	mov	r2, sp
 8017c64:	f000 f89c 	bl	8017da0 <_fstat_r>
 8017c68:	2800      	cmp	r0, #0
 8017c6a:	dbf1      	blt.n	8017c50 <__swhatbuf_r+0x12>
 8017c6c:	9a01      	ldr	r2, [sp, #4]
 8017c6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017c72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017c76:	425a      	negs	r2, r3
 8017c78:	415a      	adcs	r2, r3
 8017c7a:	602a      	str	r2, [r5, #0]
 8017c7c:	e7ee      	b.n	8017c5c <__swhatbuf_r+0x1e>
 8017c7e:	2340      	movs	r3, #64	; 0x40
 8017c80:	2000      	movs	r0, #0
 8017c82:	6023      	str	r3, [r4, #0]
 8017c84:	b016      	add	sp, #88	; 0x58
 8017c86:	bd70      	pop	{r4, r5, r6, pc}

08017c88 <__smakebuf_r>:
 8017c88:	898b      	ldrh	r3, [r1, #12]
 8017c8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017c8c:	079d      	lsls	r5, r3, #30
 8017c8e:	4606      	mov	r6, r0
 8017c90:	460c      	mov	r4, r1
 8017c92:	d507      	bpl.n	8017ca4 <__smakebuf_r+0x1c>
 8017c94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017c98:	6023      	str	r3, [r4, #0]
 8017c9a:	6123      	str	r3, [r4, #16]
 8017c9c:	2301      	movs	r3, #1
 8017c9e:	6163      	str	r3, [r4, #20]
 8017ca0:	b002      	add	sp, #8
 8017ca2:	bd70      	pop	{r4, r5, r6, pc}
 8017ca4:	ab01      	add	r3, sp, #4
 8017ca6:	466a      	mov	r2, sp
 8017ca8:	f7ff ffc9 	bl	8017c3e <__swhatbuf_r>
 8017cac:	9900      	ldr	r1, [sp, #0]
 8017cae:	4605      	mov	r5, r0
 8017cb0:	4630      	mov	r0, r6
 8017cb2:	f7fb fe85 	bl	80139c0 <_malloc_r>
 8017cb6:	b948      	cbnz	r0, 8017ccc <__smakebuf_r+0x44>
 8017cb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017cbc:	059a      	lsls	r2, r3, #22
 8017cbe:	d4ef      	bmi.n	8017ca0 <__smakebuf_r+0x18>
 8017cc0:	f023 0303 	bic.w	r3, r3, #3
 8017cc4:	f043 0302 	orr.w	r3, r3, #2
 8017cc8:	81a3      	strh	r3, [r4, #12]
 8017cca:	e7e3      	b.n	8017c94 <__smakebuf_r+0xc>
 8017ccc:	4b0d      	ldr	r3, [pc, #52]	; (8017d04 <__smakebuf_r+0x7c>)
 8017cce:	62b3      	str	r3, [r6, #40]	; 0x28
 8017cd0:	89a3      	ldrh	r3, [r4, #12]
 8017cd2:	6020      	str	r0, [r4, #0]
 8017cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cd8:	81a3      	strh	r3, [r4, #12]
 8017cda:	9b00      	ldr	r3, [sp, #0]
 8017cdc:	6163      	str	r3, [r4, #20]
 8017cde:	9b01      	ldr	r3, [sp, #4]
 8017ce0:	6120      	str	r0, [r4, #16]
 8017ce2:	b15b      	cbz	r3, 8017cfc <__smakebuf_r+0x74>
 8017ce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017ce8:	4630      	mov	r0, r6
 8017cea:	f000 f86b 	bl	8017dc4 <_isatty_r>
 8017cee:	b128      	cbz	r0, 8017cfc <__smakebuf_r+0x74>
 8017cf0:	89a3      	ldrh	r3, [r4, #12]
 8017cf2:	f023 0303 	bic.w	r3, r3, #3
 8017cf6:	f043 0301 	orr.w	r3, r3, #1
 8017cfa:	81a3      	strh	r3, [r4, #12]
 8017cfc:	89a0      	ldrh	r0, [r4, #12]
 8017cfe:	4305      	orrs	r5, r0
 8017d00:	81a5      	strh	r5, [r4, #12]
 8017d02:	e7cd      	b.n	8017ca0 <__smakebuf_r+0x18>
 8017d04:	08013609 	.word	0x08013609

08017d08 <_malloc_usable_size_r>:
 8017d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017d0c:	1f18      	subs	r0, r3, #4
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	bfbc      	itt	lt
 8017d12:	580b      	ldrlt	r3, [r1, r0]
 8017d14:	18c0      	addlt	r0, r0, r3
 8017d16:	4770      	bx	lr

08017d18 <_raise_r>:
 8017d18:	291f      	cmp	r1, #31
 8017d1a:	b538      	push	{r3, r4, r5, lr}
 8017d1c:	4604      	mov	r4, r0
 8017d1e:	460d      	mov	r5, r1
 8017d20:	d904      	bls.n	8017d2c <_raise_r+0x14>
 8017d22:	2316      	movs	r3, #22
 8017d24:	6003      	str	r3, [r0, #0]
 8017d26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017d2a:	bd38      	pop	{r3, r4, r5, pc}
 8017d2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8017d2e:	b112      	cbz	r2, 8017d36 <_raise_r+0x1e>
 8017d30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017d34:	b94b      	cbnz	r3, 8017d4a <_raise_r+0x32>
 8017d36:	4620      	mov	r0, r4
 8017d38:	f000 f830 	bl	8017d9c <_getpid_r>
 8017d3c:	462a      	mov	r2, r5
 8017d3e:	4601      	mov	r1, r0
 8017d40:	4620      	mov	r0, r4
 8017d42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d46:	f000 b817 	b.w	8017d78 <_kill_r>
 8017d4a:	2b01      	cmp	r3, #1
 8017d4c:	d00a      	beq.n	8017d64 <_raise_r+0x4c>
 8017d4e:	1c59      	adds	r1, r3, #1
 8017d50:	d103      	bne.n	8017d5a <_raise_r+0x42>
 8017d52:	2316      	movs	r3, #22
 8017d54:	6003      	str	r3, [r0, #0]
 8017d56:	2001      	movs	r0, #1
 8017d58:	e7e7      	b.n	8017d2a <_raise_r+0x12>
 8017d5a:	2400      	movs	r4, #0
 8017d5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017d60:	4628      	mov	r0, r5
 8017d62:	4798      	blx	r3
 8017d64:	2000      	movs	r0, #0
 8017d66:	e7e0      	b.n	8017d2a <_raise_r+0x12>

08017d68 <raise>:
 8017d68:	4b02      	ldr	r3, [pc, #8]	; (8017d74 <raise+0xc>)
 8017d6a:	4601      	mov	r1, r0
 8017d6c:	6818      	ldr	r0, [r3, #0]
 8017d6e:	f7ff bfd3 	b.w	8017d18 <_raise_r>
 8017d72:	bf00      	nop
 8017d74:	2000020c 	.word	0x2000020c

08017d78 <_kill_r>:
 8017d78:	b538      	push	{r3, r4, r5, lr}
 8017d7a:	4d07      	ldr	r5, [pc, #28]	; (8017d98 <_kill_r+0x20>)
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	4604      	mov	r4, r0
 8017d80:	4608      	mov	r0, r1
 8017d82:	4611      	mov	r1, r2
 8017d84:	602b      	str	r3, [r5, #0]
 8017d86:	f7ef fa75 	bl	8007274 <_kill>
 8017d8a:	1c43      	adds	r3, r0, #1
 8017d8c:	d102      	bne.n	8017d94 <_kill_r+0x1c>
 8017d8e:	682b      	ldr	r3, [r5, #0]
 8017d90:	b103      	cbz	r3, 8017d94 <_kill_r+0x1c>
 8017d92:	6023      	str	r3, [r4, #0]
 8017d94:	bd38      	pop	{r3, r4, r5, pc}
 8017d96:	bf00      	nop
 8017d98:	2000839c 	.word	0x2000839c

08017d9c <_getpid_r>:
 8017d9c:	f7ef ba62 	b.w	8007264 <_getpid>

08017da0 <_fstat_r>:
 8017da0:	b538      	push	{r3, r4, r5, lr}
 8017da2:	4d07      	ldr	r5, [pc, #28]	; (8017dc0 <_fstat_r+0x20>)
 8017da4:	2300      	movs	r3, #0
 8017da6:	4604      	mov	r4, r0
 8017da8:	4608      	mov	r0, r1
 8017daa:	4611      	mov	r1, r2
 8017dac:	602b      	str	r3, [r5, #0]
 8017dae:	f7ef fac0 	bl	8007332 <_fstat>
 8017db2:	1c43      	adds	r3, r0, #1
 8017db4:	d102      	bne.n	8017dbc <_fstat_r+0x1c>
 8017db6:	682b      	ldr	r3, [r5, #0]
 8017db8:	b103      	cbz	r3, 8017dbc <_fstat_r+0x1c>
 8017dba:	6023      	str	r3, [r4, #0]
 8017dbc:	bd38      	pop	{r3, r4, r5, pc}
 8017dbe:	bf00      	nop
 8017dc0:	2000839c 	.word	0x2000839c

08017dc4 <_isatty_r>:
 8017dc4:	b538      	push	{r3, r4, r5, lr}
 8017dc6:	4d06      	ldr	r5, [pc, #24]	; (8017de0 <_isatty_r+0x1c>)
 8017dc8:	2300      	movs	r3, #0
 8017dca:	4604      	mov	r4, r0
 8017dcc:	4608      	mov	r0, r1
 8017dce:	602b      	str	r3, [r5, #0]
 8017dd0:	f7ef fabf 	bl	8007352 <_isatty>
 8017dd4:	1c43      	adds	r3, r0, #1
 8017dd6:	d102      	bne.n	8017dde <_isatty_r+0x1a>
 8017dd8:	682b      	ldr	r3, [r5, #0]
 8017dda:	b103      	cbz	r3, 8017dde <_isatty_r+0x1a>
 8017ddc:	6023      	str	r3, [r4, #0]
 8017dde:	bd38      	pop	{r3, r4, r5, pc}
 8017de0:	2000839c 	.word	0x2000839c

08017de4 <_init>:
 8017de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017de6:	bf00      	nop
 8017de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017dea:	bc08      	pop	{r3}
 8017dec:	469e      	mov	lr, r3
 8017dee:	4770      	bx	lr

08017df0 <_fini>:
 8017df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017df2:	bf00      	nop
 8017df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017df6:	bc08      	pop	{r3}
 8017df8:	469e      	mov	lr, r3
 8017dfa:	4770      	bx	lr
