Analysis & Synthesis report for MultiCycle
Tue Nov 13 23:18:14 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 13 23:18:14 2018               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MultiCycle                                      ;
; Top-level Entity Name              ; MultiCycle                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; MultiCycle         ; MultiCycle         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 13 23:18:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit-behavior
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: mux3-case_arch2
    Info (12023): Found entity 1: mux3
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-behavior
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-compor
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-case_arch1
    Info (12023): Found entity 1: mux2
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-case_arch
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behavior
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-behavior
    Info (12023): Found entity 1: IR
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-behavior
    Info (12023): Found entity 1: SignExtend
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd
    Info (12022): Found design unit 1: ShiftLeft2_1-behavior
    Info (12023): Found entity 1: ShiftLeft2_1
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behavior
    Info (12023): Found entity 1: PC
Error (10500): VHDL syntax error at MultiCycle.vhd(242) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 242
Error (10500): VHDL syntax error at MultiCycle.vhd(248) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 248
Error (10500): VHDL syntax error at MultiCycle.vhd(251) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 251
Error (10500): VHDL syntax error at MultiCycle.vhd(258) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 258
Error (10500): VHDL syntax error at MultiCycle.vhd(261) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 261
Error (10500): VHDL syntax error at MultiCycle.vhd(266) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 266
Error (10500): VHDL syntax error at MultiCycle.vhd(269) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 269
Error (10500): VHDL syntax error at MultiCycle.vhd(277) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 277
Error (10500): VHDL syntax error at MultiCycle.vhd(280) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 280
Error (10500): VHDL syntax error at MultiCycle.vhd(285) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 285
Error (10500): VHDL syntax error at MultiCycle.vhd(288) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 288
Error (10500): VHDL syntax error at MultiCycle.vhd(293) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 293
Error (10500): VHDL syntax error at MultiCycle.vhd(296) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 296
Error (10500): VHDL syntax error at MultiCycle.vhd(306) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 306
Error (10500): VHDL syntax error at MultiCycle.vhd(309) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 309
Error (10500): VHDL syntax error at MultiCycle.vhd(315) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 315
Error (10500): VHDL syntax error at MultiCycle.vhd(318) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 318
Error (10500): VHDL syntax error at MultiCycle.vhd(323) near text ";";  expecting ":=", or "<=" File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 323
Error (10500): VHDL syntax error at MultiCycle.vhd(326) near text "port";  expecting "(", or "'", or "." File: D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd Line: 326
Info (12021): Found 0 design units, including 0 entities, in source file multicycle.vhd
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: ALUControl-behavior
    Info (12023): Found entity 1: ALUControl
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clock-behavior
    Info (12023): Found entity 1: clock
Info (12021): Found 2 design units, including 1 entities, in source file newstate.vhd
    Info (12022): Found design unit 1: NewState-behavioral
    Info (12023): Found entity 1: NewState
Info (12021): Found 2 design units, including 1 entities, in source file reg32bit.vhd
    Info (12022): Found design unit 1: reg32bit-behavior
    Info (12023): Found entity 1: reg32bit
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd
    Info (12022): Found design unit 1: ShiftLeft2_2-behavior
    Info (12023): Found entity 1: ShiftLeft2_2
Info (12021): Found 2 design units, including 1 entities, in source file mux3jump.vhd
    Info (12022): Found design unit 1: mux3jump-case_arch2
    Info (12023): Found entity 1: mux3jump
Info (12021): Found 2 design units, including 1 entities, in source file testcu.vhd
    Info (12022): Found design unit 1: TestCU-behavior
    Info (12023): Found entity 1: TestCU
Info (12021): Found 2 design units, including 1 entities, in source file memoryv2.vhd
    Info (12022): Found design unit 1: memoryV2-behavior
    Info (12023): Found entity 1: memoryV2
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings
    Error: Peak virtual memory: 4647 megabytes
    Error: Processing ended: Tue Nov 13 23:18:14 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


