% http://blog.sina.com.cn/s/blog_5e6e71620101txx3.html

@booklet{cpu-overview,
  title={CPU技术与产业白皮书[M]},
  author={中国软件评测中心 and 集成电路测评工程技术中心}, 
  month={9},
  year={2021}
}

@article{riscv-overview,
  title={RISC-V 指令集架构研究综述[J]},
  author={刘畅 and 武延军 and 吴敬征 and 赵琛},
  journal={软件学报},
  volume={32},
  number={12},
  pages={3992--4024},
  year={2021}
}

@article{bpu-overview,
  title={A survey of techniques for dynamic branch prediction[J]},
  author={Sparsh Mittal},
  journal={Concurrency and Computation: Practice and Experience},
  volume={31},
  number={1},
  pages={e4666},
  year={2019}
}

@article{ysyx,
  title={包云岗  把芯片设计的门槛降下来[J]},
  author={张盖伦},
  journal={科学大观园},
  year={2020}
}

@article{scalable-frontend,
  title={A Scalable Front-End Architecture for Fast Instruction Delivery[J]},
  author={Glenn Reinman and Todd Austin and Brad Calder},
  journal={ACM SIGARCH Computer Architecture News.},
  volume={27},
  number={2},
  pages={234--245},
  year={1999}
}

@article{branch-not-resolved,
  title={Branch Prediction Is Not A Solved Problem: Measurements, Opportunities, and Future Directions[J]},
  author={Chit-Kwan Lin and Stephen J Tarsa},
  journal={arXiv preprint arXiv:1906.08170},
  year={2019}
}

@article{branch-neural,
  title={Neural methods for dynamic branch prediction[J]},
  author={Daniel A Jimenez and Calvin Lin},
  journal={ACM Transactions on Computer Systems (TOCS)},
  volume={20},
  number={4},
  pages={369--397},
  year={2002}
}

@conference{fast-neural-branch,
  title={Fast path-based neural branch prediction[C]},
  author={Daniel A Jimenez},
  booktitle={Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.},
  publisher={IEEE},
  pages={243--252},
  year={2003}
}

@conference{ras-recovey,
  title={Improving prediction for procedure returns with return-address-stack repair mechanisms[C]},
  author={K. Skadron and P.S. Ahuja and M. Martonosi and D.W. Clark},
  booktitle={Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.},
  publisher={IEEE},
  pages={259--271},
  year={1998}
}

@article{ras-revisited,
  title={Speculative return address stack management revisited[J]},
  author={Hans Vandierendonck and Andre Seznec},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={5},
  number={3},
  pages={1--20},
  year={2008}
}

@article{boom-spec,
  title={The Berkeley Out-of-Order Machine (BOOM) Design Speciﬁcation[J]},
  author={Christopher Celio and David Patterson and Krste Asanovi´c},
  journal={University of California, Berkeley},
  year={2016}
}

@article{rocket,
  title={The Rocket Chip Generator},
  author={Krste Asanovi and Rimas Avizienis and Jonathan Bachrach and Scott Beamer[J]},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17},
  pages={4},
  year={2016}
}

@conference{chisel,
  title={Chisel: Constructing hardware in a Scala embedded language[C]},
  author={Jonathan Bachrach and Huy Vo and Brian Richards and Yunsup Lee},
  booktitle={DAC Design automation conference 2012. IEEE.},
  pages={1212--1221},
  year={2012}
}

@conference{branch-98,
  title={A study of branch prediction strategies[C]},
  author={JAMES E. SMITH},
  booktitle={25 years of the international symposia on Computer architecture (selected papers).},
  pages={202--215},
  year={1998}
}

@article{loongson,
  title={龙芯 GS464E 处理器核架构设计[J]},
  author={吴瑞阳 and 汪文祥 and 王焕东 and 胡伟武},
  journal={中国科学 : 信息科学},
  volume={45},
  number={4},
  pages={480--500},
  year={2015}
}

@article{ibm-zec12,
  title={IBM zEC12: The Third-Generation High-Frequency Mainframe Microprocessor[J]},
  author={C. Kevin Shum and Fadi Busaba and Christian Jacobi},
  journal={IEEE Micro},
  volume={33},
  number={2},
  pages={38--47},
  year={2013}
}

@conference{ibm-z15,
  title={The IBM z15 High Frequency Mainframe Branch Predictor[C]},
  author={Narasimha Adiga and James Bonanno and Adam Collura and Matthias Heizmann},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={27--39},
  year={2020}
}

@conference{sonic-boom,
  title={Sonicboom: The 3rd generation berkeley out-of-order machine[C]},
  author={Jerry Zhao and Ben Korpan and Abraham Gonzalez and Krste Asanovic},
  booktitle={Fourth Workshop on Computer Architecture Research with RISC-V.},
  pages={5},
  year={2020}
}

@article{btb,
  title={Branch Target Buffer Design and Optimization[J]},
  author={Chris H. Perleberg and Alan Jay Smith},
  journal={IEEE Transactions on Computers},
  volume={42},
  number={4},
  pages={396--412},
  year={1993}
}

@conference{btb-prefetch,
  title={Divide and Conquer Frontend Bottleneck[C]},
  author={Ali Ansari and Pejman Lotﬁ-Kamran and Hamid Sarbazi-Azad},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={65--78},
  year={2020}
}

@conference{acb,
  title={Auto-Predication of Critical Branches[C]},
  author={Adarsh Chauhan and Jayesh Gaur and Zeev Sperber and Franck Sala},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={92--104},
  year={2020}
}

@conference{perceptron-indirect,
  title={Bit-level Perceptron Prediction for Indirect Branches[C]},
  author={Elba Garza and Samira Mirbagher-Ajorpaz and Daniel A. Jiménez},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={27--38},
  year={2019}
}

@conference{virtex7,
  title={Design and Implementation of a 32-bit ISA RISC-V Processor Core using Virtex-7 and Virtex-UltraScale[C]},
  author={Aslesa Singh and Neil Franklin and Nidhi Gaur and Paursuh Bhulania},
  booktitle={2020 IEEE 5th International Conference on Computing Communication and Automation (ICCCA).},
  publisher={IEEE},
  pages={126--130},
  year={2020}
}

@conference{risc-v2,
  title={RISC-V2: A Scalable RISC-V Vector Processor[C]},
  author={Kariofyllis Patsidis and Chrysostomos Nicopoulos and Georgios Ch. Sirakoulis and Giorgos Dimitrakopoulos},
  booktitle={2020 IEEE International Symposium on Circuits and Systems (ISCAS).},
  publisher={IEEE},
  pages={1--5},
  year={2020}
}

@conference{yolo,
  title={A RISC-V based hardware accelerator designed for Yolo object detection system[C]},
  author={Guohe Zhang and Kepeng Zhao and Bin Wu and Yiqun Sun},
  booktitle={2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE).},
  publisher={IEEE},
  pages={9--11},
  year={2019}
}

@conference{sbst,
  title={Towards SAT-Based SBST Generation for RISC-V Cores[C]},
  author={Tobias Faller and Philipp Scholl and Tobias Paxian and Bernd Becker},
  booktitle={2021 IEEE 22nd Latin American Test Symposium (LATS).},
  publisher={IEEE},
  pages={1--2},
  year={2021}
}

@conference{random,
  title={RISC-V Random Test Generator[C]},
  author={Dai Duong Tran and Thi Giang Truong and Truong Giang Do and The Duc Do},
  booktitle={2021 15th International Conference on Advanced Computing and Applications (ACOMP).},
  publisher={IEEE},
  pages={150--155},
  year={2021}
}

@conference{pluggy,
  title={ATGP\_RISC-V: Automation of Test Generator using Pluggy for RISC-V Architecture[C]},
  author={B Madhavan and A Kamerish and R Manimegalai},
  booktitle={2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT).},
  publisher={IEEE},
  pages={484--491},
  year={2020}
}

@conference{xuantie,
  title={Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension[C]},
  author={Chen Chen and Xiaoyan Xiang and Chang Liu and Yunhai Shang and Ren Guo and Dongqi Liu},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={52--64},
  year={2020}
}

@conference{samsung-exynos,
  title={Evolution of the Samsung Exynos CPU Microarchitecture[C]},
  author={Brian Grayson and Jeff Rupley and Gerald Zuraski Jr. and Eric Quinnell and Daniel A. Jim´enez and Tarun Nakra},
  booktitle={2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).},
  publisher={IEEE},
  pages={40--51},
  year={2020}
}

@conference{perceptrons,
  title={Dynamic Branch Prediction with Perceptrons[C]},
  author={Daniel A. Jimenez and Calvin Lin},
  booktitle={Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.},
  publisher={IEEE},
  pages={197--206},
  year={2001}
}

@conference{neural-branch,
  title={Fast Path-Based Neural Branch Prediction[C]},
  author={Daniel A. Jimenez},
  booktitle={Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture.},
  publisher={IEEE},
  pages={243--252},
  year={2003}
}

@conference{optimized-neural,
  title={An Optimized Scaled Neural Branch Predictor[C]},
  author={Daniel A. Jimenez},
  booktitle={2011 IEEE 29th International Conference on Computer Design (ICCD).},
  publisher={IEEE},
  pages={113--118},
  year={2011}
}

@article{strided-perceptron,
  title={Strided sampling hashed perceptron predictor[J]},
  author={Daniel A. Jimenez},
  journal={Proceedings of JWAC-4: Championship Branch Prediction},
  year={2014}
}

@article{merging-perceptron,
  title={Merging path and gshare indexing in perceptron branch prediction[J]},
  author={David Tarjan and Kevin Skadron},
  journal={ACM transactions on architecture and code optimization (TACO)},
  volume={2},
  number={3},
  pages={280--300},
  year={2005}
}

@article{revisited-perceptron,
  title={Revisiting the perceptron predictor[J]},
  author={Andre Seznec},
  journal={PI-1620, IRISA},
  year={2004},
  mouth={May}
}

@article{vpc,
  title={Virtual program counter (VPC) prediction: Very low cost indirect branch prediction using conditional branch prediction hardware[J]},
  author={Hyesoon Kim and Jose A. Joao and Onur Mutlu and Chang Joo Lee},
  journal={IEEE Transactions on Computers},
  volume={58},
  number={9},
  pages={1153--1170},
  year={2008}
}

@conference{bi-mode,
  title={The bi-mode branch predictor[C]},
  author={Chih-Chieh Lee and I-Cheng K. Chen and Trevor N. Mudge},
  booktitle={Proceedings of 30th Annual International Symposium on Microarchitecture.},
  publisher={IEEE},
  pages={4--13},
  year={1997}
}

@conference{tage-sc-l,
  title={TAGE-SC-L Branch Predictors[C]},
  author={Andre´ Seznec},
  booktitle={JILP-Championship Branch Prediction.},
  year={2014}
}

@conference{isl-tage,
  title={A 64 Kbytes ISL-TAGE branch predictor[C]},
  author={Andre´ Seznec},
  booktitle={JWAC-2: Championship Branch Prediction.},
  year={2011}
}

@conference{new-case-tage,
  title={A New Case for the TAGE Branch Predictor[C]},
  author={Andre´ Seznec},
  booktitle={Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture.},
  pages={117--127},
  year={2011}
}

@article{tage,
  title={A case for (partially) TAgged GEometric history length branch prediction[J]},
  author={Andre´ Seznec and Michaud Pierre},
  journal={The Journal of Instruction-Level Parallelism},
  volume={8},
  pages={23},
  year={2006}
}

@conference{ittage,
  title={A 64-Kbytes ITTAGE indirect branch predictor[C]},
  author={Andre´ Seznec},
  booktitle={JWAC-2: Championship Branch Prediction.},
  year={2011}
}

@conference{cobra,
  title={COBRA: A Framework for Evaluating Compositions of Hardware Branch Predictors[C]},
  author={Jerry Zhao and Abraham Gonzalez and Alon Amid and Sagar Karandikar and Krste Asanovic´},
  booktitle={IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).},
  pages={310--320},
  year={2021}
}

@article{scala,
  title={An Overview of the Scala Programming Language[J]},
  author={Odersky Martin and Altherr Philippe and Cremet Vincent and Emir Burak},
  year={2004}
}

@article{verilator,
  title={Verilator: Speedy reference models, direct from RTL[J]},
  author={Wilson Snyder},
  journal={Presentation to University of Massachusetts Amherst},
  year={2017}
}

@article{spec-2006,
  title={SPEC CPU2006 benchmark descriptions[J]},
  author={John L Henning},
  journal={ACM SIGARCH Computer Architecture News},
  volume={34},
  number={4},
  pages={1--17},
  year={2006}
}

@article{dhrystone,
  title={Dhrystone: a synthetic systems programming benchmark[J]},
  author={Reinhold P Weicker},
  journal={Communications of the ACM},
  volume={27},
  number={10},
  pages={1013--1030},
  year={1984}
}

@book{superscala,
  author={姚永斌},
  title={超标量处理器设计[M]},
  publisher={清华大学出版社},
  year={2014}
}

@misc{xiangshan,
  author={OpenXiangShan},
  title={XiangShan[Z]},
  howpublished={Website},
  year={2022},
  note={\url{https://github.com/OpenXiangShan/XiangShan}}
}

@misc{nemu,
  author={OpenXiangShan},
  title={NEMU[Z]},
  howpublished={Website},
  year={2022},
  note={\url{https://github.com/OpenXiangShan/NEMU}}
}

@misc{boom-frontend,
  author={Abraham Gonzalez},
  title={RISCV-BOOM[Z]},
  howpublished={Website},
  year={2019},
  note={\url{https://github.com/riscv-boom/riscv-boom/blob/master/docs/figures/front-end.svg}}
}

@misc{vcs,
  author={Synopsys},
  title={VCS Functional Verification Solution[Z]},
  howpublished={Website},
  year={2022},
  note={\url{https://www.synopsys.com/verification/simulation/vcs.html}}
}

@conference{my-paper,
  title={A Design of Fetch Target Buffer Implemented on XiangShan Processor[C]},
  author={Jiangrui Zou and Ye Cai and Dan Tang and Zusong Li},
  booktitle={2022 International Conference on Computer Architecture and Software Engineering.},
  year={2022}
}