#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 23 15:26:36 2018
# Process ID: 10255
# Current directory: /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/taylor/ECE_3700/3700-supreme-fiesta'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/taylor/ECE_3700/3700-supreme-fiesta' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -419 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.906 ; gain = 207.723 ; free physical = 8566 ; free virtual = 26702
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_legacy' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:333' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_8_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:524]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:528]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:532]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:535]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:538]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:541]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:544]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:548]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:551]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:554]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:557]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:560]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:563]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:566]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:569]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:572]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:575]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:578]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:591]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:596]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:601]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:605]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:610]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:615]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:632]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:638]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:658]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:663]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:668]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:674]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:677]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:681]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:686]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:696]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:701]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:707]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:710]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:713]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:718]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1850]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1856]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1859]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1865]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1868]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1871]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1877]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1880]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1883]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1886]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1895]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1898]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1904]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1907]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1919]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1928]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1931]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1939]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1944]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1947]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1952]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1961]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1965]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2008]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2386]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2390]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:377]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:378]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:381]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:383]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (1#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (2#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (3#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (4#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_legacy' (5#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv' (6#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8' (7#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (8#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'design_1_c_counter_binary_0_0' requires 3 connections, but only 2 given [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:119' bound to instance 'U0' of component 'c_shift_ram_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2495' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_1_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1966]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' (8#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy' (9#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv' (10#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8' (11#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (12#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:68]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:119' bound to instance 'U0' of component 'c_shift_ram_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8__parameterized1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2495' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' (12#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' (12#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8__parameterized1' (12#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_0' (13#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_1/synth/design_1_c_shift_ram_1_1.vhd:68]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:119' bound to instance 'U0' of component 'c_shift_ram_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_1/synth/design_1_c_shift_ram_1_1.vhd:120]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8__parameterized3' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8_viv' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2495' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_8_viv' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' (13#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' (13#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8__parameterized3' (13#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_1' (14#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_1/synth/design_1_c_shift_ram_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_8' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:119' bound to instance 'U0' of component 'c_shift_ram_v12_0_8' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_1' (15#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (16#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (17#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (18#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (19#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (20#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_deltasigma_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_deltasigma_0_0/synth/design_1_deltasigma_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'deltasigma' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/deltasigma_v1_0/src/deltasigma.v:23]
INFO: [Synth 8-256] done synthesizing module 'deltasigma' (21#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/deltasigma_v1_0/src/deltasigma.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_deltasigma_0_0' (22#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_deltasigma_0_0/synth/design_1_deltasigma_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (23#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (24#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_wavetable_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_wavetable_0_0/synth/design_1_wavetable_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'wavetable' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable.v:23]
INFO: [Synth 8-638] synthesizing module 'wavetable_mem' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable_mem.v:23]
INFO: [Synth 8-3876] $readmem data file 'sin_table.dat' is read successfully [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable_mem.v:41]
INFO: [Synth 8-256] done synthesizing module 'wavetable_mem' (25#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable_mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'wavetable' (26#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_wavetable_0_0' (27#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_wavetable_0_0/synth/design_1_wavetable_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (28#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (29#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (30#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (31#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (31#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_1_0' (32#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (32#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (33#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (34#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (35#1) [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.281 ; gain = 273.098 ; free physical = 8509 ; free virtual = 26649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.281 ; gain = 273.098 ; free physical = 8509 ; free virtual = 26650
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_wavetable_0_0/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc] for cell 'design_1_i/wavetable_0/inst'
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_wavetable_0_0/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc] for cell 'design_1_i/wavetable_0/inst'
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_deltasigma_0_0/src/Basys3_Master-1.xdc] for cell 'design_1_i/deltasigma_0/inst'
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ip/design_1_deltasigma_0_0/src/Basys3_Master-1.xdc] for cell 'design_1_i/deltasigma_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc]
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/constrs_1/imports/ECE_3700/Basys3_Master-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.883 ; gain = 0.000 ; free physical = 8325 ; free virtual = 26500
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10300 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8284 ; free virtual = 26461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8284 ; free virtual = 26461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for design_1_i/wavetable_0/inst. (constraint file  /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc, line 63).
Applied set_property DONT_TOUCH = true for design_1_i/deltasigma_0/inst. (constraint file  /home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/deltasigma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/wavetable_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8284 ; free virtual = 26461
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/deltasigma_v1_0/src/deltasigma.v:40]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/taylor/ECE_3700/3700-supreme-fiesta/2_6_synth_design/2_6_synth_design.srcs/sources_1/bd/design_1/ipshared/user.org/wavetable_v1_0/sources_1/new/wavetable.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8277 ; free virtual = 26454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8277 ; free virtual = 26454
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:37 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8204 ; free virtual = 26384
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:36 ; elapsed = 00:04:37 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8204 ; free virtual = 26384

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:04:37 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8187 ; free virtual = 26369
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:37 ; elapsed = 00:04:37 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8187 ; free virtual = 26369

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:43 ; elapsed = 00:04:44 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8100 ; free virtual = 26289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:04:44 . Memory (MB): peak = 1424.883 ; gain = 584.699 ; free physical = 8090 ; free virtual = 26279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_11  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_12  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_16  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_17  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_18  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_19  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_20  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_21  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_22  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_23  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_24  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_25  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_26  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_27  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_28  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_29  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_30  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ROM1/dout_reg_0_31  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:44 ; elapsed = 00:04:44 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:44 ; elapsed = 00:04:44 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:44 ; elapsed = 00:04:44 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |CARRY4      |    18|
|3     |LUT1        |    30|
|4     |LUT2        |    25|
|5     |LUT3        |    27|
|6     |LUT4        |    41|
|7     |LUT5        |     2|
|8     |LUT6        |     1|
|9     |MMCME2_ADV  |     1|
|10    |MUXCY       |     3|
|11    |RAMB36E1    |     1|
|12    |RAMB36E1_1  |     1|
|13    |RAMB36E1_10 |     1|
|14    |RAMB36E1_11 |     1|
|15    |RAMB36E1_12 |     1|
|16    |RAMB36E1_13 |     1|
|17    |RAMB36E1_14 |     1|
|18    |RAMB36E1_15 |     1|
|19    |RAMB36E1_16 |     1|
|20    |RAMB36E1_17 |     1|
|21    |RAMB36E1_18 |     1|
|22    |RAMB36E1_19 |     1|
|23    |RAMB36E1_2  |     1|
|24    |RAMB36E1_20 |     1|
|25    |RAMB36E1_21 |     1|
|26    |RAMB36E1_22 |     1|
|27    |RAMB36E1_23 |     1|
|28    |RAMB36E1_24 |     1|
|29    |RAMB36E1_25 |     1|
|30    |RAMB36E1_26 |     1|
|31    |RAMB36E1_27 |     1|
|32    |RAMB36E1_28 |     1|
|33    |RAMB36E1_29 |     1|
|34    |RAMB36E1_3  |     1|
|35    |RAMB36E1_30 |     1|
|36    |RAMB36E1_31 |     1|
|37    |RAMB36E1_4  |     1|
|38    |RAMB36E1_5  |     1|
|39    |RAMB36E1_6  |     1|
|40    |RAMB36E1_7  |     1|
|41    |RAMB36E1_8  |     1|
|42    |RAMB36E1_9  |     1|
|43    |SRL16E      |    30|
|44    |XORCY       |     4|
|45    |FDRE        |   164|
|46    |IBUF        |    18|
|47    |OBUF        |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:04:39 . Memory (MB): peak = 1432.898 ; gain = 149.391 ; free physical = 8081 ; free virtual = 26270
Synthesis Optimization Complete : Time (s): cpu = 00:04:45 ; elapsed = 00:04:45 . Memory (MB): peak = 1432.898 ; gain = 592.715 ; free physical = 8081 ; free virtual = 26270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 1464.914 ; gain = 548.398 ; free physical = 8078 ; free virtual = 26269
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1496.930 ; gain = 0.000 ; free physical = 8077 ; free virtual = 26268
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 15:31:27 2018...
