{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590740523729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590740523735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 01:22:03 2020 " "Processing started: Fri May 29 01:22:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590740523735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590740523735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_5_Clock -c ECE_272_Lab_5_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_5_Clock -c ECE_272_Lab_5_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590740523735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590740524063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590740524063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/desktop/junior/ece 272/ece lab 5/ece_272_lab_5_clock.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/jacob/desktop/junior/ece 272/ece lab 5/ece_272_lab_5_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync " "Found entity 3: sync" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "4 sevenseg " "Found entity 4: sevenseg" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "5 parser " "Found entity 5: parser" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "6 clockdivider " "Found entity 6: clockdivider" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""} { "Info" "ISGN_ENTITY_NAME" "7 clock " "Found entity 7: clock" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590740530290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590740530290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590740530319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:clkdiv " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:clkdiv\"" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "clkdiv" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740530336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ECE_272_Lab_5_Clock.sv(110) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(110): truncated value with size 32 to match size of target (28)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530337 "|clock|clockdivider:clkdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:seccounter " "Elaborating entity \"counter\" for hierarchy \"counter:seccounter\"" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "seccounter" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740530347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ECE_272_Lab_5_Clock.sv(19) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530347 "|clock|counter:seccounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:sectomin " "Elaborating entity \"comparator\" for hierarchy \"comparator:sectomin\"" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "sectomin" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740530356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:secparse " "Elaborating entity \"parser\" for hierarchy \"parser:secparse\"" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "secparse" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740530365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(60) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(65) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(70) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(75) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(80) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ECE_272_Lab_5_Clock.sv(85) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 ECE_272_Lab_5_Clock.sv(90) " "Verilog HDL assignment warning at ECE_272_Lab_5_Clock.sv(90): truncated value with size 6 to match size of target (4)" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590740530366 "|clock|parser:secparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg0\"" {  } { { "../../Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" "sevenseg0" { Text "C:/Users/Jacob/Desktop/Junior/ECE 272/ECE Lab 5/ECE_272_Lab_5_Clock.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740530377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590740531469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590740531946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590740531946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590740532004 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590740532004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590740532004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590740532004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590740532036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 01:22:12 2020 " "Processing ended: Fri May 29 01:22:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590740532036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590740532036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590740532036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590740532036 ""}
