\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/core\+\_\+cm0.h File Reference}
\label{core__cm0_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Include/core\_cm0.h@{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Include/core\_cm0.h}}


CMSIS Cortex-\/\+M0 Core Peripheral Access Layer Header File.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include \char`\"{}cmsis\+\_\+version.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}cmsis\+\_\+compiler.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \textbf{ APSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Application Program Status Register (APSR). \end{DoxyCompactList}\item 
union \textbf{ IPSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Interrupt Program Status Register (IPSR). \end{DoxyCompactList}\item 
union \textbf{ x\+PSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR). \end{DoxyCompactList}\item 
union \textbf{ CONTROL\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Control Registers (CONTROL). \end{DoxyCompactList}\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\item 
struct \textbf{ SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control Block (SCB). \end{DoxyCompactList}\item 
struct \textbf{ Sys\+Tick\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Timer (Sys\+Tick). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM0\+\_\+\+H\+\_\+\+GENERIC}
\end{DoxyCompactItemize}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB}~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB})
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORTEX\+\_\+M}~(0U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+USED}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM0\+\_\+\+H\+\_\+\+DEPENDANT}
\item 
\#define \textbf{ \+\_\+\+\_\+I}~volatile const
\item 
\#define \textbf{ \+\_\+\+\_\+O}~volatile
\item 
\#define \textbf{ \+\_\+\+\_\+\+IO}~volatile
\item 
\#define \textbf{ \+\_\+\+\_\+\+IM}~volatile const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+OM}~volatile            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+IOM}~volatile            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos}~24U
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}~31U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}~30U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ \+\_\+\+VAL2\+FLD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+FLD2\+VAL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Priority\+Grouping}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority\+Grouping}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Priority\+Grouping}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority\+Grouping}
\item 
\#define \textbf{ NVIC\+\_\+\+Enable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Enable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Enable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Enable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Disable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Disable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Clear\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Priority}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Priority}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority}
\item 
\#define \textbf{ NVIC\+\_\+\+System\+Reset}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+System\+Reset}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Vector}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Vector}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Vector}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Vector}
\item 
\#define \textbf{ NVIC\+\_\+\+USER\+\_\+\+IRQ\+\_\+\+OFFSET}~16
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+HANDLER}~(0x\+FFFFFFF1\+UL)     /$\ast$ return to Handler mode, uses MSP after return                               $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+THREAD\+\_\+\+MSP}~(0x\+FFFFFFF9\+UL)     /$\ast$ return to Thread mode, uses MSP after return                                $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+THREAD\+\_\+\+PSP}~(0x\+FFFFFFFDUL)     /$\ast$ return to Thread mode, uses PSP after return                                $\ast$/
\item 
\#define \textbf{ \+\_\+\+BIT\+\_\+\+SHIFT}(IRQn)~(  ((((uint32\+\_\+t)(int32\+\_\+t)(IRQn))         )      \&  0x03\+UL) $\ast$ 8UL)
\item 
\#define \textbf{ \+\_\+\+SHP\+\_\+\+IDX}(IRQn)~( (((((uint32\+\_\+t)(int32\+\_\+t)(IRQn)) \& 0x0\+FUL)-\/8UL) $>$$>$    2UL)      )
\item 
\#define \textbf{ \+\_\+\+IP\+\_\+\+IDX}(IRQn)~(   (((uint32\+\_\+t)(int32\+\_\+t)(IRQn))                $>$$>$    2UL)      )
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority\+Grouping}(X)~(void)(X)
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority\+Grouping}()~(0U)
\end{DoxyCompactItemize}

\doxysubsection*{Functions}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Enable Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Enable status. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Disable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Disable Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Set Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Clear Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t priority)
\begin{DoxyCompactList}\small\item\em Set Interrupt Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ NVIC\+\_\+\+Encode\+Priority} (uint32\+\_\+t Priority\+Group, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Encode Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ NVIC\+\_\+\+Decode\+Priority} (uint32\+\_\+t Priority, uint32\+\_\+t Priority\+Group, uint32\+\_\+t $\ast$const p\+Preempt\+Priority, uint32\+\_\+t $\ast$const p\+Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Decode Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Vector} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t vector)
\begin{DoxyCompactList}\small\item\em Set Interrupt Vector. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Vector} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Vector. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+NO\+\_\+\+RETURN} \textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+System\+Reset} (void)
\begin{DoxyCompactList}\small\item\em System Reset. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ SCB\+\_\+\+Get\+FPUType} (void)
\begin{DoxyCompactList}\small\item\em get FPU type \end{DoxyCompactList}\end{DoxyCompactItemize}



\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M0 Core Peripheral Access Layer Header File. 

\begin{DoxyVersion}{Version}
V5.\+0.\+5 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
28. May 2018 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{core__cm0_8h_af233a7b7b2818cc6194e7a9386faccd8}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CM0\_CMSIS\_VERSION@{\_\_CM0\_CMSIS\_VERSION}}
\index{\_\_CM0\_CMSIS\_VERSION@{\_\_CM0\_CMSIS\_VERSION}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CM0\_CMSIS\_VERSION}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    ((\_\_CM0\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}
\DoxyCodeLine{                                    \_\_CM0\_CMSIS\_VERSION\_SUB           )}

\end{DoxyCode}
\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}]CMSIS HAL version number \end{DoxyRefDesc}
\mbox{\label{core__cm0_8h_acd01bf0a654a7f15f606593aa636bc72}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CM0\_CMSIS\_VERSION\_MAIN@{\_\_CM0\_CMSIS\_VERSION\_MAIN}}
\index{\_\_CM0\_CMSIS\_VERSION\_MAIN@{\_\_CM0\_CMSIS\_VERSION\_MAIN}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CM0\_CMSIS\_VERSION\_MAIN}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN})}

\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}][31\+:16] CMSIS HAL main version \end{DoxyRefDesc}
\mbox{\label{core__cm0_8h_ab6a85b0d3b2fbcfb62003006ece175cc}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CM0\_CMSIS\_VERSION\_SUB@{\_\_CM0\_CMSIS\_VERSION\_SUB}}
\index{\_\_CM0\_CMSIS\_VERSION\_SUB@{\_\_CM0\_CMSIS\_VERSION\_SUB}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CM0\_CMSIS\_VERSION\_SUB}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM0\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB})}

\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}][15\+:0] CMSIS HAL sub version \end{DoxyRefDesc}
\mbox{\label{core__cm0_8h_ac1e2acb34ba7f2543bcb2249bead4aee}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CORE\_CM0\_H\_DEPENDANT@{\_\_CORE\_CM0\_H\_DEPENDANT}}
\index{\_\_CORE\_CM0\_H\_DEPENDANT@{\_\_CORE\_CM0\_H\_DEPENDANT}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CORE\_CM0\_H\_DEPENDANT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+CM0\+\_\+\+H\+\_\+\+DEPENDANT}

\mbox{\label{core__cm0_8h_a1c7b83f58ef7b4d6b5f50ec1e294b34e}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CORE\_CM0\_H\_GENERIC@{\_\_CORE\_CM0\_H\_GENERIC}}
\index{\_\_CORE\_CM0\_H\_GENERIC@{\_\_CORE\_CM0\_H\_GENERIC}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CORE\_CM0\_H\_GENERIC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+CM0\+\_\+\+H\+\_\+\+GENERIC}

\mbox{\label{core__cm0_8h_a63ea62503c88acab19fcf3d5743009e3}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_CORTEX\_M@{\_\_CORTEX\_M}}
\index{\_\_CORTEX\_M@{\_\_CORTEX\_M}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_CORTEX\_M}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORTEX\+\_\+M~(0U)}

Cortex-\/M Core \mbox{\label{core__cm0_8h_aa167d0f532a7c2b2e3a6395db2fa0776}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_FPU\_USED@{\_\_FPU\_USED}}
\index{\_\_FPU\_USED@{\_\_FPU\_USED}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_FPU\_USED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+USED~0U}

\+\_\+\+\_\+\+FPU\+\_\+\+USED indicates whether an FPU is used or not. This core does not support an FPU at all \mbox{\label{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_I@{\_\_I}}
\index{\_\_I@{\_\_I}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_I}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+I~volatile const}

Defines \textquotesingle{}read only\textquotesingle{} permissions \mbox{\label{core__cm0_8h_a4cc1649793116d7c2d8afce7a4ffce43}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_IM@{\_\_IM}}
\index{\_\_IM@{\_\_IM}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_IM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IM~volatile const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/}

\mbox{\label{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_IO@{\_\_IO}}
\index{\_\_IO@{\_\_IO}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_IO}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IO~volatile}

Defines \textquotesingle{}read / write\textquotesingle{} permissions \mbox{\label{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_IOM@{\_\_IOM}}
\index{\_\_IOM@{\_\_IOM}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_IOM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IOM~volatile            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/}

\mbox{\label{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_O@{\_\_O}}
\index{\_\_O@{\_\_O}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_O}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+O~volatile}

Defines \textquotesingle{}write only\textquotesingle{} permissions \mbox{\label{core__cm0_8h_a0ea2009ed8fd9ef35b48708280fdb758}} 
\index{core\_cm0.h@{core\_cm0.h}!\_\_OM@{\_\_OM}}
\index{\_\_OM@{\_\_OM}!core\_cm0.h@{core\_cm0.h}}
\doxysubsubsection{\_\_OM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OM~volatile            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/}

