<module name="PCIE_CAP_EXT_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_EXTCAP" acronym="PCIE_EXTCAP" offset="0x1100" width="32" description="">
    <bitfield id="NEXT_CAP" width="12" begin="31" end="20" resetval="0x0" description="Next Capability Pointer" range="" rwaccess="R"/>
    <bitfield id="EXT_CAP_VER" width="4" begin="19" end="16" resetval="0x1" description="Extended Capability Version" range="" rwaccess="R"/>
    <bitfield id="EXT_CAP_ID" width="16" begin="15" end="0" resetval="0x1" description="PCIe Extended Capability ID" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_UNCERR" acronym="PCIE_UNCERR" offset="0x1104" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="UR_ERR_ST" width="1" begin="20" end="20" resetval="0x0" description="Unsupported Request Error Status" range="" rwaccess="RW1C"/>
    <bitfield id="ECRC_ERR_ST" width="1" begin="19" end="19" resetval="0x0" description="ECRC Error Status" range="" rwaccess="RW1C"/>
    <bitfield id="MTLP_ERR_ST" width="1" begin="18" end="18" resetval="0x0" description="Malformed TLP Status" range="" rwaccess="RW1C"/>
    <bitfield id="RCVR_OF_ST" width="1" begin="17" end="17" resetval="0x0" description="Receiver Overflow Status" range="" rwaccess="RW1C"/>
    <bitfield id="UCMP_ST" width="1" begin="16" end="16" resetval="0x0" description="Unexpected Completion Status" range="" rwaccess="RW1C"/>
    <bitfield id="CMPL_ABRT_ST" width="1" begin="15" end="15" resetval="0x0" description="Completer Abort Status" range="" rwaccess="RW1C"/>
    <bitfield id="CMPL_TMOT_ST" width="1" begin="14" end="14" resetval="0x0" description="Completion Timeout Status" range="" rwaccess="RW1C"/>
    <bitfield id="FCP_ERR_ST" width="1" begin="13" end="13" resetval="0x0" description="Flow Control Protocol Error Status" range="" rwaccess="RW1C"/>
    <bitfield id="PSND_TLP_ST" width="1" begin="12" end="12" resetval="0x0" description="Poisoned TLP Status" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SRPS_DN_ST" width="1" begin="5" end="5" resetval="0x0" description="Surprise Down Error Status. Not supported." range="" rwaccess="R"/>
    <bitfield id="DLP_ERR_ST" width="1" begin="4" end="4" resetval="0x0" description="Data Link Protocol Error Status" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_UNCERR_MASK" acronym="PCIE_UNCERR_MASK" offset="0x1108" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="UR_ERR_MSK" width="1" begin="20" end="20" resetval="0x0" description="Unsupported Request Error Mask" range="" rwaccess="RW"/>
    <bitfield id="ECRC_ERR_MSK" width="1" begin="19" end="19" resetval="0x0" description="ECRC Error Mask" range="" rwaccess="RW"/>
    <bitfield id="MTLP_ERR_MSK" width="1" begin="18" end="18" resetval="0x0" description="Malformed TLP Mask" range="" rwaccess="RW"/>
    <bitfield id="RCVR_OF_MSK" width="1" begin="17" end="17" resetval="0x0" description="Receiver Overflow Mask" range="" rwaccess="RW"/>
    <bitfield id="UCMP_MSK" width="1" begin="16" end="16" resetval="0x0" description="Unexpected Completion Mask" range="" rwaccess="RW"/>
    <bitfield id="CMPL_ABRT_MSK" width="1" begin="15" end="15" resetval="0x0" description="Completer Abort Mask" range="" rwaccess="RW"/>
    <bitfield id="CMPL_TMOT_MSK" width="1" begin="14" end="14" resetval="0x0" description="Completion Timeout Mask" range="" rwaccess="RW"/>
    <bitfield id="FCP_ERR_MSK" width="1" begin="13" end="13" resetval="0x0" description="Flow Control Protocol Error Mask" range="" rwaccess="RW"/>
    <bitfield id="PSND_TLP_MSK" width="1" begin="12" end="12" resetval="0x0" description="Poisoned TLP Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SRPS_DN_MSK" width="1" begin="5" end="5" resetval="0x0" description="Surprise Down Error Mask. Not supported." range="" rwaccess="R"/>
    <bitfield id="DLP_ERR_MSK" width="1" begin="4" end="4" resetval="0x0" description="Data Link Protocol Error Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_UNCERR_SVRTY" acronym="PCIE_UNCERR_SVRTY" offset="0x110C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="UR_ERR_SVRTY" width="1" begin="20" end="20" resetval="0x0" description="Unsupported Request Error Severity" range="" rwaccess="RW"/>
    <bitfield id="ECRC_ERR_SVRTY" width="1" begin="19" end="19" resetval="0x0" description="ECRC Error Severity" range="" rwaccess="RW"/>
    <bitfield id="MTLP_ERR_SVRTY" width="1" begin="18" end="18" resetval="0x1" description="Malformed TLP Severity" range="" rwaccess="RW"/>
    <bitfield id="RCVR_OF_SVRTY" width="1" begin="17" end="17" resetval="0x1" description="Receiver Overflow Severity" range="" rwaccess="RW"/>
    <bitfield id="UCMP_SVRTY" width="1" begin="16" end="16" resetval="0x0" description="Unexpected Completion Severity" range="" rwaccess="RW"/>
    <bitfield id="CMPL_ABRT_SVRTY" width="1" begin="15" end="15" resetval="0x0" description="Completer Abort Severity" range="" rwaccess="RW"/>
    <bitfield id="CMPL_TMOT_SVRTY" width="1" begin="14" end="14" resetval="0x0" description="Completion Timeout Severity" range="" rwaccess="RW"/>
    <bitfield id="FCP_ERR_SVRTY" width="1" begin="13" end="13" resetval="0x1" description="Flow Control Protocol Error Severity" range="" rwaccess="RW"/>
    <bitfield id="PSND_TLP_SVRTY" width="1" begin="12" end="12" resetval="0x0" description="Poisoned TLP Severity" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SRPS_DN_SVRTY" width="1" begin="5" end="5" resetval="0x1" description="Surprise Down Error Severity. Not supported." range="" rwaccess="R"/>
    <bitfield id="DLP_ERR_SVRTY" width="1" begin="4" end="4" resetval="0x1" description="Data Link Protocol Error Severity" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CERR" acronym="PCIE_CERR" offset="0x1110" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ADV_NFERR_ST" width="1" begin="13" end="13" resetval="0x0" description="Advisory Non-Fatal Error Status" range="" rwaccess="RW1C"/>
    <bitfield id="RPLY_TMR_ST" width="1" begin="12" end="12" resetval="0x0" description="Replay Timer Timeout Status" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RPLT_RO_ST" width="1" begin="8" end="8" resetval="0x0" description="REPLAY_NUM Rollover Status" range="" rwaccess="RW1C"/>
    <bitfield id="BAD_DLLP_ST" width="1" begin="7" end="7" resetval="0x0" description="Bad DLLP Status" range="" rwaccess="RW1C"/>
    <bitfield id="BAD_TLP_ST" width="1" begin="6" end="6" resetval="0x0" description="Bad TLP Status" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RCVR_ERR_ST" width="1" begin="0" end="0" resetval="0x0" description="Receiver Error Status" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_CERR_MASK" acronym="PCIE_CERR_MASK" offset="0x1114" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ADV_NFERR_MSK" width="1" begin="13" end="13" resetval="0x1" description="Advisory Non Fatal Error MaskThis bit is Set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting." range="" rwaccess="RW"/>
    <bitfield id="RPLY_TMR_MSK" width="1" begin="12" end="12" resetval="0x0" description="Reply Timer Timeout Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RPLT_RO_MSK" width="1" begin="8" end="8" resetval="0x0" description="REPLAY_NUM Rollover Mask" range="" rwaccess="RW"/>
    <bitfield id="BAD_DLLP_MSK" width="1" begin="7" end="7" resetval="0x0" description="Bad DLLP Mask" range="" rwaccess="RW"/>
    <bitfield id="BAD_TLP_MSK" width="1" begin="6" end="6" resetval="0x0" description="Bad TLP Mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RCVR_ERR_MSK" width="1" begin="0" end="0" resetval="0x0" description="Receiver Error Mask" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ACCR" acronym="PCIE_ACCR" offset="0x1118" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ECRC_CHK_EN" width="1" begin="8" end="8" resetval="0x0" description="ECRC Check Enable" range="" rwaccess="RW"/>
    <bitfield id="ECRC_CHK_CAP" width="1" begin="7" end="7" resetval="0x1" description="ECRC Check Capable" range="" rwaccess="R"/>
    <bitfield id="ECRC_GEN_EN" width="1" begin="6" end="6" resetval="0x0" description="ECRC Generation Enable" range="" rwaccess="RW"/>
    <bitfield id="ECRC_GEN_CAP" width="1" begin="5" end="5" resetval="0x1" description="ECRC Generation Capability" range="" rwaccess="R"/>
    <bitfield id="FRST_ERR_PTR" width="5" begin="4" end="0" resetval="0x0" description="First Error PointerThe First Error Pointer is a field that identifies the bit position of the first error reported in the Uncorrectable Error Status register." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_HDR_LOG0" acronym="PCIE_HDR_LOG0" offset="0x111C" width="32" description="">
    <bitfield id="HDR_DW0" width="32" begin="31" end="0" resetval="0x0" description="First DWORD of Header for a detected error." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_HDR_LOG1" acronym="PCIE_HDR_LOG1" offset="0x1120" width="32" description="">
    <bitfield id="HDR_DW1" width="32" begin="31" end="0" resetval="0x0" description="Second DWORD of header for a detected error." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_HDR_LOG2" acronym="PCIE_HDR_LOG2" offset="0x1124" width="32" description="">
    <bitfield id="HDR_DW2" width="32" begin="31" end="0" resetval="0x0" description="Third DWORD of header for a detected error." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_HDR_LOG3" acronym="PCIE_HDR_LOG3" offset="0x1128" width="32" description="">
    <bitfield id="HDR_DW3" width="32" begin="31" end="0" resetval="0x0" description="Fourth DWORD of Header for a detected error." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_RC_ERR_CMD" acronym="PCIE_RC_ERR_CMD" offset="0x112C" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="FERR_RPT_EN" width="1" begin="2" end="2" resetval="0x0" description="Fatal Error Reporting Enable." range="" rwaccess="RW"/>
    <bitfield id="NFERR_RPT_EN" width="1" begin="1" end="1" resetval="0x0" description="Nonfatal Error Reporting Enable." range="" rwaccess="RW"/>
    <bitfield id="CERR_RPT_EN" width="1" begin="0" end="0" resetval="0x0" description="Correctable Error Reporting Enable." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_RC_ERR_ST" acronym="PCIE_RC_ERR_ST" offset="0x1130" width="32" description="">
    <bitfield id="AER_INT_MSG" width="5" begin="31" end="27" resetval="0x0" description="AER Interrupt Message Number. Writable through internal bus interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="26" end="7" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="FERR_RCV" width="1" begin="6" end="6" resetval="0x0" description="Fatal Error Messages Received." range="" rwaccess="R"/>
    <bitfield id="NFERR" width="1" begin="5" end="5" resetval="0x0" description="Non-Fatal Error Messages Received." range="" rwaccess="RW1C"/>
    <bitfield id="UNCOR_FATAL" width="1" begin="4" end="4" resetval="0x0" description="First Uncorrectable Fatal Received." range="" rwaccess="RW1C"/>
    <bitfield id="MULT_FNF" width="1" begin="3" end="3" resetval="0x0" description="Multiple Uncorrectable Error (ERR_FATAL/NONFATAL) Received." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_FNF" width="1" begin="2" end="2" resetval="0x0" description="Uncorrectable Error (ERR_FATAL/NONFATAL) Received." range="" rwaccess="RW1C"/>
    <bitfield id="MULT_COR" width="1" begin="1" end="1" resetval="0x0" description="Multiple Correctable Error (ERR_COR) Received." range="" rwaccess="RW1C"/>
    <bitfield id="CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Correctable Error (ERR_COR) Received." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_ERR_SRC_ID" acronym="PCIE_ERR_SRC_ID" offset="0x1134" width="32" description="">
    <bitfield id="FNF_SRC_ID" width="16" begin="31" end="16" resetval="0x0" description="Fatal or Non-Fatal error source identification" range="" rwaccess="R"/>
    <bitfield id="CORR_SRC_ID" width="16" begin="15" end="0" resetval="0x0" description="Correctable error source identification" range="" rwaccess="R"/>
  </register>
</module>
