\addcontentsline{toc}{chapter}{Abbreviations}
\chapter*{Abbreviations}
\begin{itemize}
\item [\textbf{HPC}] \hspace{0.5cm} High Performance Computing
\item[\textbf{GPU}]	\hspace{0.5cm}	Graphics Processing Unit
\item[\textbf{ILP}]	\hspace{0.5cm}	Instruction Level Parallelism
\item[\textbf{CUDA}]\hspace{0.5cm}	Compute Unified Device Architecture
\item[\textbf{GPGPU}]\hspace{0.5cm}	General Programming on Graphics Processing Unit
\item[\textbf{SAD}]	\hspace{0.5cm}	Sum of Absolute Differences
\item[\textbf{AGCS}]\hspace{0.5cm}	Automated Ground Control System
\item[\textbf{ARM}] \hspace{0.5cm}	Advanced RISC Machine
\item[\textbf{RISC}] \hspace{0.5cm}	Reduced Instruction Set Computer
\item[\textbf{NVVP}] \hspace{0.5cm}	NVDIA Visual Profiler 
\item[\textbf{PC}]	\hspace{0.5cm}	Personal Computer
\item[\textbf{CPU}]	\hspace{0.5cm}	Central Processing Unit
\item[\textbf{API}]	\hspace{0.5cm}	Application Interface
\item[\textbf{FFT}] \hspace{0.5cm}	Fast Fourier Transform
\item[\textbf{IFFT}] \hspace{0.5cm} 	Inverse Fast Fourier Transform
\item[\textbf{SM}] 	\hspace{0.5cm}	Streaming Multi-processor
\item[\textbf{SBC}]  \hspace{0.5cm}	Single Board Computer
\item[\textbf{PLT}]  \hspace{0.5cm}	Piece-wise Linear Transform
\item[\textbf{SiP}]  \hspace{0.5cm}	System in package
\item[\textbf{RAM}]  \hspace{0.5cm}	Random Access memory
\item[\textbf{SoC}] \hspace{0.5cm}	System on Chip
\item[\textbf{MPcore}] \hspace{0.5cm}	Multi Processor core
\item[\textbf{FPS}] \hspace{0.5cm}	Frames Per Second
\end{itemize}