ila_0.v,verilog,xil_defaultlib,../../../../20240517_UART.gen/sources_1/ip/ila_0_1/sim/ila_0.v,incdir="../../../../20240517_UART.gen/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
