EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STD1802T4
#
DEF STD1802T4 U 0 40 Y Y 1 L N
F0 "U" -500 339 50 H V L BNN
F1 "STD1802T4" -500 -457 50 H V L BNN
F2 "VREG_L7805CDT-TR" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "STMicroelectronics" 0 0 50 H I L BNN "Manufacturer"
F5 "VREG_L7805CDT-TR" 0 0 50 H I L BNN "Package"
DRAW
S -500 -300 500 300 0 0 16 f
X 3 3 -700 200 200 R 40 40 0 0 B 
X BASE 1 -700 0 200 R 40 40 0 0 B 
X COLLECTOR 2 -700 -200 200 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library