// Seed: 323581274
module module_0 (
    output wire id_0,
    output tri id_1,
    input supply1 id_2
    , id_7,
    input tri1 id_3,
    output uwire id_4,
    input tri0 id_5
);
  wire [!  -1  &&  -1 : -1] id_8, id_9;
endmodule
program module_1 (
    input supply0 id_0,
    input supply0 id_1
    , id_13,
    output supply1 id_2,
    input wire id_3,
    output wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wand id_9,
    input wor id_10,
    input wire id_11
);
  logic id_14;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9
  );
  assign modCall_1.id_5 = 0;
endprogram
