;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @9, @2
	DJN 0, <2
	SUB @121, @-106
	SUB @121, @-106
	CMP @121, 103
	SUB @121, @-106
	JMP @112, #200
	ADD 20, -809
	SLT #0, -0
	MOV 111, <-320
	ADD @-8, <-20
	CMP -111, <-20
	SLT 12, @10
	ADD 10, 20
	CMP @121, 103
	JMZ 312, 610
	SLT @-8, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB -207, <-130
	JMP <121, 103
	JMP <121, 103
	ADD 30, 9
	SUB @0, @2
	SLT 10, 20
	JMP -111, @-20
	SUB @-351, @106
	DJN -1, @-20
	SUB <-127, 100
	SUB <-127, 100
	SLT 10, 21
	SLT 10, 21
	JMP <12, #109
	DJN -1, @-20
	CMP #12, @200
	DJN -1, @-20
	SUB @121, @-106
	SLT 1, 21
	ADD 91, 20
	SLT @0, @2
	SPL 0, <402
	CMP -207, <-130
	SUB @9, @2
	ADD -8, <-20
	SUB @9, @2
	MOV -1, <-20
