CmdHandlersBinary.o: ../CmdHandlersBinary.cpp ../uart/CGraphPacket.hpp \
 ../uart/IPacket.hpp \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\drivers\CoreUARTapb/core_uart_apb.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal\CortexM3\GNU/cpu_types.h \
 ../uart/BinaryUart.hpp \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/fixedqueue.hpp \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/IUart.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/CmdSystem.hpp \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/IProtocol.hpp \
 ../cgraph/CGraphSF2HardwareInterface.hpp ../MirrorMap.hpp ../spi_regs.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hal.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hw_reg_access.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hal_assert.h \
 c:\projects\coronagraph\microsemismartfusion\microchip_university_sf2_class\sc_ws\ux2fpga\cmsis\mss_assert.h \
 ../Delay.h \
 C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\drivers\mss_gpio/mss_gpio.h \
 c:\projects\coronagraph\microsemismartfusion\microchip_university_sf2_class\sc_ws\ux2fpga\cmsis\m2sxxx.h \
 c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cm3.h \
 c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cmInstr.h \
 c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\cmsis_gcc.h \
 c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cmFunc.h \
 ../Ux2FPGA_hw_platform.h ../CmdTableBinary.hpp

../uart/CGraphPacket.hpp:

../uart/IPacket.hpp:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\drivers\CoreUARTapb/core_uart_apb.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal\CortexM3\GNU/cpu_types.h:

../uart/BinaryUart.hpp:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/fixedqueue.hpp:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/IUart.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/CmdSystem.hpp:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA/uart/IProtocol.hpp:

../cgraph/CGraphSF2HardwareInterface.hpp:

../MirrorMap.hpp:

../spi_regs.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hal.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hw_reg_access.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\hal/hal_assert.h:

c:\projects\coronagraph\microsemismartfusion\microchip_university_sf2_class\sc_ws\ux2fpga\cmsis\mss_assert.h:

../Delay.h:

C:\Projects\Coronagraph\MicrosemiSmartFusion\Microchip_University_SF2_class\SC_WS\Ux2FPGA\drivers\mss_gpio/mss_gpio.h:

c:\projects\coronagraph\microsemismartfusion\microchip_university_sf2_class\sc_ws\ux2fpga\cmsis\m2sxxx.h:

c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cm3.h:

c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cmInstr.h:

c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\cmsis_gcc.h:

c:\microchip\softconsole-v2021.1\cmsis\v4.5\include\core_cmFunc.h:

../Ux2FPGA_hw_platform.h:

../CmdTableBinary.hpp:
