#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 14 21:15:39 2018
# Process ID: 10008
# Current directory: C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3296 C:\Users\Felipe\Desktop\matrix_mult_fpga\adventures_with_ip\adventures_with_ip.xpr
# Log file: C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip/vivado.log
# Journal file: C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip/adventures_with_ip.xpr
INFO: [Project 1-313] Project file moved from '/home/fabian/Documents/ensta/deuxieme/sys_elec_embar/Zynq_Book/adventures_with_ip' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Felipe/Desktop/matrix_mult_fpga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:matrix_mult:1.0'. The one found in IP location 'c:/Users/Felipe/Desktop/matrix_mult_fpga/ip_repo/xilinx_com_hls_matrix_mult_1_0_1' will take precedence over the same IP in location c:/Users/Felipe/Desktop/matrix_mult_fpga/ip_repo/xilinx_com_hls_matrix_mult_1_0
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 905.082 ; gain = 163.191
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:matrix_mult:1.0 - matrix_mult_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ip_design> from BD file <C:/Users/Felipe/Desktop/matrix_mult_fpga/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.035 ; gain = 102.816
delete_bd_objs [get_bd_nets matrix_mult_0_interrupt] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_intc_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets matrix_mult_0_interrupt] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_intc_0]'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 21:22:49 2018...
