// Seed: 3837696741
module module_0;
  tri id_1 = 1'b0;
endmodule
module module_1;
  module_0();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      (id_1[1] > id_3), id_2
  );
  wire id_6, id_7;
  logic [7:0] id_8, id_9;
  wire id_10;
  wire id_11;
  assign id_1 = id_8;
  assign id_7 = id_7;
  module_0();
  wire id_12;
  wire id_13;
endmodule
