

================================================================
== Vitis HLS Report for 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2'
================================================================
* Date:           Fri Dec  9 11:05:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       67|  15.000 ns|  0.335 us|    3|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_157_1_VITIS_LOOP_160_2  |        1|       65|         3|          1|          1|  0 ~ 64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     173|     125|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_103_p2              |         +|   0|  0|  45|          38|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_98_p2              |      icmp|   0|  0|  20|          38|          38|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          79|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |in_st_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_fu_58     |   9|          2|   38|         76|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_141            |  128|   0|  128|          0|
    |icmp_ln1027_reg_137               |    1|   0|    1|          0|
    |indvar_flatten_fu_58              |   38|   0|   38|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  173|   0|  173|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WDATA      |  out|  128|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|   16|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RDATA      |   in|  128|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                                gmem|       pointer|
|in_st_din             |  out|  128|     ap_fifo|                                               in_st|       pointer|
|in_st_num_data_valid  |   in|    2|     ap_fifo|                                               in_st|       pointer|
|in_st_fifo_cap        |   in|    2|     ap_fifo|                                               in_st|       pointer|
|in_st_full_n          |   in|    1|     ap_fifo|                                               in_st|       pointer|
|in_st_write           |  out|    1|     ap_fifo|                                               in_st|       pointer|
|sext_ln157_1          |   in|   60|     ap_none|                                        sext_ln157_1|        scalar|
|mul_ln157_2           |   in|   38|     ap_none|                                         mul_ln157_2|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

