---
layout: default
---

## Nifty Tools 

[LAYGO - LAYout with Gridded Objects](https://ucb-art.github.io/laygo/) : An automatic layout generation framework for 
advanced CMOS process.

[LAYGO2](https://github.com/niftylab/laygo2): An improved version of LAYGO. [Documentation Link](https://laygo2.github.io).

[MOStract](https://colab.research.google.com/drive/12ElvSB4RO6zi69Ir4Tv8Hm9YXmQo8FPw?usp=sharing): An interactive console 
for characterization of MOSFETs.

[Scan Register layout generation using laygo2](https://github.com/sscs-ose/sscs-ose-code-a-chip.github.io/tree/main/ISSCC23): A Jupyter-Notebook-based circuit generator accepted to the ISSCC23's code-a-chip contest.

[Process-Portable Full-Custom Memory Compiler using Laygo2 with Yosys Integration](https://github.com/sscs-ose/sscs-ose-code-a-chip.github.io/tree/main/VLSI23): A Jupyter-Notebook-based circuit generator accepted to the VLSI23's code-a-chip contest.

[pyngspice](https://github.com/LeunPark/pyngspice): A High-performance Python Binding for Ngspice

[LAYGO3 Webserver](https://laygo.hanyang.ac.kr): A web-based LAYGO3 user interface to run code and plot generated layouts.

[back](./)
