Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 29 12:44:06 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ripple_carry_adder_timing_summary_routed.rpt -pb ripple_carry_adder_timing_summary_routed.pb -rpx ripple_carry_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : ripple_carry_adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 3.695ns (50.022%)  route 3.691ns (49.978%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.068     2.125 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     2.598    carry_2
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.169     2.767 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     3.233    carry_4
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.067     3.300 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.497     4.797    cout_OBUF
    T25                  OBUF (Prop_obuf_I_O)         2.589     7.386 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     7.386    cout
    T25                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.140ns  (logic 3.546ns (49.659%)  route 3.595ns (50.341%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.068     2.125 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     2.598    carry_2
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.169     2.767 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     3.233    carry_4
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.053     3.286 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.401     4.686    sum_OBUF[5]
    T20                  OBUF (Prop_obuf_I_O)         2.454     7.140 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.140    sum[5]
    T20                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.550ns (50.437%)  route 3.488ns (49.563%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.068     2.125 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     2.598    carry_2
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.169     2.767 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     3.232    carry_4
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.053     3.285 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.295     4.580    sum_OBUF[4]
    R20                  OBUF (Prop_obuf_I_O)         2.458     7.038 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.038    sum[4]
    R20                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 3.630ns (53.734%)  route 3.126ns (46.266%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.068     2.125 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     2.598    carry_2
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.179     2.777 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.398     4.174    sum_OBUF[3]
    T22                  OBUF (Prop_obuf_I_O)         2.582     6.756 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.756    sum[3]
    T22                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.362ns  (logic 3.500ns (55.006%)  route 2.863ns (44.994%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.068     2.125 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.211     2.336    carry_2
    SLICE_X0Y9           LUT3 (Prop_lut3_I0_O)        0.169     2.505 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.396     3.901    sum_OBUF[2]
    T23                  OBUF (Prop_obuf_I_O)         2.461     6.362 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.362    sum[2]
    T23                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 3.290ns (53.896%)  route 2.815ns (46.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.399     2.201    a_IBUF[0]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.053     2.254 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.415     3.669    sum_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         2.436     6.105 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.105    sum[0]
    U20                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.295ns (56.388%)  route 2.549ns (43.612%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.256     2.057    a_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.053     2.110 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.403    sum_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.441     5.844 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.844    sum[1]
    U19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.390ns (65.800%)  route 0.723ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.383     0.475    b_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I1_O)        0.028     0.503 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.843    sum_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.270     2.113 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.113    sum[1]
    U19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.365ns (63.797%)  route 0.775ns (36.203%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           0.434     0.484    a_IBUF[4]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.028     0.512 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.341     0.853    sum_OBUF[4]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.140 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.140    sum[4]
    R20                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.370ns (63.976%)  route 0.771ns (36.024%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[4]_inst/O
                         net (fo=3, routed)           0.388     0.446    b_IBUF[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.028     0.474 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.384     0.858    sum_OBUF[5]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.141 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.141    sum[5]
    T20                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.417ns (64.969%)  route 0.764ns (35.031%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.377     0.429    a_IBUF[3]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.030     0.459 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.846    sum_OBUF[3]
    T22                  OBUF (Prop_obuf_I_O)         1.335     2.180 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.180    sum[3]
    T22                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.385ns (61.743%)  route 0.858ns (38.257%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.470     0.562    b_IBUF[0]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.028     0.590 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.979    sum_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         1.265     2.244 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.244    sum[0]
    U20                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.431ns (63.583%)  route 0.819ns (36.417%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[4]_inst/O
                         net (fo=3, routed)           0.388     0.446    b_IBUF[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.030     0.476 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.431     0.908    cout_OBUF
    T25                  OBUF (Prop_obuf_I_O)         1.342     2.250 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    cout
    T25                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.394ns (60.962%)  route 0.893ns (39.038%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.506     0.583    b_IBUF[2]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.028     0.611 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.997    sum_OBUF[2]
    T23                  OBUF (Prop_obuf_I_O)         1.290     2.287 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.287    sum[2]
    T23                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





