/*
 * Generated by Bluespec Compiler (build cd96b228)
 * 
 * On Tue Jun 15 18:31:46 IST 2021
 * 
 */

/* Generation options: */
#ifndef __mkQuire_h__
#define __mkQuire_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkQuire module */
class MOD_mkQuire : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUWide> INST_acc_stg1_f;
  MOD_Fifo<tUInt32> INST_posit_rsp_f;
  MOD_Reg<tUWide> INST_rg_quire;
  MOD_Reg<tUWide> INST_rg_quire_acc;
  MOD_Reg<tUInt8> INST_rg_quire_busy;
  MOD_Reg<tUInt8> INST_rg_quire_meta;
 
 /* Constructor */
 public:
  MOD_mkQuire(tSimStateHdl simHdl, char const *name, Module *parent, tUInt8 ARG_verbosity);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_verbosity;
  tUWide PORT_accumulate_put;
  tUWide PORT_read_quire;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_NOT_rg_quire_busy___d98;
  tUInt8 DEF_rg_quire_busy__h345;
 
 /* Local definitions */
 private:
  tUInt8 DEF_rg_quire_meta_2_BITS_1_TO_0___d33;
  tUWide DEF_sum_calc_unsigned__h378;
  tUWide DEF_signed_carry_int_frac__h13645;
  tUInt32 DEF_v__h13604;
  tUInt32 DEF_v__h13156;
  tUWide DEF_signed_IF_NOT_rg_quire_9_BIT_127_0_1_AND_NOT__ETC___d79;
  tUWide DEF_IF_NOT_rg_quire_9_BIT_127_0_1_AND_NOT_accumula_ETC___d63;
  tUWide DEF_signed_accumulate_put_BITS_129_TO_2_5___d78;
  tUWide DEF_accumulate_put_BITS_129_TO_2___d55;
  tUWide DEF_acc_stg1_f_first____d4;
  tUWide DEF_rg_quire_acc___d418;
  tUWide DEF_rg_quire__h15968;
  tUInt8 DEF_rg_quire_meta___d32;
  tUWide DEF_rg_quire_acc_18_BITS_132_TO_5___d420;
  tUWide DEF_acc_stg1_f_first_BITS_132_TO_5___d18;
  tUWide DEF_carry_int_frac__h13643;
  tUWide DEF_x__h1346;
  tUWide DEF_truncate_carry_int_frac_shifted__h35811;
  tUWide DEF_carry_int_frac_shifted__h35808;
  tUWide DEF_rg_quire_9_PLUS_accumulate_put_BITS_129_TO_2_5___d56;
  tUInt8 DEF_x__h13671;
  tUWide DEF_acc_stg1_f_first_BITS_132_TO_5_8_PLUS_SEXT_IF__ETC___d19;
  tUWide DEF_SEXT_IF_acc_stg1_f_first_BIT_5_AND_acc_stg1_f__ETC___d14;
  tUWide DEF_IF_init_put_BITS_20_TO_19_00_EQ_2_01_THEN_0_EL_ETC___d115;
  tUWide DEF_s_carry_int_frac__h13443;
  tUWide DEF_IF_rg_quire_9_BIT_127_0_AND_accumulate_put_BIT_ETC___d62;
  tUWide DEF_IF_acc_stg1_f_first_BIT_132_AND_IF_NOT_acc_stg_ETC___d46;
  tUWide DEF_IF_IF_NOT_acc_stg1_f_first_BIT_132_AND_NOT_SEX_ETC___d45;
  tUWide DEF_x__h7216;
  tUWide DEF_IF_acc_stg1_f_first_BIT_132_AND_SEXT_IF_acc_st_ETC___d25;
  tUWide DEF_IF_init_put_BIT_18_02_THEN_0_MINUS_0_CONCAT_1__ETC___d113;
  tUWide DEF__0_MINUS_0_CONCAT_1_CONCAT_init_put_BITS_11_TO__ETC___d112;
  tUWide DEF__0_CONCAT_1_CONCAT_init_put_BITS_11_TO_0_03_04__ETC___d111;
  tUWide DEF__0_MINUS_rg_quire_9_BITS_126_TO_0_21___d122;
  tUInt8 DEF_rg_quire_meta_2_BITS_1_TO_0_3_EQ_0___d40;
  tUInt8 DEF_NOT_verbosity_ULE_1_2___d73;
  tUWide DEF_int_frac__h13329;
  tUWide DEF_f_new__h13476;
  tUWide DEF_IF_NOT_rg_quire_9_BIT_127_0_1_AND_NOT_accumula_ETC___d71;
  tUWide DEF_rg_quire_acc_18_BITS_132_TO_5_20_CONCAT_rg_qui_ETC___d422;
 
 /* Rules */
 public:
  void RL_rounding_special_cases();
 
 /* Methods */
 public:
  void METH_accumulate_put(tUWide ARG_accumulate_put);
  tUInt8 METH_RDY_accumulate_put();
  void METH_init_put(tUInt32 ARG_init_put);
  tUInt8 METH_RDY_init_put();
  void METH_read_req();
  tUInt8 METH_RDY_read_req();
  tUInt32 METH_read_rsp_get();
  tUInt8 METH_RDY_read_rsp_get();
  tUWide METH_read_quire();
  tUInt8 METH_RDY_read_quire();
  void METH_reset_quire();
  tUInt8 METH_RDY_reset_quire();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkQuire &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkQuire &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkQuire &backing);
};

#endif /* ifndef __mkQuire_h__ */
