[2025-09-17 15:24:26] START suite=gap trace=605.mcf_s-782B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 5305127 heartbeat IPC: 1.885 cumulative IPC: 1.885 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 10633816 heartbeat IPC: 1.877 cumulative IPC: 1.881 (Simulation time: 00 hr 03 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 10633816 cumulative IPC: 1.881 (Simulation time: 00 hr 03 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 10633816 cumulative IPC: 1.881 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 80859304 heartbeat IPC: 0.1424 cumulative IPC: 0.1424 (Simulation time: 00 hr 11 min 40 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 149687273 heartbeat IPC: 0.1453 cumulative IPC: 0.1438 (Simulation time: 00 hr 19 min 56 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 221406920 heartbeat IPC: 0.1394 cumulative IPC: 0.1423 (Simulation time: 00 hr 27 min 53 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 288158046 heartbeat IPC: 0.1498 cumulative IPC: 0.1441 (Simulation time: 00 hr 36 min 00 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 354611412 heartbeat IPC: 0.1505 cumulative IPC: 0.1454 (Simulation time: 00 hr 43 min 39 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 421398632 heartbeat IPC: 0.1497 cumulative IPC: 0.1461 (Simulation time: 00 hr 51 min 18 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 492105623 heartbeat IPC: 0.1414 cumulative IPC: 0.1454 (Simulation time: 00 hr 59 min 37 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 562711355 heartbeat IPC: 0.1416 cumulative IPC: 0.1449 (Simulation time: 01 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 635182320 heartbeat IPC: 0.138 cumulative IPC: 0.1441 (Simulation time: 01 hr 14 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 692896581 cumulative IPC: 0.1443 (Simulation time: 01 hr 19 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 692896581 cumulative IPC: 0.1443 (Simulation time: 01 hr 19 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1443 instructions: 100000000 cycles: 692896581
CPU 0 Branch Prediction Accuracy: 84.35% MPKI: 47.39 Average ROB Occupancy at Mispredict: 3.167
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.9469
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 46.44
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00089
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2249367
LQ_STALL: 688599
SQ_STALL: 372043


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.990616
REPLAY_LOAD: 41.77323
NON_REPLAY_LOAD: 20.534006

== Total ==
ADDR_TRANS: 218681
REPLAY_LOAD: 109237
NON_REPLAY_LOAD: 1921449

== Counts ==
ADDR_TRANS: 2025
REPLAY_LOAD: 2615
NON_REPLAY_LOAD: 93574

cpu0->cpu0_STLB TOTAL        ACCESS:    8562654 HIT:    8448766 MISS:     113888 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    8562654 HIT:    8448766 MISS:     113888 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 441.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   24054912 HIT:    8112073 MISS:   15942839 MSHR_MERGE:    2458786
cpu0->cpu0_L2C LOAD         ACCESS:   11082245 HIT:    2464798 MISS:    8617447 MSHR_MERGE:      59689
cpu0->cpu0_L2C RFO          ACCESS:      38784 HIT:       7199 MISS:      31585 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:   12446245 HIT:    5302521 MISS:    7143724 MSHR_MERGE:    2399097
cpu0->cpu0_L2C WRITE        ACCESS:     336105 HIT:     336072 MISS:         33 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     151533 HIT:       1483 MISS:     150050 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    8291134 ISSUED:    8290884 USEFUL:    2717548 USELESS:     234443
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1723268 HIT:    1723268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1723268 HIT:    1723268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40782875 HIT:   20922294 MISS:   19860581 MSHR_MERGE:    4421920
cpu0->cpu0_L1D LOAD         ACCESS:   25711464 HIT:   12990953 MISS:   12720511 MSHR_MERGE:    1638265
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:   12714523 HIT:    5878149 MISS:    6836374 MSHR_MERGE:    2670276
cpu0->cpu0_L1D WRITE        ACCESS:    2128213 HIT:    1976226 MISS:     151987 MSHR_MERGE:     113203
cpu0->cpu0_L1D TRANSLATION  ACCESS:     228675 HIT:      76966 MISS:     151709 MSHR_MERGE:        176
cpu0->cpu0_L1D PREFETCH REQUESTED:   12950882 ISSUED:   12714516 USEFUL:    3921056 USELESS:      22416
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1575889 HIT:    1575889 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1575889 HIT:    1575889 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27513370 HIT:   18465322 MISS:    9048048 MSHR_MERGE:     485395
cpu0->cpu0_DTLB LOAD         ACCESS:   27513370 HIT:   18465322 MISS:    9048048 MSHR_MERGE:     485395
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.84 cycles
cpu0->LLC TOTAL        ACCESS:   13791029 HIT:    5911363 MISS:    7879666 MSHR_MERGE:      26473
cpu0->LLC LOAD         ACCESS:    8557758 HIT:    5502608 MISS:    3055150 MSHR_MERGE:       1399
cpu0->LLC RFO          ACCESS:      31585 HIT:      26907 MISS:       4678 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    4744627 HIT:      55019 MISS:    4689608 MSHR_MERGE:      25074
cpu0->LLC WRITE        ACCESS:     307009 HIT:     306275 MISS:        734 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150050 HIT:      20554 MISS:     129496 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1359419
  ROW_BUFFER_MISS:    6493035
  AVG DBUS CONGESTED CYCLE: 3.479
Channel 0 WQ ROW_BUFFER_HIT:      29404
  ROW_BUFFER_MISS:     121662
  FULL:          0
Channel 0 REFRESHES ISSUED:      57741

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541376      1547364      4541733      2036280
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          111          359         3626       146878
  STLB miss resolved @ L2C                0          149          135          973         1022
  STLB miss resolved @ LLC                0         2248         1425        14397         5148
  STLB miss resolved @ MEM                0          294         1573        19589       114676

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:44:01] END   suite=gap trace=605.mcf_s-782B (rc=0)
