Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 20:56:27 2023
| Host         : DESKTOP-8NP5GKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_MICRO_timing_summary_routed.rpt -pb nexys_MICRO_timing_summary_routed.pb -rpx nexys_MICRO_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_MICRO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 27          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (675)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (2447)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (675)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/ALU_PHY/reg_indx_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/INS_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/CPU_PHY/TMP_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/Address_tristate_oe_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/Address_tristate_oe_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/OE_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UUT/TERNA_PHY/DMA_PHY/Write_en_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: contents_ram_reg[16][7]_i_11/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2447)
---------------------------------
 There are 2447 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.239        0.000                      0                 7229        0.041        0.000                      0                 7229        3.000        0.000                       0                  2453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.239        0.000                      0                 4911        0.144        0.000                      0                 4911       24.500        0.000                       0                  2449  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.242        0.000                      0                 4911        0.144        0.000                      0                 4911       24.500        0.000                       0                  2449  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.239        0.000                      0                 4911        0.041        0.000                      0                 4911  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.239        0.000                      0                 4911        0.041        0.000                      0                 4911  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         37.111        0.000                      0                 2318        0.388        0.000                      0                 2318  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         37.111        0.000                      0                 2318        0.285        0.000                      0                 2318  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       37.111        0.000                      0                 2318        0.285        0.000                      0                 2318  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       37.114        0.000                      0                 2318        0.388        0.000                      0                 2318  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y40         FDCE (Setup_fdce_C_D)       -0.058    48.980    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)       -0.016    49.022    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]
  -------------------------------------------------------------------
                         required time                         49.022    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 2.846ns (16.295%)  route 14.620ns (83.705%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 48.661 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.828    16.557    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.682    48.661    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/C
                         clock pessimism              0.487    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X31Y37         FDCE (Setup_fdce_C_D)       -0.047    48.999    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 2.846ns (16.434%)  route 14.472ns (83.566%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.680    16.409    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)       -0.081    48.957    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]
  -------------------------------------------------------------------
                         required time                         48.957    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 3.104ns (17.922%)  route 14.216ns (82.078%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637    16.411    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    48.655    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C
                         clock pessimism              0.487    49.143    
                         clock uncertainty           -0.103    49.040    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.067    48.973    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 3.104ns (17.941%)  route 14.197ns (82.059%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618    16.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    48.657    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C
                         clock pessimism              0.487    49.145    
                         clock uncertainty           -0.103    49.042    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.081    48.961    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]
  -------------------------------------------------------------------
                         required time                         48.961    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 32.569    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.307ns  (logic 2.846ns (16.444%)  route 14.461ns (83.556%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.669    16.398    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.672    48.651    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/C
                         clock pessimism              0.487    49.139    
                         clock uncertainty           -0.103    49.036    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)       -0.045    48.991    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]
  -------------------------------------------------------------------
                         required time                         48.991    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 3.104ns (18.081%)  route 14.063ns (81.919%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485    16.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)       -0.067    48.971    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.734ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 2.846ns (16.578%)  route 14.321ns (83.422%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 48.652 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.529    16.258    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    48.652    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/C
                         clock pessimism              0.487    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.045    48.992    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]
  -------------------------------------------------------------------
                         required time                         48.992    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 32.734    

Slack (MET) :             32.814ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.097ns  (logic 2.846ns (16.646%)  route 14.251ns (83.354%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 48.664 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.459    16.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.685    48.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/C
                         clock pessimism              0.487    49.152    
                         clock uncertainty           -0.103    49.049    
    SLICE_X28Y39         FDCE (Setup_fdce_C_D)       -0.047    49.002    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                 32.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048    -0.309 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131    -0.453    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BTNU_driver/debouncer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  BTNU_driver/debouncer_reg[8]/Q
                         net (fo=3, routed)           0.065    -0.398    BTNU_driver/debouncer[8]
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.353 r  BTNU_driver/edge_detector[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    BTNU_driver/edge_detector[0]_i_1_n_1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.092    -0.499    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X8Y46          FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.162    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.958    -0.715    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.309    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045    -0.312 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120    -0.464    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[0]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070    -0.516    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[2]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.066    -0.520    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.798%)  route 0.302ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y46         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.079    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.959    -0.714    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.099%)  route 0.148ns (43.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/CPU_PHY/clk_out1
    SLICE_X43Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.148    -0.309    UUT/CPU_PHY/current_state[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.048    -0.261 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    UUT/CPU_PHY/clk_out1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.133    -0.452    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X42Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.324    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[4]
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070    -0.515    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/CPU_PHY/clk_out1
    SLICE_X49Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  UUT/CPU_PHY/PC_reg_reg[0]/Q
                         net (fo=7, routed)           0.111    -0.348    UUT/CPU_PHY/PC_reg[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  UUT/CPU_PHY/PC_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.303    UUT/CPU_PHY/PC_reg_tmp1_in[0]
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/CPU_PHY/clk_out1
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X48Y61         FDCE (Hold_fdce_C_D)         0.092    -0.495    UUT/CPU_PHY/PC_reg_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y89     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y91     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y91     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.100    49.041    
    SLICE_X51Y40         FDCE (Setup_fdce_C_D)       -0.058    48.983    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.100    49.041    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)       -0.016    49.025    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]
  -------------------------------------------------------------------
                         required time                         49.025    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.445ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 2.846ns (16.295%)  route 14.620ns (83.705%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 48.661 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.828    16.557    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.682    48.661    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/C
                         clock pessimism              0.487    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X31Y37         FDCE (Setup_fdce_C_D)       -0.047    49.002    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 32.445    

Slack (MET) :             32.551ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 2.846ns (16.434%)  route 14.472ns (83.566%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.680    16.409    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.100    49.041    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)       -0.081    48.960    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]
  -------------------------------------------------------------------
                         required time                         48.960    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                 32.551    

Slack (MET) :             32.565ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 3.104ns (17.922%)  route 14.216ns (82.078%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637    16.411    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    48.655    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C
                         clock pessimism              0.487    49.143    
                         clock uncertainty           -0.100    49.043    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.067    48.976    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 32.565    

Slack (MET) :             32.572ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 3.104ns (17.941%)  route 14.197ns (82.059%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618    16.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    48.657    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C
                         clock pessimism              0.487    49.145    
                         clock uncertainty           -0.100    49.045    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.081    48.964    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 32.572    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.307ns  (logic 2.846ns (16.444%)  route 14.461ns (83.556%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.669    16.398    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.672    48.651    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/C
                         clock pessimism              0.487    49.139    
                         clock uncertainty           -0.100    49.039    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)       -0.045    48.994    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]
  -------------------------------------------------------------------
                         required time                         48.994    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.715ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 3.104ns (18.081%)  route 14.063ns (81.919%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485    16.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.100    49.041    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)       -0.067    48.974    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 32.715    

Slack (MET) :             32.737ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 2.846ns (16.578%)  route 14.321ns (83.422%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 48.652 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.529    16.258    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    48.652    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/C
                         clock pessimism              0.487    49.140    
                         clock uncertainty           -0.100    49.040    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.045    48.995    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]
  -------------------------------------------------------------------
                         required time                         48.995    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 32.737    

Slack (MET) :             32.817ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.097ns  (logic 2.846ns (16.646%)  route 14.251ns (83.354%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 48.664 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.459    16.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.685    48.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/C
                         clock pessimism              0.487    49.152    
                         clock uncertainty           -0.100    49.052    
    SLICE_X28Y39         FDCE (Setup_fdce_C_D)       -0.047    49.005    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                 32.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048    -0.309 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131    -0.453    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BTNU_driver/debouncer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  BTNU_driver/debouncer_reg[8]/Q
                         net (fo=3, routed)           0.065    -0.398    BTNU_driver/debouncer[8]
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.353 r  BTNU_driver/edge_detector[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    BTNU_driver/edge_detector[0]_i_1_n_1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.092    -0.499    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X8Y46          FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.162    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.958    -0.715    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.309    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045    -0.312 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120    -0.464    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[0]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070    -0.516    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[2]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.066    -0.520    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.798%)  route 0.302ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y46         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.079    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.959    -0.714    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.099%)  route 0.148ns (43.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/CPU_PHY/clk_out1
    SLICE_X43Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.148    -0.309    UUT/CPU_PHY/current_state[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.048    -0.261 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    UUT/CPU_PHY/clk_out1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.133    -0.452    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X42Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.324    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[4]
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070    -0.515    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/CPU_PHY/clk_out1
    SLICE_X49Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  UUT/CPU_PHY/PC_reg_reg[0]/Q
                         net (fo=7, routed)           0.111    -0.348    UUT/CPU_PHY/PC_reg[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  UUT/CPU_PHY/PC_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.303    UUT/CPU_PHY/PC_reg_tmp1_in[0]
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/CPU_PHY/clk_out1
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X48Y61         FDCE (Hold_fdce_C_D)         0.092    -0.495    UUT/CPU_PHY/PC_reg_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y18     UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y89     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y91     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y91     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X34Y92     contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y89     contador_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y91     contador_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y92     contador_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y40         FDCE (Setup_fdce_C_D)       -0.058    48.980    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)       -0.016    49.022    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]
  -------------------------------------------------------------------
                         required time                         49.022    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 2.846ns (16.295%)  route 14.620ns (83.705%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 48.661 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.828    16.557    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.682    48.661    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/C
                         clock pessimism              0.487    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X31Y37         FDCE (Setup_fdce_C_D)       -0.047    48.999    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 2.846ns (16.434%)  route 14.472ns (83.566%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.680    16.409    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)       -0.081    48.957    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]
  -------------------------------------------------------------------
                         required time                         48.957    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 3.104ns (17.922%)  route 14.216ns (82.078%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637    16.411    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    48.655    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C
                         clock pessimism              0.487    49.143    
                         clock uncertainty           -0.103    49.040    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.067    48.973    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 3.104ns (17.941%)  route 14.197ns (82.059%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618    16.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    48.657    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C
                         clock pessimism              0.487    49.145    
                         clock uncertainty           -0.103    49.042    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.081    48.961    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]
  -------------------------------------------------------------------
                         required time                         48.961    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 32.569    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.307ns  (logic 2.846ns (16.444%)  route 14.461ns (83.556%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.669    16.398    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.672    48.651    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/C
                         clock pessimism              0.487    49.139    
                         clock uncertainty           -0.103    49.036    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)       -0.045    48.991    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]
  -------------------------------------------------------------------
                         required time                         48.991    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 3.104ns (18.081%)  route 14.063ns (81.919%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485    16.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)       -0.067    48.971    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.734ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 2.846ns (16.578%)  route 14.321ns (83.422%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 48.652 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.529    16.258    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    48.652    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/C
                         clock pessimism              0.487    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.045    48.992    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]
  -------------------------------------------------------------------
                         required time                         48.992    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 32.734    

Slack (MET) :             32.814ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.097ns  (logic 2.846ns (16.646%)  route 14.251ns (83.354%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 48.664 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.459    16.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.685    48.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/C
                         clock pessimism              0.487    49.152    
                         clock uncertainty           -0.103    49.049    
    SLICE_X28Y39         FDCE (Setup_fdce_C_D)       -0.047    49.002    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                 32.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048    -0.309 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131    -0.350    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 BTNU_driver/debouncer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  BTNU_driver/debouncer_reg[8]/Q
                         net (fo=3, routed)           0.065    -0.398    BTNU_driver/debouncer[8]
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.353 r  BTNU_driver/edge_detector[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    BTNU_driver/edge_detector[0]_i_1_n_1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.092    -0.396    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X8Y46          FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.162    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.958    -0.715    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.206    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045    -0.312 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120    -0.361    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[0]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070    -0.413    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[2]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.066    -0.417    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.798%)  route 0.302ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y46         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.079    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.959    -0.714    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.103    -0.339    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.156    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.099%)  route 0.148ns (43.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/CPU_PHY/clk_out1
    SLICE_X43Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.148    -0.309    UUT/CPU_PHY/current_state[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.048    -0.261 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    UUT/CPU_PHY/clk_out1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.133    -0.349    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X42Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.324    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[4]
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070    -0.412    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/CPU_PHY/clk_out1
    SLICE_X49Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  UUT/CPU_PHY/PC_reg_reg[0]/Q
                         net (fo=7, routed)           0.111    -0.348    UUT/CPU_PHY/PC_reg[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  UUT/CPU_PHY/PC_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.303    UUT/CPU_PHY/PC_reg_tmp1_in[0]
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/CPU_PHY/clk_out1
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X48Y61         FDCE (Hold_fdce_C_D)         0.092    -0.392    UUT/CPU_PHY/PC_reg_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y40         FDCE (Setup_fdce_C_D)       -0.058    48.980    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[216][4]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 2.846ns (16.125%)  route 14.804ns (83.875%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         4.012    16.741    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)       -0.016    49.022    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[212][4]
  -------------------------------------------------------------------
                         required time                         49.022    
                         arrival time                         -16.741    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 2.846ns (16.295%)  route 14.620ns (83.705%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 48.661 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.828    16.557    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.682    48.661    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X31Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]/C
                         clock pessimism              0.487    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X31Y37         FDCE (Setup_fdce_C_D)       -0.047    48.999    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[226][4]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 2.846ns (16.434%)  route 14.472ns (83.566%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.680    16.409    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)       -0.081    48.957    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[214][4]
  -------------------------------------------------------------------
                         required time                         48.957    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.320ns  (logic 3.104ns (17.922%)  route 14.216ns (82.078%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637    16.411    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    48.655    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C
                         clock pessimism              0.487    49.143    
                         clock uncertainty           -0.103    49.040    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)       -0.067    48.973    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.301ns  (logic 3.104ns (17.941%)  route 14.197ns (82.059%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618    16.392    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    48.657    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C
                         clock pessimism              0.487    49.145    
                         clock uncertainty           -0.103    49.042    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.081    48.961    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]
  -------------------------------------------------------------------
                         required time                         48.961    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 32.569    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.307ns  (logic 2.846ns (16.444%)  route 14.461ns (83.556%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 48.651 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.669    16.398    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.672    48.651    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]/C
                         clock pessimism              0.487    49.139    
                         clock uncertainty           -0.103    49.036    
    SLICE_X50Y37         FDCE (Setup_fdce_C_D)       -0.045    48.991    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[213][4]
  -------------------------------------------------------------------
                         required time                         48.991    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 3.104ns (18.081%)  route 14.063ns (81.919%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 48.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485    16.259    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    48.653    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C
                         clock pessimism              0.487    49.141    
                         clock uncertainty           -0.103    49.038    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)       -0.067    48.971    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.734ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.167ns  (logic 2.846ns (16.578%)  route 14.321ns (83.422%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 48.652 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.529    16.258    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    48.652    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X50Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]/C
                         clock pessimism              0.487    49.140    
                         clock uncertainty           -0.103    49.037    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.045    48.992    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[204][4]
  -------------------------------------------------------------------
                         required time                         48.992    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 32.734    

Slack (MET) :             32.814ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.097ns  (logic 2.846ns (16.646%)  route 14.251ns (83.354%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 48.664 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         3.459    16.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.685    48.664    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X28Y39         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]/C
                         clock pessimism              0.487    49.152    
                         clock uncertainty           -0.103    49.049    
    SLICE_X28Y39         FDCE (Setup_fdce_C_D)       -0.047    49.002    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[236][4]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                 32.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048    -0.309 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[2]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131    -0.350    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 BTNU_driver/debouncer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  BTNU_driver/debouncer_reg[8]/Q
                         net (fo=3, routed)           0.065    -0.398    BTNU_driver/debouncer[8]
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.353 r  BTNU_driver/edge_detector[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    BTNU_driver/edge_detector[0]_i_1_n_1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.092    -0.396    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.477%)  route 0.197ns (54.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Shift/clk_out1
    SLICE_X8Y46          FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  UUT/TERNA_PHY/RS232_PHY/Shift/word_reg[4]/Q
                         net (fo=2, routed)           0.197    -0.162    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.958    -0.715    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.103    -0.361    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.206    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X43Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.099    -0.357    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg_n_1_[3]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045    -0.312 r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state[0]_i_1_n_1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X42Y58         FDRE                                         r  UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120    -0.361    UUT/TERNA_PHY/DMA_PHY/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[0]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070    -0.413    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X43Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.343    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[2]
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.832    -0.841    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y65         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.066    -0.417    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.798%)  route 0.302ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.641    -0.523    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y46         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.079    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.959    -0.714    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.103    -0.339    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.156    UUT/TERNA_PHY/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.099%)  route 0.148ns (43.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/CPU_PHY/clk_out1
    SLICE_X43Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  UUT/CPU_PHY/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.148    -0.309    UUT/CPU_PHY/current_state[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.048    -0.261 r  UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UUT/CPU_PHY/FSM_sequential_current_state[2]_i_1_n_1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    UUT/CPU_PHY/clk_out1
    SLICE_X42Y60         FDCE                                         r  UUT/CPU_PHY/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.133    -0.349    UUT/CPU_PHY/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/TERNA_PHY/RS232_PHY/clk_out1
    SLICE_X42Y63         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  UUT/TERNA_PHY/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.324    UUT/TERNA_PHY/RS232_PHY/Transmitter/Q[4]
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RS232_PHY/Transmitter/clk_out1
    SLICE_X43Y64         FDRE                                         r  UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070    -0.412    UUT/TERNA_PHY/RS232_PHY/Transmitter/word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/PC_reg_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.564    -0.600    UUT/CPU_PHY/clk_out1
    SLICE_X49Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  UUT/CPU_PHY/PC_reg_reg[0]/Q
                         net (fo=7, routed)           0.111    -0.348    UUT/CPU_PHY/PC_reg[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  UUT/CPU_PHY/PC_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.303    UUT/CPU_PHY/PC_reg_tmp1_in[0]
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/CPU_PHY/clk_out1
    SLICE_X48Y61         FDCE                                         r  UUT/CPU_PHY/PC_reg_reg_rep[0]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X48Y61         FDCE (Hold_fdce_C_D)         0.092    -0.392    UUT/CPU_PHY/PC_reg_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.111ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.997    11.531    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y48         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y48         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y48         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 37.111    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.241ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.456ns (3.701%)  route 11.866ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.866    11.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 37.241    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 0.456ns (3.745%)  route 11.720ns (96.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.720    11.254    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.716    11.250    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 37.390    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 0.456ns (3.792%)  route 11.569ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.569    11.103    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.541ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.021ns  (logic 0.456ns (3.793%)  route 11.565ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.565    11.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 37.541    

Slack (MET) :             37.575ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.456ns (3.804%)  route 11.532ns (96.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.532    11.066    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X22Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X22Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 37.575    

Slack (MET) :             37.579ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.456ns (3.805%)  route 11.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.528    11.062    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X23Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X23Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 37.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.215    -0.248    BTNU_driver/BTNU_driv
    SLICE_X50Y104        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y104        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.074%)  route 0.498ns (77.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.498     0.035    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X46Y88         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X46Y88         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[7]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/debouncer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[2]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.111ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.997    11.531    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y48         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y48         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y48         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 37.111    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.241ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.456ns (3.701%)  route 11.866ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.866    11.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 37.241    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 0.456ns (3.745%)  route 11.720ns (96.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.720    11.254    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.716    11.250    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 37.390    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 0.456ns (3.792%)  route 11.569ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.569    11.103    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.541ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.021ns  (logic 0.456ns (3.793%)  route 11.565ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.565    11.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 37.541    

Slack (MET) :             37.575ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.456ns (3.804%)  route 11.532ns (96.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.532    11.066    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X22Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X22Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 37.575    

Slack (MET) :             37.579ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.456ns (3.805%)  route 11.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.528    11.062    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X23Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X23Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 37.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.215    -0.248    BTNU_driver/BTNU_driv
    SLICE_X50Y104        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y104        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.074%)  route 0.498ns (77.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.498     0.035    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X46Y88         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X46Y88         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.103    -0.226    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.293    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[7]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/debouncer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[2]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.111ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.997    11.531    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y48         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y48         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y48         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 37.111    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.236ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.236    

Slack (MET) :             37.241ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.456ns (3.701%)  route 11.866ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.866    11.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X25Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 37.241    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 0.456ns (3.745%)  route 11.720ns (96.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.720    11.254    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.390ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.716    11.250    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 37.390    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 0.456ns (3.792%)  route 11.569ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.569    11.103    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.541ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.021ns  (logic 0.456ns (3.793%)  route 11.565ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.565    11.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.103    49.045    
    SLICE_X25Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 37.541    

Slack (MET) :             37.575ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.456ns (3.804%)  route 11.532ns (96.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.532    11.066    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X22Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X22Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 37.575    

Slack (MET) :             37.579ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.456ns (3.805%)  route 11.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.528    11.062    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X23Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.103    49.046    
    SLICE_X23Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 37.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.215    -0.248    BTNU_driver/BTNU_driv
    SLICE_X50Y104        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y104        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.103    -0.488    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.074%)  route 0.498ns (77.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.498     0.035    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X46Y88         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X46Y88         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.103    -0.226    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.293    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[7]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/debouncer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.103    -0.501    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[2]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    BTNU_driver/debouncer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.114ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.453ns  (logic 0.456ns (3.662%)  route 11.997ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.997    11.531    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y48         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y48         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X25Y48         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[102][1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 37.114    

Slack (MET) :             37.240ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][5]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.240    

Slack (MET) :             37.240ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.871    11.405    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X24Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[68][7]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 37.240    

Slack (MET) :             37.244ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.456ns (3.701%)  route 11.866ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.866    11.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y47         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y47         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X25Y47         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[100][1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 37.244    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 0.456ns (3.745%)  route 11.720ns (96.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.720    11.254    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.100    49.048    
    SLICE_X24Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[101][1]
  -------------------------------------------------------------------
                         required time                         48.643    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.716    11.250    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y46         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y46         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.100    49.048    
    SLICE_X25Y46         FDCE (Recov_fdce_C_CLR)     -0.405    48.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[103][1]
  -------------------------------------------------------------------
                         required time                         48.643    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.540ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 0.456ns (3.792%)  route 11.569ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.569    11.103    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X24Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.100    49.048    
    SLICE_X24Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[98][1]
  -------------------------------------------------------------------
                         required time                         48.643    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 37.540    

Slack (MET) :             37.544ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.021ns  (logic 0.456ns (3.793%)  route 11.565ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 48.667 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.565    11.099    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X25Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.688    48.667    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]/C
                         clock pessimism              0.480    49.148    
                         clock uncertainty           -0.100    49.048    
    SLICE_X25Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.643    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[109][7]
  -------------------------------------------------------------------
                         required time                         48.643    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 37.544    

Slack (MET) :             37.578ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.456ns (3.804%)  route 11.532ns (96.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.532    11.066    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X22Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X22Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[86][3]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 37.578    

Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.456ns (3.805%)  route 11.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.618    -0.922    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)       11.528    11.062    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/BTNU_driv
    SLICE_X23Y45         FDCE                                         f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.689    48.668    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]/C
                         clock pessimism              0.480    49.149    
                         clock uncertainty           -0.100    49.049    
    SLICE_X23Y45         FDCE (Recov_fdce_C_CLR)     -0.405    48.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[85][3]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 37.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.215    -0.248    BTNU_driver/BTNU_driv
    SLICE_X50Y104        FDCE                                         f  BTNU_driver/debouncer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y104        FDCE                                         r  BTNU_driver/debouncer_reg[0]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/debouncer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/debouncer_reg[9]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/debouncer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[0]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/edge_detector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/edge_detector_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.526%)  route 0.199ns (58.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.199    -0.265    BTNU_driver/BTNU_driv
    SLICE_X49Y105        FDCE                                         f  BTNU_driver/edge_detector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X49Y105        FDCE                                         r  BTNU_driver/edge_detector_reg[1]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X49Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    BTNU_driver/edge_detector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.074%)  route 0.498ns (77.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.498     0.035    UUT/TERNA_PHY/RS232_PHY/Receiver/BTNU_driv
    SLICE_X46Y88         FDCE                                         f  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RS232_PHY/Receiver/clk_out1
    SLICE_X46Y88         FDCE                                         r  UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    UUT/TERNA_PHY/RS232_PHY/Receiver/data_count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/btn_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/btn_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[7]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/debouncer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.203    -0.260    BTNU_driver/BTNU_driv
    SLICE_X48Y105        FDCE                                         f  BTNU_driver/debouncer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.831    -0.842    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/debouncer_reg[8]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    BTNU_driver/debouncer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 BTNU_driver/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            BTNU_driver/debouncer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.654%)  route 0.278ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    BTNU_driver/clk_out1
    SLICE_X48Y105        FDCE                                         r  BTNU_driver/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 f  BTNU_driver/btn_out_reg/Q
                         net (fo=2367, routed)        0.278    -0.185    BTNU_driver/BTNU_driv
    SLICE_X50Y105        FDCE                                         f  BTNU_driver/debouncer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.829    -0.844    BTNU_driver/clk_out1
    SLICE_X50Y105        FDCE                                         r  BTNU_driver/debouncer_reg[2]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    BTNU_driver/debouncer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.451    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.761ns  (logic 1.033ns (27.463%)  route 2.728ns (72.537%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         1.174     3.231    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.148     3.379 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     3.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_10
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 0.807ns (21.700%)  route 2.912ns (78.300%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          1.303     1.862    UUT/TERNA_PHY/RAM_PHY/INS_reg_reg[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.986 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     2.419    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.124     2.543 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           1.176     3.719    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.559ns  (logic 1.035ns (29.079%)  route 2.524ns (70.921%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/Q
                         net (fo=1, routed)           0.799     1.560    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I3_O)        0.124     1.684 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.342     3.027    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[3]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.150     3.177 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           0.382     3.559    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_8
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 1.009ns (29.067%)  route 2.462ns (70.933%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.031     1.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.432     3.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.471 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_11
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 0.873ns (25.152%)  route 2.598ns (74.848%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/Q
                         net (fo=1, routed)           0.655     1.280    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[4]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.124     1.404 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][4]_i_1/O
                         net (fo=65, routed)          1.943     3.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7][4]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124     3.471 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.471    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_7
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.375ns  (logic 0.807ns (23.910%)  route 2.568ns (76.090%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/Q
                         net (fo=1, routed)           0.403     0.962    UUT/TERNA_PHY/RAM_PHY/databus_reg_n_1_[4]
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]_i_2/O
                         net (fo=1, routed)           0.870     1.957    UUT/CPU_PHY/TX_Data_reg[4]_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     2.081 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=6, routed)           1.295     3.375    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[4]
    SLICE_X34Y65         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.318ns  (logic 0.807ns (24.324%)  route 2.511ns (75.676%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          1.303     1.862    UUT/TERNA_PHY/RAM_PHY/INS_reg_reg[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.986 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     2.419    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.124     2.543 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           0.774     3.318    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.304ns  (logic 0.807ns (24.424%)  route 2.497ns (75.576%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/G
    SLICE_X39Y60         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/Q
                         net (fo=1, routed)           0.632     1.191    UUT/TERNA_PHY/RAM_PHY/databus_reg_n_1_[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     1.315 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]_i_2/O
                         net (fo=1, routed)           0.779     2.095    UUT/CPU_PHY/TX_Data_reg[6]_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.124     2.219 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=6, routed)           1.086     3.304    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[6]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.249ns  (logic 0.807ns (24.839%)  route 2.442ns (75.161%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          1.052     1.611    UUT/TERNA_PHY/RAM_PHY/INS_reg_reg[4]
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     1.735 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]_i_2/O
                         net (fo=1, routed)           0.433     2.168    UUT/CPU_PHY/TX_Data_reg[5]_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     2.292 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.957     3.249    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.203ns  (logic 0.901ns (28.130%)  route 2.302ns (71.870%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.526     1.151    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.124     1.275 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          1.393     2.669    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7][5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.152     2.821 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.382     3.203    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_6
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.248ns (41.035%)  route 0.356ns (58.965%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.117     0.275    UUT/CPU_PHY/TX_Data_reg[7]
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  UUT/CPU_PHY/databus_g_reg[7]_i_5/O
                         net (fo=1, routed)           0.059     0.379    UUT/CPU_PHY/databus_g_reg[7]_i_5_n_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.424 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=6, routed)           0.180     0.604    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[7]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.248ns (34.999%)  route 0.461ns (65.001%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.211     0.369    UUT/CPU_PHY/TX_Data_reg[7]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  UUT/CPU_PHY/databus_g_reg[4]_i_4/O
                         net (fo=1, routed)           0.059     0.473    UUT/CPU_PHY/databus_g_reg[4]_i_4_n_1
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.518 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=6, routed)           0.190     0.709    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[4]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.248ns (33.803%)  route 0.486ns (66.197%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.117     0.275    UUT/CPU_PHY/TX_Data_reg[7]
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  UUT/CPU_PHY/databus_g_reg[7]_i_5/O
                         net (fo=1, routed)           0.059     0.379    UUT/CPU_PHY/databus_g_reg[7]_i_5_n_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.424 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=6, routed)           0.309     0.734    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[7]
    SLICE_X34Y65         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.248ns (32.475%)  route 0.516ns (67.525%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/G
    SLICE_X39Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/Q
                         net (fo=1, routed)           0.136     0.294    UUT/TERNA_PHY/RAM_PHY/databus_reg_n_1_[5]
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]_i_2/O
                         net (fo=1, routed)           0.137     0.476    UUT/CPU_PHY/TX_Data_reg[5]_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.521 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.242     0.764    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.310ns (39.112%)  route 0.483ns (60.888%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           0.182     0.402    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.447 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         0.300     0.748    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[2]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.793 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.793    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_9
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.248ns (30.715%)  route 0.559ns (69.285%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.283     0.441    UUT/CPU_PHY/TX_Data_reg[7]
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.486 r  UUT/CPU_PHY/databus_g_reg[6]_i_4/O
                         net (fo=1, routed)           0.052     0.538    UUT/CPU_PHY/databus_g_reg[6]_i_4_n_1
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=6, routed)           0.225     0.807    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[6]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.268ns (32.407%)  route 0.559ns (67.593%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/G
    SLICE_X38Y62         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/Q
                         net (fo=1, routed)           0.285     0.463    UUT/TERNA_PHY/RAM_PHY/databus_reg_n_1_[1]
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.508 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]_i_2/O
                         net (fo=1, routed)           0.122     0.630    UUT/CPU_PHY/TX_Data_reg[1]_0
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.152     0.827    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[1]
    SLICE_X35Y63         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.850ns  (logic 0.268ns (31.520%)  route 0.582ns (68.480%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.163     0.341    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[0]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.386 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.419     0.805    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7][0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.045     0.850 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_11
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.248ns (28.454%)  route 0.624ns (71.546%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/G
    SLICE_X39Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/Q
                         net (fo=1, routed)           0.136     0.294    UUT/TERNA_PHY/RAM_PHY/databus_reg_n_1_[5]
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]_i_2/O
                         net (fo=1, routed)           0.137     0.476    UUT/CPU_PHY/TX_Data_reg[5]_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.521 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.350     0.872    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___15/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.248ns (26.877%)  route 0.675ns (73.123%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___15/G
    SLICE_X37Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/i___15/Q
                         net (fo=16, routed)          0.222     0.380    UUT/CPU_PHY/TX_Data_reg[7]
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  UUT/CPU_PHY/databus_g_reg[2]_i_4/O
                         net (fo=1, routed)           0.225     0.650    UUT/CPU_PHY/databus_g_reg[2]_i_4_n_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.695 r  UUT/CPU_PHY/databus_g_reg[2]_i_1/O
                         net (fo=6, routed)           0.228     0.923    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[2]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.016ns  (logic 3.101ns (20.651%)  route 11.915ns (79.349%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          1.905     5.627    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X38Y65         LUT4 (Prop_lut4_I3_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[17][7]_i_4/O
                         net (fo=180, routed)         3.500     9.251    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_3_1
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.375 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_26/O
                         net (fo=1, routed)           0.000     9.375    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_26_n_1
    SLICE_X30Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     9.584 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_21/O
                         net (fo=1, routed)           0.000     9.584    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_21_n_1
    SLICE_X30Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     9.672 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_10/O
                         net (fo=1, routed)           1.343    11.015    UUT/CPU_PHY/contents_ram[16][6]_i_2_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.319    11.334 r  UUT/CPU_PHY/contents_ram[16][6]_i_5/O
                         net (fo=1, routed)           0.464    11.798    UUT/CPU_PHY/contents_ram[16][6]_i_5_n_1
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  UUT/CPU_PHY/contents_ram[16][6]_i_2/O
                         net (fo=1, routed)           0.584    12.506    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[63]_2[6]
    SLICE_X35Y64         LUT5 (Prop_lut5_I2_O)        0.124    12.630 r  UUT/CPU_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.945    13.575    UUT/CPU_PHY/INS_reg_reg[4]_29[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.150    13.725 r  UUT/CPU_PHY/databus_reg[6]_i_1/O
                         net (fo=1, routed)           0.382    14.107    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]_i_2_0[1]
    SLICE_X39Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.920ns  (logic 3.437ns (23.037%)  route 11.483ns (76.963%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.953     4.675    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.118     4.793 r  UUT/CPU_PHY/contents_ram[255][7]_i_4/O
                         net (fo=156, routed)         3.751     8.544    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_S_O)       0.494     9.038 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_7/O
                         net (fo=1, routed)           1.309    10.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.297    10.644 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_3/O
                         net (fo=1, routed)           0.000    10.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    10.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_2/O
                         net (fo=1, routed)           0.953    11.838    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.298    12.136 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.342    13.479    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[3]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.150    13.629 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           0.382    14.011    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_8
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 2.970ns (20.060%)  route 11.836ns (79.940%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         1.044    13.773    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.897 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.897    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_7
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.455ns  (logic 3.021ns (20.899%)  route 11.434ns (79.101%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          1.905     5.627    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X38Y65         LUT4 (Prop_lut4_I3_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[17][7]_i_4/O
                         net (fo=180, routed)         2.856     8.607    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_3_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.731 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_23/O
                         net (fo=1, routed)           0.900     9.631    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_23_n_1
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_19/O
                         net (fo=1, routed)           0.000     9.755    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_19_n_1
    SLICE_X34Y71         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_16/O
                         net (fo=1, routed)           0.000     9.996    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_16_n_1
    SLICE_X34Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    10.094 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_10/O
                         net (fo=1, routed)           1.206    11.300    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[63]_2[7]
    SLICE_X34Y65         LUT5 (Prop_lut5_I2_O)        0.319    11.619 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          1.393    13.012    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7][5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.152    13.164 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.382    13.547    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_6
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.387ns  (logic 3.252ns (22.604%)  route 11.135ns (77.396%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         1.174    12.948    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.148    13.096 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    13.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_10
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.176ns  (logic 3.106ns (21.911%)  route 11.070ns (78.089%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.953     4.675    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.118     4.793 r  UUT/CPU_PHY/contents_ram[255][7]_i_4/O
                         net (fo=156, routed)         3.624     8.417    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9_0
    SLICE_X36Y38         MUXF7 (Prop_muxf7_S_O)       0.478     8.895 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_14/O
                         net (fo=1, routed)           1.365    10.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_14_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.299    10.559 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_5/O
                         net (fo=1, routed)           0.307    10.865    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_5_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124    10.989 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_2/O
                         net (fo=1, routed)           0.598    11.587    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[0]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124    11.711 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.432    13.143    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124    13.267 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.267    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_11
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.991ns  (logic 3.000ns (21.442%)  route 10.991ns (78.558%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         4.066     7.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X23Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.916 f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_47/O
                         net (fo=1, routed)           1.093     9.009    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_47_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.133 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_19/O
                         net (fo=1, routed)           0.000     9.133    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_19_n_1
    SLICE_X28Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.378 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000     9.378    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_7_n_1
    SLICE_X28Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.482 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_3/O
                         net (fo=1, routed)           1.177    10.659    UUT/CPU_PHY/contents_ram_reg[255][5]
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.316    10.975 r  UUT/CPU_PHY/contents_ram[255][5]_i_2/O
                         net (fo=1, routed)           0.999    11.974    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[5]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.098 r  UUT/CPU_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         0.860    12.958    UUT/CPU_PHY/INS_reg_reg[4]_28[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124    13.082 r  UUT/CPU_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.082    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]_i_2_0[0]
    SLICE_X39Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.825ns  (logic 2.970ns (21.484%)  route 10.855ns (78.516%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 r  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.633     4.355    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X32Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.479 r  UUT/CPU_PHY/contents_ram[254][7]_i_3/O
                         net (fo=221, routed)         4.107     8.586    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.710 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_38/O
                         net (fo=1, routed)           0.000     8.710    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_38_n_1
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.922 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_15/O
                         net (fo=1, routed)           1.203    10.125    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_15_n_1
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    10.424 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_5/O
                         net (fo=1, routed)           0.729    11.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_5_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.277 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.629    11.906    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[2]
    SLICE_X33Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.030 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         0.762    12.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[2]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.124    12.916 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.916    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_9
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 4.316ns (42.827%)  route 5.762ns (57.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.640    -0.900    clk
    SLICE_X34Y93         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.591     1.210    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.334 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.520     1.854    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.650     5.628    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.179 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.179    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.533ns (45.234%)  route 5.489ns (54.766%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.640    -0.900    clk
    SLICE_X34Y93         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.698     1.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X36Y76         LUT5 (Prop_lut5_I1_O)        0.152     1.468 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.793     2.261    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_2_n_1
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.326     2.587 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.998     5.585    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.122 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.122    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 databus_g_reg[7]_i_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.231ns (35.365%)  route 0.422ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    clk
    SLICE_X41Y61         FDRE                                         r  databus_g_reg[7]_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  databus_g_reg[7]_i_7/Q
                         net (fo=16, routed)          0.219    -0.239    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  UUT/CPU_PHY/databus_g_reg[1]_i_4/O
                         net (fo=1, routed)           0.052    -0.142    UUT/CPU_PHY/databus_g_reg[1]_i_4_n_1
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.097 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.152     0.055    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[1]
    SLICE_X35Y63         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.231ns (31.276%)  route 0.508ns (68.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.213    -0.243    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  UUT/CPU_PHY/databus_g_reg[5]_i_4/O
                         net (fo=1, routed)           0.052    -0.146    UUT/CPU_PHY/databus_g_reg[5]_i_4_n_1
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.242     0.141    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.254ns (33.649%)  route 0.501ns (66.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/ALU_PHY/clk_out1
    SLICE_X38Y61         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.049    -0.385    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.137    -0.203    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           0.314     0.157    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.231ns (29.940%)  route 0.541ns (70.060%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X37Y58         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.213    -0.241    UUT/CPU_PHY/TX_Data_reg[4]
    SLICE_X36Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.196 r  UUT/CPU_PHY/databus_g_reg[4]_i_3/O
                         net (fo=1, routed)           0.137    -0.059    UUT/CPU_PHY/databus_g_reg[4]_i_3_n_1
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.014 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=6, routed)           0.190     0.176    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[4]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.231ns (28.440%)  route 0.581ns (71.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.342    -0.114    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.069 r  UUT/CPU_PHY/databus_g_reg[7]_i_5/O
                         net (fo=1, routed)           0.059    -0.010    UUT/CPU_PHY/databus_g_reg[7]_i_5_n_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.035 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=6, routed)           0.180     0.215    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[7]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.231ns (27.960%)  route 0.595ns (72.040%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    clk
    SLICE_X41Y61         FDRE                                         r  databus_g_reg[7]_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  databus_g_reg[7]_i_7/Q
                         net (fo=16, routed)          0.219    -0.239    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  UUT/CPU_PHY/databus_g_reg[1]_i_4/O
                         net (fo=1, routed)           0.052    -0.142    UUT/CPU_PHY/databus_g_reg[1]_i_4_n_1
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.097 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.325     0.228    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[1]
    SLICE_X34Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.254ns (30.251%)  route 0.586ns (69.749%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/ALU_PHY/clk_out1
    SLICE_X38Y59         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.270    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[2]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.031    UUT/CPU_PHY/TX_Data_reg[2]_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.014 r  UUT/CPU_PHY/databus_g_reg[2]_i_1/O
                         net (fo=6, routed)           0.228     0.242    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[2]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.231ns (27.307%)  route 0.615ns (72.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.338    -0.118    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.073 r  UUT/CPU_PHY/databus_g_reg[6]_i_4/O
                         net (fo=1, routed)           0.052    -0.021    UUT/CPU_PHY/databus_g_reg[6]_i_4_n_1
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.024 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=6, routed)           0.225     0.249    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[6]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.231ns (27.289%)  route 0.615ns (72.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.213    -0.243    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  UUT/CPU_PHY/databus_g_reg[5]_i_4/O
                         net (fo=1, routed)           0.052    -0.146    UUT/CPU_PHY/databus_g_reg[5]_i_4_n_1
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.350     0.249    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.254ns (28.931%)  route 0.624ns (71.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/ALU_PHY/clk_out1
    SLICE_X38Y61         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.049    -0.385    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.137    -0.203    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           0.438     0.280    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.016ns  (logic 3.101ns (20.651%)  route 11.915ns (79.349%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          1.905     5.627    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X38Y65         LUT4 (Prop_lut4_I3_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[17][7]_i_4/O
                         net (fo=180, routed)         3.500     9.251    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_3_1
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.375 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_26/O
                         net (fo=1, routed)           0.000     9.375    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][6]_i_26_n_1
    SLICE_X30Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     9.584 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_21/O
                         net (fo=1, routed)           0.000     9.584    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_21_n_1
    SLICE_X30Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     9.672 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][6]_i_10/O
                         net (fo=1, routed)           1.343    11.015    UUT/CPU_PHY/contents_ram[16][6]_i_2_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.319    11.334 r  UUT/CPU_PHY/contents_ram[16][6]_i_5/O
                         net (fo=1, routed)           0.464    11.798    UUT/CPU_PHY/contents_ram[16][6]_i_5_n_1
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  UUT/CPU_PHY/contents_ram[16][6]_i_2/O
                         net (fo=1, routed)           0.584    12.506    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[63]_2[6]
    SLICE_X35Y64         LUT5 (Prop_lut5_I2_O)        0.124    12.630 r  UUT/CPU_PHY/contents_ram[16][6]_i_1/O
                         net (fo=65, routed)          0.945    13.575    UUT/CPU_PHY/INS_reg_reg[4]_29[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.150    13.725 r  UUT/CPU_PHY/databus_reg[6]_i_1/O
                         net (fo=1, routed)           0.382    14.107    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]_i_2_0[1]
    SLICE_X39Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.920ns  (logic 3.437ns (23.037%)  route 11.483ns (76.963%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.953     4.675    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.118     4.793 r  UUT/CPU_PHY/contents_ram[255][7]_i_4/O
                         net (fo=156, routed)         3.751     8.544    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_S_O)       0.494     9.038 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_7/O
                         net (fo=1, routed)           1.309    10.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.297    10.644 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_3/O
                         net (fo=1, routed)           0.000    10.644    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    10.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][3]_i_2/O
                         net (fo=1, routed)           0.953    11.838    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[3]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.298    12.136 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][3]_i_1/O
                         net (fo=193, routed)         1.342    13.479    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[3]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.150    13.629 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[3]_i_1/O
                         net (fo=1, routed)           0.382    14.011    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_8
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 2.970ns (20.060%)  route 11.836ns (79.940%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.587     7.313    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.437 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56/O
                         net (fo=1, routed)           1.211     8.648    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_56_n_1
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20/O
                         net (fo=1, routed)           0.000     8.772    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_20_n_1
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     8.984 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10/O
                         net (fo=1, routed)           1.046    10.030    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][4]_i_10_n_1
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.299    10.329 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5/O
                         net (fo=1, routed)           0.858    11.187    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_5_n_1
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_2/O
                         net (fo=1, routed)           1.294    12.605    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[4]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][4]_i_1/O
                         net (fo=193, routed)         1.044    13.773    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[4]
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.897 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.897    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_7
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.455ns  (logic 3.021ns (20.899%)  route 11.434ns (79.101%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          1.905     5.627    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X38Y65         LUT4 (Prop_lut4_I3_O)        0.124     5.751 r  UUT/CPU_PHY/contents_ram[17][7]_i_4/O
                         net (fo=180, routed)         2.856     8.607    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_3_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.731 f  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_23/O
                         net (fo=1, routed)           0.900     9.631    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_23_n_1
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_19/O
                         net (fo=1, routed)           0.000     9.755    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_19_n_1
    SLICE_X34Y71         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_16/O
                         net (fo=1, routed)           0.000     9.996    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_16_n_1
    SLICE_X34Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    10.094 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][7]_i_10/O
                         net (fo=1, routed)           1.206    11.300    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[63]_2[7]
    SLICE_X34Y65         LUT5 (Prop_lut5_I2_O)        0.319    11.619 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          1.393    13.012    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7][5]
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.152    13.164 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[7]_i_1/O
                         net (fo=1, routed)           0.382    13.547    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_6
    SLICE_X37Y59         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.387ns  (logic 3.252ns (22.604%)  route 11.135ns (77.396%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         3.990     7.716    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52/O
                         net (fo=1, routed)           0.921     8.761    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_52_n_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.885 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17/O
                         net (fo=1, routed)           0.000     8.885    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_17_n_1
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     9.097 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7/O
                         net (fo=1, routed)           1.004    10.101    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_7_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.400 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3/O
                         net (fo=1, routed)           0.000    10.400    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_3_n_1
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    10.609 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][1]_i_2/O
                         net (fo=1, routed)           0.868    11.477    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[1]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.297    11.774 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         1.174    12.948    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.148    13.096 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    13.478    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_10
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.176ns  (logic 3.106ns (21.911%)  route 11.070ns (78.089%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 f  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 f  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 f  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.953     4.675    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.118     4.793 r  UUT/CPU_PHY/contents_ram[255][7]_i_4/O
                         net (fo=156, routed)         3.624     8.417    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][7]_i_9_0
    SLICE_X36Y38         MUXF7 (Prop_muxf7_S_O)       0.478     8.895 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_14/O
                         net (fo=1, routed)           1.365    10.260    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][0]_i_14_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.299    10.559 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_5/O
                         net (fo=1, routed)           0.307    10.865    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_5_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124    10.989 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_2/O
                         net (fo=1, routed)           0.598    11.587    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[0]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.124    11.711 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         1.432    13.143    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124    13.267 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.267    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_11
    SLICE_X38Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.991ns  (logic 3.000ns (21.442%)  route 10.991ns (78.558%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.977     3.602    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  UUT/CPU_PHY/contents_ram[254][7]_i_6/O
                         net (fo=481, routed)         4.066     7.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_1
    SLICE_X23Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.916 f  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_47/O
                         net (fo=1, routed)           1.093     9.009    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_47_n_1
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.133 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_19/O
                         net (fo=1, routed)           0.000     9.133    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][5]_i_19_n_1
    SLICE_X28Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     9.378 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000     9.378    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_7_n_1
    SLICE_X28Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     9.482 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][5]_i_3/O
                         net (fo=1, routed)           1.177    10.659    UUT/CPU_PHY/contents_ram_reg[255][5]
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.316    10.975 r  UUT/CPU_PHY/contents_ram[255][5]_i_2/O
                         net (fo=1, routed)           0.999    11.974    UUT/CPU_PHY/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[5]
    SLICE_X34Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.098 r  UUT/CPU_PHY/contents_ram[255][5]_i_1/O
                         net (fo=193, routed)         0.860    12.958    UUT/CPU_PHY/INS_reg_reg[4]_28[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124    13.082 r  UUT/CPU_PHY/databus_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.082    UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]_i_2_0[0]
    SLICE_X39Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.825ns  (logic 2.970ns (21.484%)  route 10.855ns (78.516%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.631    -0.909    UUT/CPU_PHY/clk_out1
    SLICE_X46Y61         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=5, routed)           1.011     0.620    UUT/CPU_PHY/Q[0]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.744 r  UUT/CPU_PHY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.744    UUT/CPU_PHY/i__carry_i_4__1_n_1
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.276 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.276    UUT/CPU_PHY/plusOp_inferred__0/i__carry_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.515 r  UUT/CPU_PHY/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.808     2.323    UUT/CPU_PHY/data1[6]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.302     2.625 r  UUT/CPU_PHY/contents_ram[16][7]_i_14/O
                         net (fo=17, routed)          0.973     3.598    UUT/CPU_PHY/i_address[6]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     3.722 r  UUT/CPU_PHY/contents_ram[16][7]_i_9/O
                         net (fo=51, routed)          0.633     4.355    UUT/CPU_PHY/INS_reg_reg[0]_2
    SLICE_X32Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.479 r  UUT/CPU_PHY/contents_ram[254][7]_i_3/O
                         net (fo=221, routed)         4.107     8.586    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][7]_i_21_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.710 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_38/O
                         net (fo=1, routed)           0.000     8.710    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_38_n_1
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.922 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_15/O
                         net (fo=1, routed)           1.203    10.125    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[255][2]_i_15_n_1
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    10.424 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_5/O
                         net (fo=1, routed)           0.729    11.153    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_5_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.277 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_2/O
                         net (fo=1, routed)           0.629    11.906    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255]_5[2]
    SLICE_X33Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.030 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][2]_i_1/O
                         net (fo=193, routed)         0.762    12.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[2]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.124    12.916 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.916    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY_n_9
    SLICE_X39Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 4.316ns (42.827%)  route 5.762ns (57.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.640    -0.900    clk
    SLICE_X34Y93         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.591     1.210    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     1.334 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.520     1.854    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.650     5.628    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.179 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.179    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.533ns (45.234%)  route 5.489ns (54.766%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.640    -0.900    clk
    SLICE_X34Y93         FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  contador_reg[16]/Q
                         net (fo=18, routed)          1.698     1.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/AN_OBUF[0]
    SLICE_X36Y76         LUT5 (Prop_lut5_I1_O)        0.152     1.468 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.793     2.261    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_2_n_1
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.326     2.587 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.998     5.585    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.122 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.122    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 databus_g_reg[7]_i_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.231ns (35.365%)  route 0.422ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    clk
    SLICE_X41Y61         FDRE                                         r  databus_g_reg[7]_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  databus_g_reg[7]_i_7/Q
                         net (fo=16, routed)          0.219    -0.239    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  UUT/CPU_PHY/databus_g_reg[1]_i_4/O
                         net (fo=1, routed)           0.052    -0.142    UUT/CPU_PHY/databus_g_reg[1]_i_4_n_1
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.097 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.152     0.055    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[1]
    SLICE_X35Y63         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.231ns (31.276%)  route 0.508ns (68.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.213    -0.243    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  UUT/CPU_PHY/databus_g_reg[5]_i_4/O
                         net (fo=1, routed)           0.052    -0.146    UUT/CPU_PHY/databus_g_reg[5]_i_4_n_1
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.242     0.141    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.254ns (33.649%)  route 0.501ns (66.351%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/ALU_PHY/clk_out1
    SLICE_X38Y61         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.049    -0.385    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.137    -0.203    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           0.314     0.157    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.231ns (29.940%)  route 0.541ns (70.060%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    UUT/TERNA_PHY/DMA_PHY/clk_out1
    SLICE_X37Y58         FDSE                                         r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  UUT/TERNA_PHY/DMA_PHY/Databus_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.213    -0.241    UUT/CPU_PHY/TX_Data_reg[4]
    SLICE_X36Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.196 r  UUT/CPU_PHY/databus_g_reg[4]_i_3/O
                         net (fo=1, routed)           0.137    -0.059    UUT/CPU_PHY/databus_g_reg[4]_i_3_n_1
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.014 r  UUT/CPU_PHY/databus_g_reg[4]_i_1/O
                         net (fo=6, routed)           0.190     0.176    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[4]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.231ns (28.440%)  route 0.581ns (71.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.342    -0.114    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.069 r  UUT/CPU_PHY/databus_g_reg[7]_i_5/O
                         net (fo=1, routed)           0.059    -0.010    UUT/CPU_PHY/databus_g_reg[7]_i_5_n_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.035 r  UUT/CPU_PHY/databus_g_reg[7]_i_1/O
                         net (fo=6, routed)           0.180     0.215    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[7]
    SLICE_X34Y61         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.231ns (27.960%)  route 0.595ns (72.040%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    clk
    SLICE_X41Y61         FDRE                                         r  databus_g_reg[7]_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  databus_g_reg[7]_i_7/Q
                         net (fo=16, routed)          0.219    -0.239    UUT/CPU_PHY/TX_Data_reg[0]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  UUT/CPU_PHY/databus_g_reg[1]_i_4/O
                         net (fo=1, routed)           0.052    -0.142    UUT/CPU_PHY/databus_g_reg[1]_i_4_n_1
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.045    -0.097 r  UUT/CPU_PHY/databus_g_reg[1]_i_1/O
                         net (fo=6, routed)           0.325     0.228    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[1]
    SLICE_X34Y62         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.254ns (30.251%)  route 0.586ns (69.749%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    UUT/ALU_PHY/clk_out1
    SLICE_X38Y59         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UUT/ALU_PHY/Databus_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.270    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[2]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]_i_2/O
                         net (fo=1, routed)           0.194    -0.031    UUT/CPU_PHY/TX_Data_reg[2]_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.014 r  UUT/CPU_PHY/databus_g_reg[2]_i_1/O
                         net (fo=6, routed)           0.228     0.242    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[2]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.231ns (27.307%)  route 0.615ns (72.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.338    -0.118    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.073 r  UUT/CPU_PHY/databus_g_reg[6]_i_4/O
                         net (fo=1, routed)           0.052    -0.021    UUT/CPU_PHY/databus_g_reg[6]_i_4_n_1
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.024 r  UUT/CPU_PHY/databus_g_reg[6]_i_1/O
                         net (fo=6, routed)           0.225     0.249    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[6]
    SLICE_X33Y60         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 databus_g_reg[7]_i_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.231ns (27.289%)  route 0.615ns (72.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.567    -0.597    clk
    SLICE_X39Y59         FDCE                                         r  databus_g_reg[7]_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  databus_g_reg[7]_i_8/Q
                         net (fo=17, routed)          0.213    -0.243    UUT/CPU_PHY/TX_Data_reg[0]_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  UUT/CPU_PHY/databus_g_reg[5]_i_4/O
                         net (fo=1, routed)           0.052    -0.146    UUT/CPU_PHY/databus_g_reg[5]_i_4_n_1
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  UUT/CPU_PHY/databus_g_reg[5]_i_1/O
                         net (fo=6, routed)           0.350     0.249    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[5]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.254ns (28.931%)  route 0.624ns (71.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    UUT/ALU_PHY/clk_out1
    SLICE_X38Y61         FDRE                                         r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  UUT/ALU_PHY/Databus_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.049    -0.385    UUT/TERNA_PHY/RAM_PHY/TX_Data_reg[7]_1[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[3]_i_2/O
                         net (fo=1, routed)           0.137    -0.203    UUT/CPU_PHY/TX_Data_reg[3]_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  UUT/CPU_PHY/databus_g_reg[3]_i_1/O
                         net (fo=6, routed)           0.438     0.280    UUT/TERNA_PHY/RAM_PHY/contents_ram_reg[64][7]_4[3]
    SLICE_X35Y64         LDCE                                         r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2098 Endpoints
Min Delay          2098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.694ns  (logic 0.885ns (13.220%)  route 5.809ns (86.780%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637     6.694    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    -1.345    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 0.885ns (13.257%)  route 5.791ns (86.743%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618     6.676    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    -1.343    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 0.885ns (13.528%)  route 5.657ns (86.472%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485     6.542    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    -1.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 0.885ns (13.895%)  route 5.484ns (86.105%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.312     6.369    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X48Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    -1.348    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X48Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 0.885ns (13.900%)  route 5.482ns (86.100%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.309     6.367    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X32Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.684    -1.337    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.885ns (13.976%)  route 5.447ns (86.024%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.275     6.332    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X25Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.686    -1.335    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 0.885ns (14.225%)  route 5.336ns (85.775%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.164     6.221    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X51Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    -1.348    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.885ns (14.292%)  route 5.307ns (85.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.135     6.192    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X24Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.687    -1.334    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.885ns (14.292%)  route 5.307ns (85.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.135     6.192    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X25Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.687    -1.334    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 0.885ns (14.303%)  route 5.303ns (85.697%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.031     1.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         4.272     6.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X46Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.675    -1.346    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X46Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.265ns (49.504%)  route 0.270ns (50.496%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X33Y61         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.270     0.490    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[0]
    SLICE_X33Y58         LUT5 (Prop_lut5_I3_O)        0.045     0.535 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.000     0.535    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X33Y58         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X33Y58         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.223ns (41.009%)  route 0.321ns (58.991%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.184     0.544    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.537%)  route 0.353ns (63.463%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X35Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.158     0.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.194     0.556    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[3]
    SLICE_X31Y64         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X31Y64         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.203ns (36.334%)  route 0.356ns (63.666%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.186     0.559    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.203ns (35.379%)  route 0.371ns (64.621%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X35Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.158     0.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.213     0.574    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[3]
    SLICE_X34Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.834    -0.839    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.203ns (34.559%)  route 0.384ns (65.441%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.215     0.587    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.203ns (34.355%)  route 0.388ns (65.645%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.218     0.591    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X35Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X35Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.560%)  route 0.371ns (62.440%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.234     0.594    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X33Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.834    -0.839    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X33Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.388%)  route 0.373ns (62.612%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.236     0.596    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.977%)  route 0.380ns (63.023%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.163     0.341    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[0]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.386 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.217     0.603    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[0]
    SLICE_X33Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X33Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          2098 Endpoints
Min Delay          2098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.694ns  (logic 0.885ns (13.220%)  route 5.809ns (86.780%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.637     6.694    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.676    -1.345    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X43Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[200][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 0.885ns (13.257%)  route 5.791ns (86.743%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.618     6.676    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.678    -1.343    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X41Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[233][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 0.885ns (13.528%)  route 5.657ns (86.472%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.485     6.542    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.674    -1.347    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X47Y37         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[205][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 0.885ns (13.895%)  route 5.484ns (86.105%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.312     6.369    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X48Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    -1.348    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X48Y36         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[220][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 0.885ns (13.900%)  route 5.482ns (86.100%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.309     6.367    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X32Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.684    -1.337    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X32Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[253][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.885ns (13.976%)  route 5.447ns (86.024%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.275     6.332    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X25Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.686    -1.335    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y40         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[90][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 0.885ns (14.225%)  route 5.336ns (85.775%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.164     6.221    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X51Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.673    -1.348    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X51Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[219][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.885ns (14.292%)  route 5.307ns (85.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.135     6.192    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X24Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.687    -1.334    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X24Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[89][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.885ns (14.292%)  route 5.307ns (85.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.173     1.934    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X34Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.058 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][1]_i_1/O
                         net (fo=193, routed)         4.135     6.192    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[1]
    SLICE_X25Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.687    -1.334    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X25Y41         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[91][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/i___24/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 0.885ns (14.303%)  route 5.303ns (85.697%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/i___24/G
    SLICE_X33Y60         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  UUT/TERNA_PHY/RAM_PHY/i___24/Q
                         net (fo=8, routed)           1.031     1.792    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[64][7]_4
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         4.272     6.188    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X46Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.675    -1.346    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X46Y38         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[203][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.265ns (49.504%)  route 0.270ns (50.496%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/G
    SLICE_X33Y61         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/TERNA_PHY/RAM_PHY/databus_g_reg[0]/Q
                         net (fo=1, routed)           0.270     0.490    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/Q[0]
    SLICE_X33Y58         LUT5 (Prop_lut5_I3_O)        0.045     0.535 r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram[255][0]_i_1/O
                         net (fo=193, routed)         0.000     0.535    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/databus_g[0]
    SLICE_X33Y58         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.841    -0.832    UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/clk_out1
    SLICE_X33Y58         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_g_PHY/contents_ram_reg[167][0]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.223ns (41.009%)  route 0.321ns (58.991%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.184     0.544    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.203ns (36.537%)  route 0.353ns (63.463%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X35Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.158     0.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.194     0.556    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[3]
    SLICE_X31Y64         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.837    -0.836    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X31Y64         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.203ns (36.334%)  route 0.356ns (63.666%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.186     0.559    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X32Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[17][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.203ns (35.379%)  route 0.371ns (64.621%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/G
    SLICE_X35Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[3]/Q
                         net (fo=1, routed)           0.158     0.316    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[3]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][3]_i_1/O
                         net (fo=65, routed)          0.213     0.574    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[3]
    SLICE_X34Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.834    -0.839    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[21][3]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.203ns (34.559%)  route 0.384ns (65.441%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.215     0.587    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.203ns (34.355%)  route 0.388ns (65.645%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/G
    SLICE_X35Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][1]_i_1/O
                         net (fo=65, routed)          0.218     0.591    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[1]
    SLICE_X35Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X35Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[16][1]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.560%)  route 0.371ns (62.440%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.234     0.594    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X33Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.834    -0.839    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X33Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[30][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.388%)  route 0.373ns (62.612%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[7]/Q
                         net (fo=1, routed)           0.137     0.315    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[6]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.360 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][7]_i_2/O
                         net (fo=65, routed)          0.236     0.596    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[6]
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X34Y67         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[19][7]/C

Slack:                    inf
  Source:                 UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.977%)  route 0.380ns (63.023%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         LDCE                         0.000     0.000 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/G
    SLICE_X34Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UUT/TERNA_PHY/RAM_PHY/databus_e_reg[0]/Q
                         net (fo=1, routed)           0.163     0.341    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/Q[0]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.386 r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram[16][0]_i_1/O
                         net (fo=73, routed)          0.217     0.603    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/D[0]
    SLICE_X33Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/clk_out1
    SLICE_X33Y66         FDCE                                         r  UUT/TERNA_PHY/RAM_PHY/ram_e_PHY/contents_ram_reg[31][0]/C





