module CHIP(
    clk,
    rst_n,
    in_data_valid,
    in_data,
    cmd_valid,
    cmd,
    out_valid,
    r_out,
    g_out,
    b_out
);

input             clk;
input             rst_n;
input             in_data_valid;
input     [11:0]  in_data;
input             cmd_valid;
input     [5:0]   cmd;
		  
output            out_valid;
output    [7:0]   r_out;
output    [7:0]   g_out;
output    [7:0]   b_out;

//==================================================================
// Wire Declarations
//==================================================================
wire             C_clk;
wire             C_rst_n;
wire             C_in_data_valid;
wire    [11:0]   C_in_data;
wire             C_cmd_valid;
wire    [5:0]    C_cmd;
wire             C_out_valid;
wire    [7:0]    C_r_out;
wire    [7:0]    C_g_out;
wire    [7:0]    C_b_out;

//==================================================================
// Core Instantiation (Matches ISP_SYN-2.v)
//==================================================================
ISP CORE(
    .clk           (C_clk),
    .rst_n         (C_rst_n),
    .in_data_valid (C_in_data_valid),
    .in_data       (C_in_data),
    .cmd_valid     (C_cmd_valid),
    .cmd           (C_cmd),
    .out_valid     (C_out_valid),
    .r_out         (C_r_out),
    .g_out         (C_g_out),
    .b_out         (C_b_out)
);

//==================================================================
// Input Pads: XMD
//==================================================================
XMD I_CLK       ( .O(C_clk),           .I(clk),             .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_RST_N     ( .O(C_rst_n),         .I(rst_n),           .PU(1'b0), .PD(1'b0), .SMT(1'b0));

XMD I_IN_VAL    ( .O(C_in_data_valid), .I(in_data_valid),   .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_VAL   ( .O(C_cmd_valid),     .I(cmd_valid),       .PU(1'b0), .PD(1'b0), .SMT(1'b0));

XMD I_CMD_0     ( .O(C_cmd[0]),        .I(cmd[0]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_1     ( .O(C_cmd[1]),        .I(cmd[1]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_2     ( .O(C_cmd[2]),        .I(cmd[2]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_3     ( .O(C_cmd[3]),        .I(cmd[3]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_4     ( .O(C_cmd[4]),        .I(cmd[4]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_CMD_5     ( .O(C_cmd[5]),        .I(cmd[5]),          .PU(1'b0), .PD(1'b0), .SMT(1'b0));

XMD I_IN_0      ( .O(C_in_data[0]),    .I(in_data[0]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_1      ( .O(C_in_data[1]),    .I(in_data[1]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_2      ( .O(C_in_data[2]),    .I(in_data[2]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_3      ( .O(C_in_data[3]),    .I(in_data[3]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_4      ( .O(C_in_data[4]),    .I(in_data[4]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_5      ( .O(C_in_data[5]),    .I(in_data[5]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_6      ( .O(C_in_data[6]),    .I(in_data[6]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_7      ( .O(C_in_data[7]),    .I(in_data[7]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_8      ( .O(C_in_data[8]),    .I(in_data[8]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_9      ( .O(C_in_data[9]),    .I(in_data[9]),      .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_10     ( .O(C_in_data[10]),   .I(in_data[10]),     .PU(1'b0), .PD(1'b0), .SMT(1'b0));
XMD I_IN_11     ( .O(C_in_data[11]),   .I(in_data[11]),     .PU(1'b0), .PD(1'b0), .SMT(1'b0));

//==================================================================
// Output Pads: YA2GSD
//==================================================================
YA2GSD  O_OUT_VAL (.I(C_out_valid),    .O(out_valid),       .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));

YA2GSD  O_R_0     (.I(C_r_out[0]),     .O(r_out[0]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_1     (.I(C_r_out[1]),     .O(r_out[1]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_2     (.I(C_r_out[2]),     .O(r_out[2]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_3     (.I(C_r_out[3]),     .O(r_out[3]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_4     (.I(C_r_out[4]),     .O(r_out[4]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_5     (.I(C_r_out[5]),     .O(r_out[5]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_6     (.I(C_r_out[6]),     .O(r_out[6]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_R_7     (.I(C_r_out[7]),     .O(r_out[7]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));

YA2GSD  O_G_0     (.I(C_g_out[0]),     .O(g_out[0]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_1     (.I(C_g_out[1]),     .O(g_out[1]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_2     (.I(C_g_out[2]),     .O(g_out[2]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_3     (.I(C_g_out[3]),     .O(g_out[3]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_4     (.I(C_g_out[4]),     .O(g_out[4]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_5     (.I(C_g_out[5]),     .O(g_out[5]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_6     (.I(C_g_out[6]),     .O(g_out[6]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_G_7     (.I(C_g_out[7]),     .O(g_out[7]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));

YA2GSD  O_B_0     (.I(C_b_out[0]),     .O(b_out[0]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_1     (.I(C_b_out[1]),     .O(b_out[1]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_2     (.I(C_b_out[2]),     .O(b_out[2]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_3     (.I(C_b_out[3]),     .O(b_out[3]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_4     (.I(C_b_out[4]),     .O(b_out[4]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_5     (.I(C_b_out[5]),     .O(b_out[5]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_6     (.I(C_b_out[6]),     .O(b_out[6]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));
YA2GSD  O_B_7     (.I(C_b_out[7]),     .O(b_out[7]),        .E(1'b1), .E2(1'b1), .E4(1'b1), .E8(1'b1), .SR(1'b0));

//==================================================================
// I/O power 3.3V pads
//==================================================================
VCC3IOD VDDP0 ();
GNDIOD  GNDP0 ();
VCC3IOD VDDP1 ();
GNDIOD  GNDP1 ();
VCC3IOD VDDP2 ();
GNDIOD  GNDP2 ();
VCC3IOD VDDP3 ();
GNDIOD  GNDP3 ();

//==================================================================
// Core power 1.8V pads
//==================================================================
VCCKD   VDDC0 ();
GNDKD   GNDC0 ();
VCCKD   VDDC1 ();
GNDKD   GNDC1 ();
VCCKD   VDDC2 ();
GNDKD   GNDC2 ();
VCCKD   VDDC3 ();
GNDKD   GNDC3 ();

endmodule