Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec  8 20:41:57 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             151.00
  Critical Path Length:  192074176.00
  Critical Path Slack:     7925824.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1819
  Buf/Inv Cell Count:             493
  Buf Cell Count:                   0
  Inv Cell Count:                 493
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1819
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:
                     661197744.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:      112611060.000000
  Total Buffer Area:             0.00
  Total Inverter Area:   112611060.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:         661197744.000000
  Design Area:       661197744.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:          1843
  Nets With Violations:          1819
  Max Trans Violations:          1819
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.55
  Logic Optimization:                  0.07
  Mapping Optimization:                1.08
  -----------------------------------------
  Overall Compile Time:               15.50
  Overall Compile Wall Clock Time:    15.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
