{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"main"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"main.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"main.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":5
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
                    , "line":92
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"EINVAL"
                  , "Start Cycle":"2"
                  , "Latency":"31"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"Load from global variable \"EINVAL\". Global variables exist outside of the component in system memory and must be accessed using an MM Master interface, which may result in lower performance and higher area than expected. See %L for additional area used. "
                      , "links":
                      [
                        {
                          "view":"Area analysis of source"
                        }
                      ]
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"errno"
                  , "Start Cycle":"34"
                  , "Latency":"31"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"Store to global variable \"errno\". Global variables exist outside of the component in system memory and must be accessed using an MM Master interface, which may result in lower performance and higher area than expected. See %L for additional area used. "
                      , "links":
                      [
                        {
                          "view":"Area analysis of source"
                        }
                      ]
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
                    , "line":98
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"65"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"12"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"65"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"65"
              , "II":"64"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 64. See Loops Analysis for more information."
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"System Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":15
          , "name":"0"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from main":"EINVAL, errno"
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":6
      , "name":"call.main"
      , "debug":
      [
        [
          {
            "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
            , "line":92
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"0"
          , "Bits per symbol":"128 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":10
      , "name":"return.main"
      , "debug":
      [
        [
          {
            "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
            , "line":92
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"0"
          , "Bits per symbol":"32 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":13
      , "name":"EINVAL"
      , "debug":
      [
        [
          {
            "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
            , "line":92
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"main"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":14
      , "name":"errno"
      , "debug":
      [
        [
          {
            "filename":"bench_214_new/extr_.gitcompatmingw.c_xutftowcsn_with_main/extr_.gitcompatmingw.c_xutftowcsn_with_main.c"
            , "line":92
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"main"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":5
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":13
      , "to":5
    }
    , {
      "from":14
      , "to":5
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":3
      , "to":11
    }
    , {
      "from":5
      , "to":12
    }
    , {
      "from":8
      , "to":12
    }
    , {
      "from":7
      , "to":12
    }
    , {
      "from":9
      , "to":12
    }
    , {
      "from":11
      , "to":5
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":5
      , "to":8
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":8
      , "to":15
    }
    , {
      "from":15
      , "to":7
    }
  ]
}
