Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 23:09:40 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113879016) to (Rev. 2113879029)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2end_0_0'.


-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 6

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'inDataRight_V_ap_ack'

-Upgrade has added port 'inDataRight_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 23:09:40 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113879014) to (Rev. 2113879027)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'inDataRight_V_ap_ack'

-Upgrade has added port 'inDataRight_V_ap_vld'

-Upgrade has added port 'outDataRight_V'

-Upgrade has added port 'outDataRight_V_ap_ack'

-Upgrade has added port 'outDataRight_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 23:05:24 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113879011) to (Rev. 2113879025)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2start_0_0'.


-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 6

-Upgrade has added port 'outDataRight_V'

-Upgrade has added port 'outDataRight_V_ap_ack'

-Upgrade has added port 'outDataRight_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:56:56 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113879001) to (Rev. 2113879016)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgrade has added port 'inDataLeft_V_ap_ack'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:54:59 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113878999) to (Rev. 2113879014)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has added port 'inDataLeft_V_ap_ack'

-Upgrade has added port 'outDataLeft_V_ap_ack'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:51:49 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113878989) to (Rev. 2113879011)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgrade has added port 'outDataLeft_V_ap_ack'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:41:27 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113878775) to (Rev. 2113879001)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgrade has added port 'inDataLeft_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:41:27 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113878991) to (Rev. 2113878999)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has added port 'outDataLeft_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:31:17 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113878773) to (Rev. 2113878991)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has added port 'inDataLeft_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:29:37 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113878982) to (Rev. 2113878989)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2start_0_0'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'

-Upgrade has removed port 'outDataLeft_V_ap_ack'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 22:22:18 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113878789) to (Rev. 2113878982)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgrade has added port 'outDataLeft_V_ap_ack'

-Upgrade has added port 'outDataLeft_V_ap_vld'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 19:16:21 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113878771) to (Rev. 2113878789)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2start_0_0'.


-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 18:55:31 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113877752) to (Rev. 2113878775)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2end_0_0'.


-Upgrade has removed interface 'inDataRight_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 6 differs from original width 7

-Upgraded port 's_axi_biquadv2_AWADDR' width 6 differs from original width 7

-Upgrade has removed port 'inDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 18:55:31 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877769) to (Rev. 2113878773)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'inDataRight_V'

-Upgrade has removed interface 'outDataRight_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'inDataRight_V'

-Upgrade has removed port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 18:51:45 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113877749) to (Rev. 2113878771)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2start_0_0'.


-Upgrade has removed interface 'outDataRight_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 6 differs from original width 7

-Upgraded port 's_axi_biquadv2_AWADDR' width 6 differs from original width 7

-Upgrade has removed port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_2 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_2'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_2'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_1 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_1'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_1'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_0 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_0'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_0'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_1_1 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_1_1'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_1_1'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_1_0 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_1_0'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_1_0'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 02:09:41 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877755) to (Rev. 2113877769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_2 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_2'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_2'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_1 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_1'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_1'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_2_0 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_2_0'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_2_0'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_1_1 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_1_1'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_1_1'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_1_0 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_1_0'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_1_0'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:57:19 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877589) to (Rev. 2113877755)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'inData_V'

-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'inData_V'

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:53:18 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113877600) to (Rev. 2113877752)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2end_0_0'.


-Upgrade has removed interface 'inData_V'

-Upgrade has added interface 'inDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'inDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 6

-Upgrade has removed port 'inData_V'

-Upgrade has added port 'inDataLeft_V'

-Upgrade has added port 'inDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 01:50:00 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2start_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2start_0_0 (xilinx.com:hls:biquadv2start:1.0) from (Rev. 2113877595) to (Rev. 2113877749)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2start_0_0'.


-Upgrade has removed interface 'outData_V'

-Upgrade has added interface 'outDataLeft_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outDataRight_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2start_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 6

-Upgrade has removed port 'outData_V'

-Upgrade has added port 'outDataLeft_V'

-Upgrade has added port 'outDataRight_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_2'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_2_2 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_1'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_2_1 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_2_0'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_2_0 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_1'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_1_1 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_1_0'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_1_0 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 23 00:48:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

SUCCESS in the conversion of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0 (Rev. 2113877589)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 23:21:59 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2end_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2end_0_0 (xilinx.com:hls:biquadv2end:1.0) from (Rev. 2113877598) to (Rev. 2113877600)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2end_0_0'.


-Upgrade has removed interface 's_axi_AXILiteS'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2end_0_0'. These changes may impact your design.


-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 23:11:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877582) to (Rev. 2113877589)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'ap_continue'

-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 23:03:06 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877581) to (Rev. 2113877582)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has added port 'ap_continue'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 23:01:29 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877578) to (Rev. 2113877581)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'ap_ctrl'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 22:59:00 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2between_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2between_0_3 (xilinx.com:hls:biquadv2between:1.0) from (Rev. 2113877575) to (Rev. 2113877578)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2between_0_3'.


-Upgrade has removed interface 'interrupt'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2between_0_3'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 22:00:45 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877422) to (Rev. 2113877520)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_1_0'.


-Upgrade has removed interface 'a1_a0_V'

-Upgrade has removed interface 'a2_a0_V'

-Upgrade has removed interface 'b0_a0_V'

-Upgrade has removed interface 'b1_a0_V'

-Upgrade has removed interface 'b2_a0_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_1_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 5

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 5

-Upgrade has removed port 'a1_a0_V'

-Upgrade has removed port 'a2_a0_V'

-Upgrade has removed port 'b0_a0_V'

-Upgrade has removed port 'b1_a0_V'

-Upgrade has removed port 'b2_a0_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 22:00:45 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877422) to (Rev. 2113877520)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_0_0'.


-Upgrade has removed interface 'a1_a0_V'

-Upgrade has removed interface 'a2_a0_V'

-Upgrade has removed interface 'b0_a0_V'

-Upgrade has removed interface 'b1_a0_V'

-Upgrade has removed interface 'b2_a0_V'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquadv2_ARADDR' width 7 differs from original width 5

-Upgraded port 's_axi_biquadv2_AWADDR' width 7 differs from original width 5

-Upgrade has removed port 'a1_a0_V'

-Upgrade has removed port 'a2_a0_V'

-Upgrade has removed port 'b0_a0_V'

-Upgrade has removed port 'b1_a0_V'

-Upgrade has removed port 'b2_a0_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 21:50:57 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquadv2coeffs_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquadv2coeffs_0_0 (xilinx.com:hls:Biquadv2coeffs:1.0) from (Rev. 2113877495) to (Rev. 2113877510)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 21:36:07 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquadv2coeffs_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquadv2coeffs_0_1 (xilinx.com:hls:Biquadv2coeffs:1.0) from (Rev. 2113877426) to (Rev. 2113877495)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquadv2coeffs_0_1'.


-Upgrade has removed interface 'interrupt'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquadv2coeffs_0_1'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 20:22:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877393) to (Rev. 2113877422)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_1_0'.


-Upgrade has removed interface 's_axi_coeffs'

-Upgrade has added interface 'a1_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'a2_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b0_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b1_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b2_a0_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_1_0'. These changes may impact your design.


-Upgrade has removed port 's_axi_coeffs_ARADDR'

-Upgrade has removed port 's_axi_coeffs_ARREADY'

-Upgrade has removed port 's_axi_coeffs_ARVALID'

-Upgrade has removed port 's_axi_coeffs_AWADDR'

-Upgrade has removed port 's_axi_coeffs_AWREADY'

-Upgrade has removed port 's_axi_coeffs_AWVALID'

-Upgrade has removed port 's_axi_coeffs_BREADY'

-Upgrade has removed port 's_axi_coeffs_BRESP'

-Upgrade has removed port 's_axi_coeffs_BVALID'

-Upgrade has removed port 's_axi_coeffs_RDATA'

-Upgrade has removed port 's_axi_coeffs_RREADY'

-Upgrade has removed port 's_axi_coeffs_RRESP'

-Upgrade has removed port 's_axi_coeffs_RVALID'

-Upgrade has removed port 's_axi_coeffs_WDATA'

-Upgrade has removed port 's_axi_coeffs_WREADY'

-Upgrade has removed port 's_axi_coeffs_WSTRB'

-Upgrade has removed port 's_axi_coeffs_WVALID'

-Upgrade has added port 'a1_a0_V'

-Upgrade has added port 'a2_a0_V'

-Upgrade has added port 'b0_a0_V'

-Upgrade has added port 'b1_a0_V'

-Upgrade has added port 'b2_a0_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 20:22:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877393) to (Rev. 2113877422)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_0_0'.


-Upgrade has removed interface 's_axi_coeffs'

-Upgrade has added interface 'a1_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'a2_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b0_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b1_a0_V' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b2_a0_V' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_0_0'. These changes may impact your design.


-Upgrade has removed port 's_axi_coeffs_ARADDR'

-Upgrade has removed port 's_axi_coeffs_ARREADY'

-Upgrade has removed port 's_axi_coeffs_ARVALID'

-Upgrade has removed port 's_axi_coeffs_AWADDR'

-Upgrade has removed port 's_axi_coeffs_AWREADY'

-Upgrade has removed port 's_axi_coeffs_AWVALID'

-Upgrade has removed port 's_axi_coeffs_BREADY'

-Upgrade has removed port 's_axi_coeffs_BRESP'

-Upgrade has removed port 's_axi_coeffs_BVALID'

-Upgrade has removed port 's_axi_coeffs_RDATA'

-Upgrade has removed port 's_axi_coeffs_RREADY'

-Upgrade has removed port 's_axi_coeffs_RRESP'

-Upgrade has removed port 's_axi_coeffs_RVALID'

-Upgrade has removed port 's_axi_coeffs_WDATA'

-Upgrade has removed port 's_axi_coeffs_WREADY'

-Upgrade has removed port 's_axi_coeffs_WSTRB'

-Upgrade has removed port 's_axi_coeffs_WVALID'

-Upgrade has added port 'a1_a0_V'

-Upgrade has added port 'a2_a0_V'

-Upgrade has added port 'b0_a0_V'

-Upgrade has added port 'b1_a0_V'

-Upgrade has added port 'b2_a0_V'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:54:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877386) to (Rev. 2113877393)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:54:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877386) to (Rev. 2113877393)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:47:13 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877350) to (Rev. 2113877386)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:47:13 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877350) to (Rev. 2113877386)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:11:32 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877321) to (Rev. 2113877350)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_1_0'.


-Upgrade has added interface 's_axi_coeffs' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_1_0'. These changes may impact your design.


-Upgrade has added port 's_axi_coeffs_ARADDR'

-Upgrade has added port 's_axi_coeffs_ARREADY'

-Upgrade has added port 's_axi_coeffs_ARVALID'

-Upgrade has added port 's_axi_coeffs_AWADDR'

-Upgrade has added port 's_axi_coeffs_AWREADY'

-Upgrade has added port 's_axi_coeffs_AWVALID'

-Upgrade has added port 's_axi_coeffs_BREADY'

-Upgrade has added port 's_axi_coeffs_BRESP'

-Upgrade has added port 's_axi_coeffs_BVALID'

-Upgrade has added port 's_axi_coeffs_RDATA'

-Upgrade has added port 's_axi_coeffs_RREADY'

-Upgrade has added port 's_axi_coeffs_RRESP'

-Upgrade has added port 's_axi_coeffs_RVALID'

-Upgrade has added port 's_axi_coeffs_WDATA'

-Upgrade has added port 's_axi_coeffs_WREADY'

-Upgrade has added port 's_axi_coeffs_WSTRB'

-Upgrade has added port 's_axi_coeffs_WVALID'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 19:11:32 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113877321) to (Rev. 2113877350)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_biquadv2_0_0'.


-Upgrade has added interface 's_axi_coeffs' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_biquadv2_0_0'. These changes may impact your design.


-Upgrade has added port 's_axi_coeffs_ARADDR'

-Upgrade has added port 's_axi_coeffs_ARREADY'

-Upgrade has added port 's_axi_coeffs_ARVALID'

-Upgrade has added port 's_axi_coeffs_AWADDR'

-Upgrade has added port 's_axi_coeffs_AWREADY'

-Upgrade has added port 's_axi_coeffs_AWVALID'

-Upgrade has added port 's_axi_coeffs_BREADY'

-Upgrade has added port 's_axi_coeffs_BRESP'

-Upgrade has added port 's_axi_coeffs_BVALID'

-Upgrade has added port 's_axi_coeffs_RDATA'

-Upgrade has added port 's_axi_coeffs_RREADY'

-Upgrade has added port 's_axi_coeffs_RRESP'

-Upgrade has added port 's_axi_coeffs_RVALID'

-Upgrade has added port 's_axi_coeffs_WDATA'

-Upgrade has added port 's_axi_coeffs_WREADY'

-Upgrade has added port 's_axi_coeffs_WSTRB'

-Upgrade has added port 's_axi_coeffs_WVALID'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 18:41:36 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874147) to (Rev. 2113877321)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 22 18:41:36 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874147) to (Rev. 2113877321)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 13:48:01 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874126) to (Rev. 2113874147)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 13:48:01 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874126) to (Rev. 2113874147)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 13:26:43 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874088) to (Rev. 2113874126)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 13:26:43 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874088) to (Rev. 2113874126)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 12:50:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874047) to (Rev. 2113874088)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 12:50:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874047) to (Rev. 2113874088)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 12:07:59 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874021) to (Rev. 2113874047)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 12:07:59 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113874021) to (Rev. 2113874047)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 11:43:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_1_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113872826) to (Rev. 2113874021)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 20 11:43:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_biquadv2_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_biquadv2_0_0 (xilinx.com:hls:biquadv2:1.0) from (Rev. 2113872826) to (Rev. 2113874021)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 15:09:11 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872774) to (Rev. 2113872788)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 15:09:11 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872774) to (Rev. 2113872788)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:55:48 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872765) to (Rev. 2113872774)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:55:48 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872765) to (Rev. 2113872774)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:46:08 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872746) to (Rev. 2113872765)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:46:08 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872746) to (Rev. 2113872765)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:27:11 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872732) to (Rev. 2113872746)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:27:11 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872732) to (Rev. 2113872746)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:12:46 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872678) to (Rev. 2113872732)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 14:12:46 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872678) to (Rev. 2113872732)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 13:19:23 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872670) to (Rev. 2113872678)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 13:19:23 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872670) to (Rev. 2113872678)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 13:11:06 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872650) to (Rev. 2113872670)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 13:11:06 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872650) to (Rev. 2113872670)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:51:04 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872639) to (Rev. 2113872650)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:51:04 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872639) to (Rev. 2113872650)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:39:24 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872624) to (Rev. 2113872639)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:39:24 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113872624) to (Rev. 2113872639)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:24:31 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871958) to (Rev. 2113872624)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 12:24:31 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871958) to (Rev. 2113872624)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 01:19:08 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871947) to (Rev. 2113871958)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 01:19:08 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871947) to (Rev. 2113871958)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 01:07:37 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871914) to (Rev. 2113871947)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 01:07:37 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871914) to (Rev. 2113871947)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 00:35:02 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871848) to (Rev. 2113871914)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 19 00:35:02 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871848) to (Rev. 2113871914)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:29:12 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871841) to (Rev. 2113871848)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:29:12 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871841) to (Rev. 2113871848)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:21:35 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871834) to (Rev. 2113871841)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_1_0'. These changes may impact your design.


-Upgraded port 's_axi_biquad_io_ARADDR' width 6 differs from original width 5

-Upgraded port 's_axi_biquad_io_AWADDR' width 6 differs from original width 5


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value '5' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_BIQUAD_IO_ADDR_WIDTH)' for BD Cell 'system_Biquad_1_0'. Value '5' is out of the range (6,32)
.Restoring to an old valid value of '6'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_1_0
set_property -dict "\
  CONFIG.C_S_AXI_BIQUAD_IO_ADDR_WIDTH {5} \
  CONFIG.Component_Name {system_Biquad_1_0} \
  CONFIG.S_AXI_BIQUAD_IO.ADDR_WIDTH {5} \
  CONFIG.S_AXI_BIQUAD_IO.DATA_WIDTH {32} \
  CONFIG.S_AXI_BIQUAD_IO.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_BIQUAD_IO.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.aclk.ASSOCIATED_BUSIF {S_AXI_BIQUAD_IO} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips system_Biquad_1_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:21:35 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871834) to (Rev. 2113871841)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgraded port 's_axi_biquad_io_ARADDR' width 6 differs from original width 5

-Upgraded port 's_axi_biquad_io_AWADDR' width 6 differs from original width 5


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value '5' on parameter 'Address width' due to the following failure - 
Validation failed for parameter 'Address width(C_S_AXI_BIQUAD_IO_ADDR_WIDTH)' for BD Cell 'system_Biquad_0_0'. Value '5' is out of the range (6,32)
.Restoring to an old valid value of '6'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_0
set_property -dict "\
  CONFIG.C_S_AXI_BIQUAD_IO_ADDR_WIDTH {5} \
  CONFIG.Component_Name {system_Biquad_0_0} \
  CONFIG.S_AXI_BIQUAD_IO.ADDR_WIDTH {5} \
  CONFIG.S_AXI_BIQUAD_IO.DATA_WIDTH {32} \
  CONFIG.S_AXI_BIQUAD_IO.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_BIQUAD_IO.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.aclk.ASSOCIATED_BUSIF {S_AXI_BIQUAD_IO} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips system_Biquad_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:16:12 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_1_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_1_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871824) to (Rev. 2113871834)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 23:16:12 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871824) to (Rev. 2113871834)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:13:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871769) to (Rev. 2113871772)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has added port 'interrupt_r'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:13:03 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871769) to (Rev. 2113871772)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has added port 'interrupt_r'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:10:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871765) to (Rev. 2113871769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_1'.


-Upgrade has removed interface 'inData'

-Upgrade has removed interface 'outData'

-Upgrade has added interface 'S_AXI_BIQUAD_IO' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has removed port 'inClk'

-Upgrade has removed port 'inData'

-Upgrade has removed port 'inReset'

-Upgrade has removed port 'outData'

-Upgrade has added port 'aclk'

-Upgrade has added port 'aresetn'

-Upgrade has added port 's_axi_biquad_io_ARADDR'

-Upgrade has added port 's_axi_biquad_io_ARREADY'

-Upgrade has added port 's_axi_biquad_io_ARVALID'

-Upgrade has added port 's_axi_biquad_io_AWADDR'

-Upgrade has added port 's_axi_biquad_io_AWREADY'

-Upgrade has added port 's_axi_biquad_io_AWVALID'

-Upgrade has added port 's_axi_biquad_io_BREADY'

-Upgrade has added port 's_axi_biquad_io_BRESP'

-Upgrade has added port 's_axi_biquad_io_BVALID'

-Upgrade has added port 's_axi_biquad_io_RDATA'

-Upgrade has added port 's_axi_biquad_io_RREADY'

-Upgrade has added port 's_axi_biquad_io_RRESP'

-Upgrade has added port 's_axi_biquad_io_RVALID'

-Upgrade has added port 's_axi_biquad_io_WDATA'

-Upgrade has added port 's_axi_biquad_io_WREADY'

-Upgrade has added port 's_axi_biquad_io_WSTRB'

-Upgrade has added port 's_axi_biquad_io_WVALID'


4. Customization warnings
-------------------------

Parameter 'clk_period' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '10.000000'

Parameter 'machine' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '64'

Parameter 'combinational' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '0'

Parameter 'latency' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '0'

Parameter 'II' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to 'x'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_1
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_1} " [get_ips system_Biquad_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:10:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871765) to (Rev. 2113871769)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_0'.


-Upgrade has removed interface 'inData'

-Upgrade has removed interface 'outData'

-Upgrade has added interface 'S_AXI_BIQUAD_IO' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has removed port 'inClk'

-Upgrade has removed port 'inData'

-Upgrade has removed port 'inReset'

-Upgrade has removed port 'outData'

-Upgrade has added port 'aclk'

-Upgrade has added port 'aresetn'

-Upgrade has added port 's_axi_biquad_io_ARADDR'

-Upgrade has added port 's_axi_biquad_io_ARREADY'

-Upgrade has added port 's_axi_biquad_io_ARVALID'

-Upgrade has added port 's_axi_biquad_io_AWADDR'

-Upgrade has added port 's_axi_biquad_io_AWREADY'

-Upgrade has added port 's_axi_biquad_io_AWVALID'

-Upgrade has added port 's_axi_biquad_io_BREADY'

-Upgrade has added port 's_axi_biquad_io_BRESP'

-Upgrade has added port 's_axi_biquad_io_BVALID'

-Upgrade has added port 's_axi_biquad_io_RDATA'

-Upgrade has added port 's_axi_biquad_io_RREADY'

-Upgrade has added port 's_axi_biquad_io_RRESP'

-Upgrade has added port 's_axi_biquad_io_RVALID'

-Upgrade has added port 's_axi_biquad_io_WDATA'

-Upgrade has added port 's_axi_biquad_io_WREADY'

-Upgrade has added port 's_axi_biquad_io_WSTRB'

-Upgrade has added port 's_axi_biquad_io_WVALID'


4. Customization warnings
-------------------------

Parameter 'clk_period' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '10.000000'

Parameter 'machine' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '64'

Parameter 'combinational' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '0'

Parameter 'latency' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '0'

Parameter 'II' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to 'x'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_0
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_0} " [get_ips system_Biquad_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:06:59 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871764) to (Rev. 2113871765)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:06:58 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871764) to (Rev. 2113871765)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:04:30 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871759) to (Rev. 2113871764)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 22:04:30 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871759) to (Rev. 2113871764)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:59:35 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871740) to (Rev. 2113871759)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:59:35 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871740) to (Rev. 2113871759)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:40:53 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871734) to (Rev. 2113871740)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_1'.


-Upgrade has removed interface 'input_r'

-Upgrade has removed interface 'output_r'

-Upgrade has added interface 'inData' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outData' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has removed port 'input_r'

-Upgrade has removed port 'output_r'

-Upgrade has added port 'inData'

-Upgrade has added port 'outData'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:40:53 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871734) to (Rev. 2113871740)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_0'.


-Upgrade has removed interface 'input_r'

-Upgrade has removed interface 'output_r'

-Upgrade has added interface 'inData' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'outData' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has removed port 'input_r'

-Upgrade has removed port 'output_r'

-Upgrade has added port 'inData'

-Upgrade has added port 'outData'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:34:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871722) to (Rev. 2113871734)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_1'.


-Upgrade has removed interface 'S_AXI_BIQUAD_IO'

-Upgrade has removed interface 'aclk'

-Upgrade has removed interface 'aresetn'

-Upgrade has added interface 'input_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'output_r' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has removed port 'aclk'

-Upgrade has removed port 'aresetn'

-Upgrade has removed port 'interrupt_r'

-Upgrade has removed port 's_axi_biquad_io_ARADDR'

-Upgrade has removed port 's_axi_biquad_io_ARREADY'

-Upgrade has removed port 's_axi_biquad_io_ARVALID'

-Upgrade has removed port 's_axi_biquad_io_AWADDR'

-Upgrade has removed port 's_axi_biquad_io_AWREADY'

-Upgrade has removed port 's_axi_biquad_io_AWVALID'

-Upgrade has removed port 's_axi_biquad_io_BREADY'

-Upgrade has removed port 's_axi_biquad_io_BRESP'

-Upgrade has removed port 's_axi_biquad_io_BVALID'

-Upgrade has removed port 's_axi_biquad_io_RDATA'

-Upgrade has removed port 's_axi_biquad_io_RREADY'

-Upgrade has removed port 's_axi_biquad_io_RRESP'

-Upgrade has removed port 's_axi_biquad_io_RVALID'

-Upgrade has removed port 's_axi_biquad_io_WDATA'

-Upgrade has removed port 's_axi_biquad_io_WREADY'

-Upgrade has removed port 's_axi_biquad_io_WSTRB'

-Upgrade has removed port 's_axi_biquad_io_WVALID'

-Upgrade has added port 'inClk'

-Upgrade has added port 'inReset'

-Upgrade has added port 'input_r'

-Upgrade has added port 'output_r'


4. Customization warnings
-------------------------

Parameter 'C_S_AXI_BIQUAD_IO_ADDR_WIDTH' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '5'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_1
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_1} " [get_ips system_Biquad_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:34:20 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871722) to (Rev. 2113871734)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_0'.


-Upgrade has removed interface 'S_AXI_BIQUAD_IO'

-Upgrade has removed interface 'aclk'

-Upgrade has removed interface 'aresetn'

-Upgrade has added interface 'input_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'output_r' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has removed port 'aclk'

-Upgrade has removed port 'aresetn'

-Upgrade has removed port 'interrupt_r'

-Upgrade has removed port 's_axi_biquad_io_ARADDR'

-Upgrade has removed port 's_axi_biquad_io_ARREADY'

-Upgrade has removed port 's_axi_biquad_io_ARVALID'

-Upgrade has removed port 's_axi_biquad_io_AWADDR'

-Upgrade has removed port 's_axi_biquad_io_AWREADY'

-Upgrade has removed port 's_axi_biquad_io_AWVALID'

-Upgrade has removed port 's_axi_biquad_io_BREADY'

-Upgrade has removed port 's_axi_biquad_io_BRESP'

-Upgrade has removed port 's_axi_biquad_io_BVALID'

-Upgrade has removed port 's_axi_biquad_io_RDATA'

-Upgrade has removed port 's_axi_biquad_io_RREADY'

-Upgrade has removed port 's_axi_biquad_io_RRESP'

-Upgrade has removed port 's_axi_biquad_io_RVALID'

-Upgrade has removed port 's_axi_biquad_io_WDATA'

-Upgrade has removed port 's_axi_biquad_io_WREADY'

-Upgrade has removed port 's_axi_biquad_io_WSTRB'

-Upgrade has removed port 's_axi_biquad_io_WVALID'

-Upgrade has added port 'inClk'

-Upgrade has added port 'inReset'

-Upgrade has added port 'input_r'

-Upgrade has added port 'output_r'


4. Customization warnings
-------------------------

Parameter 'C_S_AXI_BIQUAD_IO_ADDR_WIDTH' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '5'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_0
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_0} " [get_ips system_Biquad_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:22:34 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871712) to (Rev. 2113871722)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_1'.


-Upgrade has removed interface 'input_r'

-Upgrade has removed interface 'interrupt_r'

-Upgrade has removed interface 'output_r'

-Upgrade has added interface 'S_AXI_BIQUAD_IO' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has removed port 'inClk'

-Upgrade has removed port 'inReset'

-Upgrade has removed port 'input_r'

-Upgrade has removed port 'output_r'

-Upgrade has added port 'aclk'

-Upgrade has added port 'aresetn'

-Upgrade has added port 's_axi_biquad_io_ARADDR'

-Upgrade has added port 's_axi_biquad_io_ARREADY'

-Upgrade has added port 's_axi_biquad_io_ARVALID'

-Upgrade has added port 's_axi_biquad_io_AWADDR'

-Upgrade has added port 's_axi_biquad_io_AWREADY'

-Upgrade has added port 's_axi_biquad_io_AWVALID'

-Upgrade has added port 's_axi_biquad_io_BREADY'

-Upgrade has added port 's_axi_biquad_io_BRESP'

-Upgrade has added port 's_axi_biquad_io_BVALID'

-Upgrade has added port 's_axi_biquad_io_RDATA'

-Upgrade has added port 's_axi_biquad_io_RREADY'

-Upgrade has added port 's_axi_biquad_io_RRESP'

-Upgrade has added port 's_axi_biquad_io_RVALID'

-Upgrade has added port 's_axi_biquad_io_WDATA'

-Upgrade has added port 's_axi_biquad_io_WREADY'

-Upgrade has added port 's_axi_biquad_io_WSTRB'

-Upgrade has added port 's_axi_biquad_io_WVALID'


4. Customization warnings
-------------------------

Parameter 'clk_period' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '10.000000'

Parameter 'machine' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '64'

Parameter 'combinational' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '0'

Parameter 'latency' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '0'

Parameter 'II' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to 'x'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_1
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_1} " [get_ips system_Biquad_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:22:34 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871712) to (Rev. 2113871722)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_0'.


-Upgrade has removed interface 'input_r'

-Upgrade has removed interface 'interrupt_r'

-Upgrade has removed interface 'output_r'

-Upgrade has added interface 'S_AXI_BIQUAD_IO' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has removed port 'inClk'

-Upgrade has removed port 'inReset'

-Upgrade has removed port 'input_r'

-Upgrade has removed port 'output_r'

-Upgrade has added port 'aclk'

-Upgrade has added port 'aresetn'

-Upgrade has added port 's_axi_biquad_io_ARADDR'

-Upgrade has added port 's_axi_biquad_io_ARREADY'

-Upgrade has added port 's_axi_biquad_io_ARVALID'

-Upgrade has added port 's_axi_biquad_io_AWADDR'

-Upgrade has added port 's_axi_biquad_io_AWREADY'

-Upgrade has added port 's_axi_biquad_io_AWVALID'

-Upgrade has added port 's_axi_biquad_io_BREADY'

-Upgrade has added port 's_axi_biquad_io_BRESP'

-Upgrade has added port 's_axi_biquad_io_BVALID'

-Upgrade has added port 's_axi_biquad_io_RDATA'

-Upgrade has added port 's_axi_biquad_io_RREADY'

-Upgrade has added port 's_axi_biquad_io_RRESP'

-Upgrade has added port 's_axi_biquad_io_RVALID'

-Upgrade has added port 's_axi_biquad_io_WDATA'

-Upgrade has added port 's_axi_biquad_io_WREADY'

-Upgrade has added port 's_axi_biquad_io_WSTRB'

-Upgrade has added port 's_axi_biquad_io_WVALID'


4. Customization warnings
-------------------------

Parameter 'clk_period' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '10.000000'

Parameter 'machine' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '64'

Parameter 'combinational' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '0'

Parameter 'latency' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '0'

Parameter 'II' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to 'x'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_0
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_0} " [get_ips system_Biquad_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:13:39 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871399) to (Rev. 2113871712)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_1'.


-Upgrade has removed interface 'S_AXI_SLV0'

-Upgrade has removed interface 'aclk'

-Upgrade has removed interface 'aresetn'

-Upgrade has added interface 'input_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'interrupt_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'output_r' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_1'. These changes may impact your design.


-Upgrade has removed port 'aclk'

-Upgrade has removed port 'aresetn'

-Upgrade has removed port 's_axi_slv0_ARADDR'

-Upgrade has removed port 's_axi_slv0_ARREADY'

-Upgrade has removed port 's_axi_slv0_ARVALID'

-Upgrade has removed port 's_axi_slv0_AWADDR'

-Upgrade has removed port 's_axi_slv0_AWREADY'

-Upgrade has removed port 's_axi_slv0_AWVALID'

-Upgrade has removed port 's_axi_slv0_BREADY'

-Upgrade has removed port 's_axi_slv0_BRESP'

-Upgrade has removed port 's_axi_slv0_BVALID'

-Upgrade has removed port 's_axi_slv0_RDATA'

-Upgrade has removed port 's_axi_slv0_RREADY'

-Upgrade has removed port 's_axi_slv0_RRESP'

-Upgrade has removed port 's_axi_slv0_RVALID'

-Upgrade has removed port 's_axi_slv0_WDATA'

-Upgrade has removed port 's_axi_slv0_WREADY'

-Upgrade has removed port 's_axi_slv0_WSTRB'

-Upgrade has removed port 's_axi_slv0_WVALID'

-Upgrade has added port 'inClk'

-Upgrade has added port 'inReset'

-Upgrade has added port 'input_r'

-Upgrade has added port 'output_r'


4. Customization warnings
-------------------------

Parameter 'C_S_AXI_SLV0_ADDR_WIDTH' is no longer present on the upgraded IP 'system_Biquad_0_1', and cannot be set to '5'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_1
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_1} " [get_ips system_Biquad_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 21:13:39 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_Biquad_0_0 (xilinx.com:hls:Biquad:1.0) from (Rev. 2113871399) to (Rev. 2113871712)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_Biquad_0_0'.


-Upgrade has removed interface 'S_AXI_SLV0'

-Upgrade has removed interface 'aclk'

-Upgrade has removed interface 'aresetn'

-Upgrade has added interface 'input_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'interrupt_r' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'output_r' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_Biquad_0_0'. These changes may impact your design.


-Upgrade has removed port 'aclk'

-Upgrade has removed port 'aresetn'

-Upgrade has removed port 's_axi_slv0_ARADDR'

-Upgrade has removed port 's_axi_slv0_ARREADY'

-Upgrade has removed port 's_axi_slv0_ARVALID'

-Upgrade has removed port 's_axi_slv0_AWADDR'

-Upgrade has removed port 's_axi_slv0_AWREADY'

-Upgrade has removed port 's_axi_slv0_AWVALID'

-Upgrade has removed port 's_axi_slv0_BREADY'

-Upgrade has removed port 's_axi_slv0_BRESP'

-Upgrade has removed port 's_axi_slv0_BVALID'

-Upgrade has removed port 's_axi_slv0_RDATA'

-Upgrade has removed port 's_axi_slv0_RREADY'

-Upgrade has removed port 's_axi_slv0_RRESP'

-Upgrade has removed port 's_axi_slv0_RVALID'

-Upgrade has removed port 's_axi_slv0_WDATA'

-Upgrade has removed port 's_axi_slv0_WREADY'

-Upgrade has removed port 's_axi_slv0_WSTRB'

-Upgrade has removed port 's_axi_slv0_WVALID'

-Upgrade has added port 'inClk'

-Upgrade has added port 'inReset'

-Upgrade has added port 'input_r'

-Upgrade has added port 'output_r'


4. Customization warnings
-------------------------

Parameter 'C_S_AXI_SLV0_ADDR_WIDTH' is no longer present on the upgraded IP 'system_Biquad_0_0', and cannot be set to '5'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:Biquad:1.0 -user_name system_Biquad_0_0
set_property -dict "\
  CONFIG.Component_Name {system_Biquad_0_0} " [get_ips system_Biquad_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 16:29:27 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_Biquad_0_1'

1. Summary
----------

SUCCESS in the conversion of system_Biquad_0_1 (xilinx.com:hls:Biquad:1.0 (Rev. 2113871399)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 17 20:34:44 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010171931) to (Rev. 2010172033)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 17 19:33:10 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010171919) to (Rev. 2010171931)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 17 19:20:22 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010142018) to (Rev. 2010171919)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 14 20:19:02 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010142015) to (Rev. 2010142018)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_ADVIOS_0_1'.


-Upgrade has removed interface 'S_AXI_SLV1'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_ADVIOS_0_1'. These changes may impact your design.


-Upgrade has removed port 's_axi_slv1_ARADDR'

-Upgrade has removed port 's_axi_slv1_ARREADY'

-Upgrade has removed port 's_axi_slv1_ARVALID'

-Upgrade has removed port 's_axi_slv1_AWADDR'

-Upgrade has removed port 's_axi_slv1_AWREADY'

-Upgrade has removed port 's_axi_slv1_AWVALID'

-Upgrade has removed port 's_axi_slv1_BREADY'

-Upgrade has removed port 's_axi_slv1_BRESP'

-Upgrade has removed port 's_axi_slv1_BVALID'

-Upgrade has removed port 's_axi_slv1_RDATA'

-Upgrade has removed port 's_axi_slv1_RREADY'

-Upgrade has removed port 's_axi_slv1_RRESP'

-Upgrade has removed port 's_axi_slv1_RVALID'

-Upgrade has removed port 's_axi_slv1_WDATA'

-Upgrade has removed port 's_axi_slv1_WREADY'

-Upgrade has removed port 's_axi_slv1_WSTRB'

-Upgrade has removed port 's_axi_slv1_WVALID'


4. Customization warnings
-------------------------

Parameter 'C_S_AXI_SLV1_ADDR_WIDTH' is no longer present on the upgraded IP 'system_ADVIOS_0_1', and cannot be set to '5'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv LED_STUFF:hls:ADVIOS:1.0 -user_name system_ADVIOS_0_1
set_property -dict "\
  CONFIG.C_S_AXI_SLV0_ADDR_WIDTH {5} \
  CONFIG.Component_Name {system_ADVIOS_0_1} \
  CONFIG.S_AXI_SLV0.ADDR_WIDTH {5} \
  CONFIG.S_AXI_SLV0.DATA_WIDTH {32} \
  CONFIG.S_AXI_SLV0.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_SLV0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.aclk.ASSOCIATED_BUSIF {S_AXI_SLV0:S_AXI_SLV1} \
  CONFIG.aclk.ASSOCIATED_RESET {aresetn} \
  CONFIG.aresetn.POLARITY {ACTIVE_LOW} " [get_ips system_ADVIOS_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 14 20:16:23 2024
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010142011) to (Rev. 2010142015)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_ADVIOS_0_1'.


-Upgrade has added interface 'S_AXI_SLV1' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_ADVIOS_0_1'. These changes may impact your design.


-Upgrade has removed port 'inReset'

-Upgrade has added port 's_axi_slv1_ARADDR'

-Upgrade has added port 's_axi_slv1_ARREADY'

-Upgrade has added port 's_axi_slv1_ARVALID'

-Upgrade has added port 's_axi_slv1_AWADDR'

-Upgrade has added port 's_axi_slv1_AWREADY'

-Upgrade has added port 's_axi_slv1_AWVALID'

-Upgrade has added port 's_axi_slv1_BREADY'

-Upgrade has added port 's_axi_slv1_BRESP'

-Upgrade has added port 's_axi_slv1_BVALID'

-Upgrade has added port 's_axi_slv1_RDATA'

-Upgrade has added port 's_axi_slv1_RREADY'

-Upgrade has added port 's_axi_slv1_RRESP'

-Upgrade has added port 's_axi_slv1_RVALID'

-Upgrade has added port 's_axi_slv1_WDATA'

-Upgrade has added port 's_axi_slv1_WREADY'

-Upgrade has added port 's_axi_slv1_WSTRB'

-Upgrade has added port 's_axi_slv1_WVALID'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 14 20:13:34 2020
| Host         : Jeppe running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ADVIOS_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_ADVIOS_0_1 (LED_STUFF:hls:ADVIOS:1.0) from (Rev. 2010121622) to (Rev. 2010142011)

