
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+612 (git sha1 c6d8692c, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `top_UI.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: top_UI.v
Parsing Verilog input from `top_UI.v' to AST representation.
Generating RTLIL representation for module `\top_UI'.
Successfully finished Verilog frontend.

-- Parsing `UI.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: UI.v
Parsing Verilog input from `UI.v' to AST representation.
Generating RTLIL representation for module `\UI'.
Successfully finished Verilog frontend.

-- Parsing `BinToLCD.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: BinToLCD.v
Parsing Verilog input from `BinToLCD.v' to AST representation.
Generating RTLIL representation for module `\BinToLCD'.
Successfully finished Verilog frontend.

-- Parsing `lcd_defines.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: lcd_defines.v
Parsing Verilog input from `lcd_defines.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `lcd_display.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: lcd_display.v
Parsing Verilog input from `lcd_display.v' to AST representation.
Generating RTLIL representation for module `\lcd'.
Successfully finished Verilog frontend.

-- Parsing `delay_counter.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: delay_counter.v
Parsing Verilog input from `delay_counter.v' to AST representation.
Generating RTLIL representation for module `\delay_counter'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top_UI -json yosysout_UI.json' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `$__ICE40_FULL_ADDER'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             \delay_counter
Used module:         \BinToLCD

7.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\delay_counter'.
Parameter \counter_width = 20
Generating RTLIL representation for module `$paramod\delay_counter\counter_width=20'.

7.2.3. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD

7.2.4. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD
Removing unused module `\delay_counter'.
Removed 1 unused modules.
Mapping positional arguments of cell UI.LCD (lcd).
Mapping positional arguments of cell UI.diplay_number (BinToLCD).
Mapping positional arguments of cell top_UI.UI_inst (UI).
Warning: Resizing cell port lcd.ram40_4kinst_physical.WDATA from 8 bits to 16 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RADDR from 32 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RDATA from 8 bits to 16 bits.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$delay_counter.v:62$195 in module $paramod\delay_counter\counter_width=20.
Marked 1 switch rules as full_case in process $proc$lcd_display.v:434$169 in module lcd.
Marked 4 switch rules as full_case in process $proc$lcd_display.v:218$161 in module lcd.
Removed 1 dead cases from process $proc$BinToLCD.v:34$86 in module BinToLCD.
Marked 20 switch rules as full_case in process $proc$BinToLCD.v:34$86 in module BinToLCD.
Marked 5 switch rules as full_case in process $proc$UI.v:129$24 in module UI.
Removed a total of 1 dead cases.

7.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 49 assignments to connections.

7.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lcd.$proc$lcd_display.v:200$183'.
  Set init value: \tx_delay_load = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:199$182'.
  Set init value: \main_delay_load = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:195$181'.
  Set init value: \tx_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$lcd_display.v:194$180'.
  Set init value: \main_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$lcd_display.v:169$179'.
  Set init value: \LCD_E1 = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:168$178'.
  Set init value: \LCD_E0 = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:167$177'.
  Set init value: \SF_D1 = 4'0000
Found init rule in `\lcd.$proc$lcd_display.v:166$176'.
  Set init value: \SF_D0 = 4'0000
Found init rule in `\lcd.$proc$lcd_display.v:105$175'.
  Set init value: \pos = 0
Found init rule in `\lcd.$proc$lcd_display.v:104$174'.
  Set init value: \display_state = 5'00000
Found init rule in `\lcd.$proc$lcd_display.v:76$173'.
  Set init value: \tx_done = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:73$172'.
  Set init value: \tx_state = 3'110
Found init rule in `\BinToLCD.$proc$BinToLCD.v:26$137'.
  Set init value: \dec = 4'0000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:25$136'.
  Set init value: \summand = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:25$135'.
  Set init value: \lastacc = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:25$134'.
  Set init value: \rest = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:24$133'.
  Set init value: \acc = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:22$132'.
  Set init value: \pos = 5'00000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:20$131'.
  Set init value: \updating = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:20$130'.
  Set init value: \lastupdate = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:18$129'.
  Set init value: \we = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:13$128'.
  Set init value: \dat = 8'00000000
Found init rule in `\UI.$proc$UI.v:69$83'.
  Set init value: \dispdone = 1'0
Found init rule in `\UI.$proc$UI.v:68$82'.
  Set init value: \disppos = 5'00000
Found init rule in `\UI.$proc$UI.v:67$81'.
  Set init value: \repaintS = 1'0
Found init rule in `\UI.$proc$UI.v:67$80'.
  Set init value: \weS = 1'0
Found init rule in `\UI.$proc$UI.v:66$79'.
  Set init value: \datS = 8'00000000
Found init rule in `\UI.$proc$UI.v:65$78'.
  Set init value: \ismagphase = 1'0
Found init rule in `\UI.$proc$UI.v:54$77'.
  Set init value: \state = 4'0000
Found init rule in `\UI.$proc$UI.v:51$76'.
  Set init value: \btnt3 = 1'0
Found init rule in `\UI.$proc$UI.v:51$75'.
  Set init value: \btnt2 = 1'0
Found init rule in `\UI.$proc$UI.v:51$74'.
  Set init value: \btnt1 = 1'0
Found init rule in `\UI.$proc$UI.v:51$73'.
  Set init value: \btnt0 = 1'0
Found init rule in `\UI.$proc$UI.v:50$72'.
  Set init value: \cnt3 = 22'0000000000000000000000
Found init rule in `\UI.$proc$UI.v:50$71'.
  Set init value: \cnt2 = 22'0000000000000000000000
Found init rule in `\UI.$proc$UI.v:50$70'.
  Set init value: \cnt1 = 22'0000000000000000000000
Found init rule in `\UI.$proc$UI.v:50$69'.
  Set init value: \cnt0 = 22'0000000000000000000000
Found init rule in `\UI.$proc$UI.v:49$68'.
  Set init value: \BP = 4'0000
Found init rule in `\UI.$proc$UI.v:42$67'.
  Set init value: \reset = 1'1
Found init rule in `\UI.$proc$UI.v:40$66'.
  Set init value: \number1 = 32'11111111111111111111111111110000
Found init rule in `\UI.$proc$UI.v:40$65'.
  Set init value: \count = 0
Found init rule in `\UI.$proc$UI.v:24$64'.
  Set init value: \refIO = 1'0
Found init rule in `\UI.$proc$UI.v:23$63'.
  Set init value: \refampl = 2'00
Found init rule in `\UI.$proc$UI.v:22$62'.
  Set init value: \reffreq = 3'000
Found init rule in `\UI.$proc$UI.v:21$61'.
  Set init value: \TC = 4'0000
Found init rule in `\UI.$proc$UI.v:20$60'.
  Set init value: \gain = 2'00

7.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\lcd.$proc$lcd_display.v:434$169'.
Found async reset \reset in `\lcd.$proc$lcd_display.v:218$161'.

7.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$195'.
     1/1: $0\counter[19:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:200$183'.
Creating decoders for process `\lcd.$proc$lcd_display.v:199$182'.
Creating decoders for process `\lcd.$proc$lcd_display.v:195$181'.
Creating decoders for process `\lcd.$proc$lcd_display.v:194$180'.
Creating decoders for process `\lcd.$proc$lcd_display.v:169$179'.
Creating decoders for process `\lcd.$proc$lcd_display.v:168$178'.
Creating decoders for process `\lcd.$proc$lcd_display.v:167$177'.
Creating decoders for process `\lcd.$proc$lcd_display.v:166$176'.
Creating decoders for process `\lcd.$proc$lcd_display.v:105$175'.
Creating decoders for process `\lcd.$proc$lcd_display.v:104$174'.
Creating decoders for process `\lcd.$proc$lcd_display.v:76$173'.
Creating decoders for process `\lcd.$proc$lcd_display.v:73$172'.
Creating decoders for process `\lcd.$proc$lcd_display.v:434$169'.
     1/6: $0\tx_delay_load[0:0]
     2/6: $0\tx_delay_value[19:0]
     3/6: $0\LCD_E0[0:0]
     4/6: $0\SF_D0[3:0]
     5/6: $0\tx_done[0:0]
     6/6: $0\tx_state[2:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:218$161'.
     1/7: $0\main_delay_value[19:0]
     2/7: $0\main_delay_load[0:0]
     3/7: $0\LCD_E1[0:0]
     4/7: $0\SF_D1[3:0]
     5/7: $0\display_state[4:0]
     6/7: $0\tx_byte[7:0]
     7/7: $0\pos[31:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:26$137'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:25$136'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:25$135'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:25$134'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:24$133'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:22$132'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:20$131'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:20$130'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:18$129'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:13$128'.
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:34$86'.
     1/28: $20\rest[31:0]
     2/28: $19\rest[31:0]
     3/28: $18\rest[31:0]
     4/28: $17\rest[31:0]
     5/28: $16\rest[31:0]
     6/28: $15\rest[31:0]
     7/28: $14\rest[31:0]
     8/28: $13\rest[31:0]
     9/28: $12\rest[31:0]
    10/28: $11\rest[31:0]
    11/28: $10\rest[31:0]
    12/28: $9\rest[31:0]
    13/28: $8\rest[31:0]
    14/28: $7\rest[31:0]
    15/28: $6\rest[31:0]
    16/28: $5\rest[31:0]
    17/28: $4\rest[31:0]
    18/28: $3\rest[31:0]
    19/28: $2\rest[31:0]
    20/28: $1\rest[31:0]
    21/28: $0\dec[3:0]
    22/28: $0\summand[31:0]
    23/28: $0\lastacc[31:0]
    24/28: $0\acc[32:0]
    25/28: $0\pos[4:0]
    26/28: $0\updating[0:0]
    27/28: $0\we[0:0]
    28/28: $0\dat[7:0]
Creating decoders for process `\UI.$proc$UI.v:69$83'.
Creating decoders for process `\UI.$proc$UI.v:68$82'.
Creating decoders for process `\UI.$proc$UI.v:67$81'.
Creating decoders for process `\UI.$proc$UI.v:67$80'.
Creating decoders for process `\UI.$proc$UI.v:66$79'.
Creating decoders for process `\UI.$proc$UI.v:65$78'.
Creating decoders for process `\UI.$proc$UI.v:54$77'.
Creating decoders for process `\UI.$proc$UI.v:51$76'.
Creating decoders for process `\UI.$proc$UI.v:51$75'.
Creating decoders for process `\UI.$proc$UI.v:51$74'.
Creating decoders for process `\UI.$proc$UI.v:51$73'.
Creating decoders for process `\UI.$proc$UI.v:50$72'.
Creating decoders for process `\UI.$proc$UI.v:50$71'.
Creating decoders for process `\UI.$proc$UI.v:50$70'.
Creating decoders for process `\UI.$proc$UI.v:50$69'.
Creating decoders for process `\UI.$proc$UI.v:49$68'.
Creating decoders for process `\UI.$proc$UI.v:42$67'.
Creating decoders for process `\UI.$proc$UI.v:40$66'.
Creating decoders for process `\UI.$proc$UI.v:40$65'.
Creating decoders for process `\UI.$proc$UI.v:24$64'.
Creating decoders for process `\UI.$proc$UI.v:23$63'.
Creating decoders for process `\UI.$proc$UI.v:22$62'.
Creating decoders for process `\UI.$proc$UI.v:21$61'.
Creating decoders for process `\UI.$proc$UI.v:20$60'.
Creating decoders for process `\UI.$proc$UI.v:129$24'.
     1/14: $0\state[3:0]
     2/14: $0\weS[0:0]
     3/14: $0\repaintS[0:0]
     4/14: $0\dispdone[0:0]
     5/14: $0\disppos[4:0]
     6/14: $0\datS[7:0]
     7/14: $0\ismagphase[0:0]
     8/14: $0\reset[0:0]
     9/14: $0\number1[31:0]
    10/14: $0\refIO[0:0]
    11/14: $0\refampl[1:0]
    12/14: $0\reffreq[2:0]
    13/14: $0\TC[3:0]
    14/14: $0\gain[1:0]
Creating decoders for process `\UI.$proc$UI.v:76$4'.
     1/12: $0\BP[3:0] [3]
     2/12: $0\BP[3:0] [2]
     3/12: $0\BP[3:0] [1]
     4/12: $0\BP[3:0] [0]
     5/12: $0\btnt3[0:0]
     6/12: $0\btnt2[0:0]
     7/12: $0\btnt1[0:0]
     8/12: $0\btnt0[0:0]
     9/12: $0\cnt3[21:0]
    10/12: $0\cnt2[21:0]
    11/12: $0\cnt1[21:0]
    12/12: $0\cnt0[21:0]

7.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\delay_counter\counter_width=20.\counter' using process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$195'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\lcd.\tx_state' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $adff cell `$procdff$1888' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\tx_done' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\lcd.\SF_D0' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\lcd.\LCD_E0' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_value' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_load' using process `\lcd.$proc$lcd_display.v:434$169'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\lcd.\pos' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\lcd.\tx_byte' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\lcd.\display_state' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $adff cell `$procdff$1896' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\SF_D1' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\lcd.\LCD_E1' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\lcd.\main_delay_value' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $adff cell `$procdff$1899' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\main_delay_load' using process `\lcd.$proc$lcd_display.v:218$161'.
  created $adff cell `$procdff$1900' with positive edge clock and positive level reset.
Creating register for signal `\BinToLCD.\dat' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1901' with positive edge clock.
Creating register for signal `\BinToLCD.\we' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\BinToLCD.\lastupdate' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\BinToLCD.\updating' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\BinToLCD.\pos' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1905' with positive edge clock.
Creating register for signal `\BinToLCD.\acc' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1906' with positive edge clock.
Creating register for signal `\BinToLCD.\rest' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1907' with positive edge clock.
Creating register for signal `\BinToLCD.\lastacc' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1908' with positive edge clock.
Creating register for signal `\BinToLCD.\summand' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1909' with positive edge clock.
Creating register for signal `\BinToLCD.\dec' using process `\BinToLCD.$proc$BinToLCD.v:34$86'.
  created $dff cell `$procdff$1910' with positive edge clock.
Creating register for signal `\UI.\gain' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\UI.\TC' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\UI.\reffreq' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\UI.\refampl' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\UI.\refIO' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\UI.\count' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\UI.\number1' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\UI.\reset' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\UI.\state' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\UI.\ismagphase' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\UI.\datS' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\UI.\weS' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\UI.\repaintS' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\UI.\disppos' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\UI.\dispdone' using process `\UI.$proc$UI.v:129$24'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\UI.\BP' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\UI.\cnt0' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\UI.\cnt1' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\UI.\cnt2' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\UI.\cnt3' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\UI.\btnt0' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\UI.\btnt1' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\UI.\btnt2' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\UI.\btnt3' using process `\UI.$proc$UI.v:76$4'.
  created $dff cell `$procdff$1934' with positive edge clock.

7.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$195'.
Removing empty process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$195'.
Removing empty process `lcd.$proc$lcd_display.v:200$183'.
Removing empty process `lcd.$proc$lcd_display.v:199$182'.
Removing empty process `lcd.$proc$lcd_display.v:195$181'.
Removing empty process `lcd.$proc$lcd_display.v:194$180'.
Removing empty process `lcd.$proc$lcd_display.v:169$179'.
Removing empty process `lcd.$proc$lcd_display.v:168$178'.
Removing empty process `lcd.$proc$lcd_display.v:167$177'.
Removing empty process `lcd.$proc$lcd_display.v:166$176'.
Removing empty process `lcd.$proc$lcd_display.v:105$175'.
Removing empty process `lcd.$proc$lcd_display.v:104$174'.
Removing empty process `lcd.$proc$lcd_display.v:76$173'.
Removing empty process `lcd.$proc$lcd_display.v:73$172'.
Found and cleaned up 8 empty switches in `\lcd.$proc$lcd_display.v:434$169'.
Removing empty process `lcd.$proc$lcd_display.v:434$169'.
Found and cleaned up 22 empty switches in `\lcd.$proc$lcd_display.v:218$161'.
Removing empty process `lcd.$proc$lcd_display.v:218$161'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:26$137'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:25$136'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:25$135'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:25$134'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:24$133'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:22$132'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:20$131'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:20$130'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:18$129'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:13$128'.
Found and cleaned up 25 empty switches in `\BinToLCD.$proc$BinToLCD.v:34$86'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:34$86'.
Removing empty process `UI.$proc$UI.v:69$83'.
Removing empty process `UI.$proc$UI.v:68$82'.
Removing empty process `UI.$proc$UI.v:67$81'.
Removing empty process `UI.$proc$UI.v:67$80'.
Removing empty process `UI.$proc$UI.v:66$79'.
Removing empty process `UI.$proc$UI.v:65$78'.
Removing empty process `UI.$proc$UI.v:54$77'.
Removing empty process `UI.$proc$UI.v:51$76'.
Removing empty process `UI.$proc$UI.v:51$75'.
Removing empty process `UI.$proc$UI.v:51$74'.
Removing empty process `UI.$proc$UI.v:51$73'.
Removing empty process `UI.$proc$UI.v:50$72'.
Removing empty process `UI.$proc$UI.v:50$71'.
Removing empty process `UI.$proc$UI.v:50$70'.
Removing empty process `UI.$proc$UI.v:50$69'.
Removing empty process `UI.$proc$UI.v:49$68'.
Removing empty process `UI.$proc$UI.v:42$67'.
Removing empty process `UI.$proc$UI.v:40$66'.
Removing empty process `UI.$proc$UI.v:40$65'.
Removing empty process `UI.$proc$UI.v:24$64'.
Removing empty process `UI.$proc$UI.v:23$63'.
Removing empty process `UI.$proc$UI.v:22$62'.
Removing empty process `UI.$proc$UI.v:21$61'.
Removing empty process `UI.$proc$UI.v:20$60'.
Found and cleaned up 32 empty switches in `\UI.$proc$UI.v:129$24'.
Removing empty process `UI.$proc$UI.v:129$24'.
Found and cleaned up 12 empty switches in `\UI.$proc$UI.v:76$4'.
Removing empty process `UI.$proc$UI.v:76$4'.
Cleaned up 100 empty switches.

7.4. Executing FLATTEN pass (flatten design).
Using template UI for cells of type UI.
Using template lcd for cells of type lcd.
Using template BinToLCD for cells of type BinToLCD.
Using template $paramod\delay_counter\counter_width=20 for cells of type $paramod\delay_counter\counter_width=20.
<suppressed ~4 debug messages>
No more expansions possible.
Deleting now unused module $paramod\delay_counter\counter_width=20.
Deleting now unused module lcd.
Deleting now unused module BinToLCD.
Deleting now unused module UI.

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~26 debug messages>

7.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 17 unused cells and 457 unused wires.
<suppressed ~20 debug messages>

7.9. Executing CHECK pass (checking for obvious problems).
checking module top_UI..
Warning: Wire top_UI.\HC [15] is used but has no driver.
Warning: Wire top_UI.\HC [14] is used but has no driver.
Warning: Wire top_UI.\HC [13] is used but has no driver.
Warning: Wire top_UI.\HC [12] is used but has no driver.
Warning: Wire top_UI.\HC [11] is used but has no driver.
Warning: Wire top_UI.\HC [10] is used but has no driver.
Warning: Wire top_UI.\HC [9] is used but has no driver.
Warning: Wire top_UI.\HC [8] is used but has no driver.
Warning: Wire top_UI.\HC [7] is used but has no driver.
Warning: Wire top_UI.\HC [6] is used but has no driver.
Warning: Wire top_UI.\HC [5] is used but has no driver.
Warning: Wire top_UI.\HC [4] is used but has no driver.
Warning: Wire top_UI.\HC [3] is used but has no driver.
Warning: Wire top_UI.\HC [2] is used but has no driver.
Warning: Wire top_UI.\HC [1] is used but has no driver.
Warning: Wire top_UI.\HC [0] is used but has no driver.
found and reported 16 problems.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~1218 debug messages>
Removed a total of 406 cells.

7.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1849: \UI_inst.btnt3 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1847: \UI_inst.btnt3 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1855: \UI_inst.btnt2 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1853: \UI_inst.btnt2 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1861: \UI_inst.btnt1 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1859: \UI_inst.btnt1 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1867: \UI_inst.btnt0 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$1865: \UI_inst.btnt0 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$499.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$501.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$512.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$514.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$526.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$528.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$541.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$543.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$557.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$559.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$574.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$576.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$592.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$594.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$611.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$613.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$631.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$633.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$659.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$661.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$688.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$690.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$718.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$720.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$749.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$751.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$781.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$783.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$814.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$816.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$848.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$850.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$883.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$885.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$919.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$921.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$957.
Removed 37 multiplexer ports.
<suppressed ~55 debug messages>

7.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    New input vector for $reduce_or cell $techmap\UI_inst.$reduce_or$UI.v:208$42: { \UI_inst.BP [0] \UI_inst.BP [1] \UI_inst.BP [2] \UI_inst.BP [3] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:93$10: { \UI_inst.cnt1 [0] \UI_inst.cnt1 [1] \UI_inst.cnt1 [2] \UI_inst.cnt1 [3] \UI_inst.cnt1 [4] \UI_inst.cnt1 [5] \UI_inst.cnt1 [6] \UI_inst.cnt1 [7] \UI_inst.cnt1 [8] \UI_inst.cnt1 [9] \UI_inst.cnt1 [10] \UI_inst.cnt1 [11] \UI_inst.cnt1 [12] \UI_inst.cnt1 [13] \UI_inst.cnt1 [14] \UI_inst.cnt1 [15] \UI_inst.cnt1 [16] \UI_inst.cnt1 [17] \UI_inst.cnt1 [18] \UI_inst.cnt1 [19] \UI_inst.cnt1 [20] \UI_inst.cnt1 [21] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:83$6: { \UI_inst.cnt0 [0] \UI_inst.cnt0 [1] \UI_inst.cnt0 [2] \UI_inst.cnt0 [3] \UI_inst.cnt0 [4] \UI_inst.cnt0 [5] \UI_inst.cnt0 [6] \UI_inst.cnt0 [7] \UI_inst.cnt0 [8] \UI_inst.cnt0 [9] \UI_inst.cnt0 [10] \UI_inst.cnt0 [11] \UI_inst.cnt0 [12] \UI_inst.cnt0 [13] \UI_inst.cnt0 [14] \UI_inst.cnt0 [15] \UI_inst.cnt0 [16] \UI_inst.cnt0 [17] \UI_inst.cnt0 [18] \UI_inst.cnt0 [19] \UI_inst.cnt0 [20] \UI_inst.cnt0 [21] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:139$29: { \UI_inst.disppos [0] \UI_inst.disppos [1] \UI_inst.disppos [2] \UI_inst.disppos [3] \UI_inst.disppos [4] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:132$27: { \UI_inst.count [0] \UI_inst.count [1] \UI_inst.count [2] \UI_inst.count [3] \UI_inst.count [4] \UI_inst.count [5] \UI_inst.count [6] \UI_inst.count [7] \UI_inst.count [8] \UI_inst.count [9] \UI_inst.count [10] \UI_inst.count [11] \UI_inst.count [12] \UI_inst.count [13] \UI_inst.count [14] \UI_inst.count [15] \UI_inst.count [16] \UI_inst.count [17] \UI_inst.count [18] \UI_inst.count [19] \UI_inst.count [20] \UI_inst.count [21] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:131$26: { \UI_inst.count [0] \UI_inst.count [1] \UI_inst.count [2] \UI_inst.count [3] \UI_inst.count [4] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:113$18: { \UI_inst.cnt3 [0] \UI_inst.cnt3 [1] \UI_inst.cnt3 [2] \UI_inst.cnt3 [3] \UI_inst.cnt3 [4] \UI_inst.cnt3 [5] \UI_inst.cnt3 [6] \UI_inst.cnt3 [7] \UI_inst.cnt3 [8] \UI_inst.cnt3 [9] \UI_inst.cnt3 [10] \UI_inst.cnt3 [11] \UI_inst.cnt3 [12] \UI_inst.cnt3 [13] \UI_inst.cnt3 [14] \UI_inst.cnt3 [15] \UI_inst.cnt3 [16] \UI_inst.cnt3 [17] \UI_inst.cnt3 [18] \UI_inst.cnt3 [19] \UI_inst.cnt3 [20] \UI_inst.cnt3 [21] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:103$14: { \UI_inst.cnt2 [0] \UI_inst.cnt2 [1] \UI_inst.cnt2 [2] \UI_inst.cnt2 [3] \UI_inst.cnt2 [4] \UI_inst.cnt2 [5] \UI_inst.cnt2 [6] \UI_inst.cnt2 [7] \UI_inst.cnt2 [8] \UI_inst.cnt2 [9] \UI_inst.cnt2 [10] \UI_inst.cnt2 [11] \UI_inst.cnt2 [12] \UI_inst.cnt2 [13] \UI_inst.cnt2 [14] \UI_inst.cnt2 [15] \UI_inst.cnt2 [16] \UI_inst.cnt2 [17] \UI_inst.cnt2 [18] \UI_inst.cnt2 [19] \UI_inst.cnt2 [20] \UI_inst.cnt2 [21] }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1716: { $techmap\UI_inst.$procmux$1696_CMP $techmap\UI_inst.$procmux$1694_CMP $techmap\UI_inst.$procmux$1690_CMP $techmap\UI_inst.$procmux$1729_CMP $techmap\UI_inst.$procmux$1728_CMP $techmap\UI_inst.$procmux$1725_CMP $techmap\UI_inst.$procmux$1722_CMP $auto$opt_reduce.cc:132:opt_mux$1940 $auto$opt_reduce.cc:132:opt_mux$1938 $auto$opt_reduce.cc:132:opt_mux$1936 $techmap\UI_inst.$procmux$1718_CMP $techmap\UI_inst.$procmux$1717_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$459: { $techmap\UI_inst.LCD.$eq$lcd_display.v:185$147_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:186$148_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:187$149_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:188$150_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:189$151_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:190$152_Y $auto$opt_reduce.cc:132:opt_mux$1944 $auto$opt_reduce.cc:132:opt_mux$1942 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1761: { $techmap\UI_inst.$procmux$1696_CMP $techmap\UI_inst.$procmux$1695_CMP $techmap\UI_inst.$procmux$1693_CMP $techmap\UI_inst.$procmux$1692_CMP $techmap\UI_inst.$procmux$1691_CMP $techmap\UI_inst.$procmux$1688_CMP $auto$opt_reduce.cc:132:opt_mux$1952 $auto$opt_reduce.cc:132:opt_mux$1950 $techmap\UI_inst.$procmux$1685_CMP $techmap\UI_inst.$procmux$1728_CMP $techmap\UI_inst.$procmux$1725_CMP $techmap\UI_inst.$procmux$1722_CMP $auto$opt_reduce.cc:132:opt_mux$1948 $auto$opt_reduce.cc:132:opt_mux$1946 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1058: { $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $auto$opt_reduce.cc:132:opt_mux$1954 $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1140: { $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $auto$opt_reduce.cc:132:opt_mux$1956 $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1806: $auto$opt_reduce.cc:132:opt_mux$1958
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1222: { $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $auto$opt_reduce.cc:132:opt_mux$1960 $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1398: { $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1303_CMP $auto$opt_reduce.cc:132:opt_mux$1962 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1488: { $techmap\UI_inst.diplay_number.$procmux$1387_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1342_CMP $auto$opt_reduce.cc:132:opt_mux$1966 $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1303_CMP $auto$opt_reduce.cc:132:opt_mux$1964 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$366: { $auto$opt_reduce.cc:132:opt_mux$1970 $auto$opt_reduce.cc:132:opt_mux$1968 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$241: { $auto$opt_reduce.cc:132:opt_mux$1974 $auto$opt_reduce.cc:132:opt_mux$1972 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1700: { $techmap\UI_inst.$procmux$1696_CMP $techmap\UI_inst.$procmux$1695_CMP $techmap\UI_inst.$procmux$1694_CMP $techmap\UI_inst.$procmux$1692_CMP $techmap\UI_inst.$procmux$1690_CMP $auto$opt_reduce.cc:132:opt_mux$1978 $techmap\UI_inst.$procmux$1688_CMP $techmap\UI_inst.$procmux$1687_CMP $auto$opt_reduce.cc:132:opt_mux$1976 $techmap\UI_inst.$procmux$1685_CMP $techmap\UI_inst.$procmux$1684_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$387: { $auto$opt_reduce.cc:132:opt_mux$1980 $techmap\UI_inst.LCD.$procmux$296_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$251: { $auto$opt_reduce.cc:132:opt_mux$1984 $auto$opt_reduce.cc:132:opt_mux$1982 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$924: { $techmap\UI_inst.diplay_number.$procmux$1046_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1006_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $auto$opt_reduce.cc:132:opt_mux$1986 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$968: { $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $auto$opt_reduce.cc:132:opt_mux$1988 $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1303_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1683: { $techmap\UI_inst.$procmux$1696_CMP $techmap\UI_inst.$procmux$1695_CMP $techmap\UI_inst.$procmux$1694_CMP $techmap\UI_inst.$procmux$1692_CMP $techmap\UI_inst.$procmux$1691_CMP $techmap\UI_inst.$procmux$1690_CMP $auto$opt_reduce.cc:132:opt_mux$1990 $techmap\UI_inst.$procmux$1688_CMP $techmap\UI_inst.$procmux$1687_CMP $techmap\UI_inst.$procmux$1686_CMP $techmap\UI_inst.$procmux$1685_CMP $techmap\UI_inst.$procmux$1684_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1935: { $techmap\UI_inst.$procmux$1719_CMP $techmap\UI_inst.$procmux$1691_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1939: { $techmap\UI_inst.$procmux$1721_CMP $techmap\UI_inst.$procmux$1695_CMP $techmap\UI_inst.$procmux$1693_CMP $techmap\UI_inst.$procmux$1692_CMP $techmap\UI_inst.$procmux$1689_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1941: { $techmap\UI_inst.LCD.$procmux$417_CMP $techmap\UI_inst.LCD.$procmux$396_CMP $techmap\UI_inst.LCD.$procmux$318_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1945: { $techmap\UI_inst.$procmux$1762_CMP $techmap\UI_inst.$procmux$1689_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1947: { $techmap\UI_inst.$procmux$1763_CMP $techmap\UI_inst.$procmux$1694_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1963: { $techmap\UI_inst.diplay_number.$procmux$1345_CMP $techmap\UI_inst.diplay_number.$procmux$1344_CMP $techmap\UI_inst.diplay_number.$procmux$1343_CMP $techmap\UI_inst.diplay_number.$procmux$1300_CMP $techmap\UI_inst.diplay_number.$procmux$1299_CMP $techmap\UI_inst.diplay_number.$procmux$1298_CMP $techmap\UI_inst.diplay_number.$procmux$1046_CMP $techmap\UI_inst.diplay_number.$procmux$1006_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1965: { $techmap\UI_inst.diplay_number.$procmux$1341_CMP $techmap\UI_inst.diplay_number.$procmux$1047_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1967: { $techmap\UI_inst.LCD.$procmux$367_CMP $techmap\UI_inst.LCD.$procmux$311_CMP $techmap\UI_inst.LCD.$procmux$305_CMP $techmap\UI_inst.LCD.$procmux$299_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1985: { $techmap\UI_inst.diplay_number.$procmux$1387_CMP $techmap\UI_inst.diplay_number.$procmux$1345_CMP $techmap\UI_inst.diplay_number.$procmux$1344_CMP $techmap\UI_inst.diplay_number.$procmux$1343_CMP $techmap\UI_inst.diplay_number.$procmux$1342_CMP $techmap\UI_inst.diplay_number.$procmux$1341_CMP $techmap\UI_inst.diplay_number.$procmux$1303_CMP $techmap\UI_inst.diplay_number.$procmux$1300_CMP $techmap\UI_inst.diplay_number.$procmux$1299_CMP $techmap\UI_inst.diplay_number.$procmux$1298_CMP $techmap\UI_inst.diplay_number.$procmux$1047_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP }
  Optimizing cells in module \top_UI.
Performed a total of 34 changes.

7.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~423 debug messages>
Removed a total of 141 cells.

7.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \UI_inst.refampl = 2'00 to constant driver in module top_UI.
Promoting init spec \UI_inst.reffreq = 3'000 to constant driver in module top_UI.
Promoted 2 init specs to constant drivers.

7.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 584 unused wires.
<suppressed ~1 debug messages>

7.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.9. Rerunning OPT passes. (Maybe there is more to do..)

7.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

7.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1624: { $techmap\UI_inst.$eq$UI.v:124$22_Y $auto$opt_reduce.cc:132:opt_mux$1992 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1646: { $techmap\UI_inst.$eq$UI.v:124$22_Y $auto$opt_reduce.cc:132:opt_mux$1994 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1668: $auto$opt_reduce.cc:132:opt_mux$1996
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$204: { $auto$opt_reduce.cc:132:opt_mux$1998 $techmap\UI_inst.LCD.$procmux$206_CMP $techmap\UI_inst.LCD.$procmux$205_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$224: { $techmap\UI_inst.LCD.$procmux$218_CMP $techmap\UI_inst.LCD.$procmux$215_CMP $auto$opt_reduce.cc:132:opt_mux$2000 $techmap\UI_inst.LCD.$procmux$209_CMP $techmap\UI_inst.LCD.$procmux$205_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$292: { $techmap\UI_inst.LCD.$procmux$318_CMP $techmap\UI_inst.LCD.$procmux$314_CMP $techmap\UI_inst.LCD.$procmux$308_CMP $auto$opt_reduce.cc:132:opt_mux$2004 $auto$opt_reduce.cc:132:opt_mux$2002 $techmap\UI_inst.LCD.$eq$lcd_display.v:188$150_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$328: { $techmap\UI_inst.LCD.$procmux$318_CMP $auto$opt_reduce.cc:132:opt_mux$2006 $techmap\UI_inst.LCD.$eq$lcd_display.v:188$150_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1058: { $auto$opt_reduce.cc:132:opt_mux$1954 $auto$opt_reduce.cc:132:opt_mux$2024 $auto$opt_reduce.cc:132:opt_mux$2022 $auto$opt_reduce.cc:132:opt_mux$2020 $auto$opt_reduce.cc:132:opt_mux$2018 $auto$opt_reduce.cc:132:opt_mux$2016 $auto$opt_reduce.cc:132:opt_mux$2014 $auto$opt_reduce.cc:132:opt_mux$2012 $auto$opt_reduce.cc:132:opt_mux$2010 $auto$opt_reduce.cc:132:opt_mux$2008 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1140: { $auto$opt_reduce.cc:132:opt_mux$1954 $auto$opt_reduce.cc:132:opt_mux$2026 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1222: { $auto$opt_reduce.cc:132:opt_mux$1954 $auto$opt_reduce.cc:132:opt_mux$2044 $auto$opt_reduce.cc:132:opt_mux$2042 $auto$opt_reduce.cc:132:opt_mux$2040 $auto$opt_reduce.cc:132:opt_mux$2038 $auto$opt_reduce.cc:132:opt_mux$2036 $auto$opt_reduce.cc:132:opt_mux$2034 $auto$opt_reduce.cc:132:opt_mux$2032 $auto$opt_reduce.cc:132:opt_mux$2030 $auto$opt_reduce.cc:132:opt_mux$2028 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1398: { $auto$opt_reduce.cc:132:opt_mux$2046 $auto$opt_reduce.cc:132:opt_mux$1962 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1488: { $techmap\UI_inst.diplay_number.$procmux$1387_CMP $techmap\UI_inst.diplay_number.$procmux$1342_CMP $auto$opt_reduce.cc:132:opt_mux$1966 $auto$opt_reduce.cc:132:opt_mux$2048 $auto$opt_reduce.cc:132:opt_mux$1964 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$924: { $techmap\UI_inst.diplay_number.$procmux$1046_CMP $techmap\UI_inst.diplay_number.$procmux$1006_CMP $auto$opt_reduce.cc:132:opt_mux$2050 $auto$opt_reduce.cc:132:opt_mux$1986 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$968: { $auto$opt_reduce.cc:132:opt_mux$1988 $auto$opt_reduce.cc:132:opt_mux$2052 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2007: { $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2009: { $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2011: { $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2013: { $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2015: { $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2017: { $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2019: { $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2025: { $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2027: { $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2029: { $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2031: { $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2033: { $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2035: { $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2037: { $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2039: { $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2045: { $techmap\UI_inst.diplay_number.$procmux$1303_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2047: { $techmap\UI_inst.diplay_number.$procmux$1303_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2049: { $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2051: { $techmap\UI_inst.diplay_number.$procmux$1303_CMP $techmap\UI_inst.diplay_number.$procmux$1083_CMP $techmap\UI_inst.diplay_number.$procmux$1079_CMP $techmap\UI_inst.diplay_number.$procmux$1075_CMP $techmap\UI_inst.diplay_number.$procmux$1071_CMP $techmap\UI_inst.diplay_number.$procmux$1067_CMP $techmap\UI_inst.diplay_number.$procmux$1063_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1045_CMP $techmap\UI_inst.diplay_number.$procmux$1041_CMP $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $techmap\UI_inst.diplay_number.$procmux$1017_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1005_CMP $techmap\UI_inst.diplay_number.$procmux$1001_CMP }
  Optimizing cells in module \top_UI.
Performed a total of 33 changes.

7.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

7.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

7.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.16. Rerunning OPT passes. (Maybe there is more to do..)

7.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

7.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.23. Finished OPT passes. (There is nothing left to do.)

7.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1808_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1774 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1769 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1764 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1745 ($mux).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1734_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1729_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1726 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1723 ($mux).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1716 ($pmux).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1700 ($pmux).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1696_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1695_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1694_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1693_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1692_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1691_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1690_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1689_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1688_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1687_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1686_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1685_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1683 ($pmux).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1684_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1615_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1609_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1603_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1597_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1591_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1589_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1588_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:245$48 ($sub).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:245$48 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:244$47 ($add).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:244$47 ($add).
Removed top 1 bits (of 2) from port B of cell top_UI.$techmap\UI_inst.$eq$UI.v:231$45 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:205$41 ($sub).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:205$41 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:204$40 ($add).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:204$40 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:141$33 ($add).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:141$33 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:132$28 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:130$25 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:123$21 ($sub).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:123$21 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:112$17 ($add).
Removed top 10 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:112$17 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:102$13 ($add).
Removed top 10 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:102$13 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:92$9 ($add).
Removed top 10 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:92$9 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:82$5 ($add).
Removed top 10 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:82$5 ($add).
Removed top 1 bits (of 5) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$393 ($mux).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$367_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$317_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$314_CMP0 ($eq).
Removed top 2 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$312 ($mux).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$311_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$308_CMP0 ($eq).
Removed top 7 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$306 ($mux).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$302_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$299_CMP0 ($eq).
Removed top 16 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$297 ($mux).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$296_CMP0 ($eq).
Removed top 9 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$294 ($mux).
Removed top 3 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$290 ($mux).
Removed top 2 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$218_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$215_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$212_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.LCD.$add$lcd_display.v:398$165 ($add).
Removed top 3 bits (of 7) from port B of cell top_UI.$techmap\UI_inst.LCD.$eq$lcd_display.v:395$164 ($eq).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.LCD.$ternary$lcd_display.v:120$138 ($mux).
Removed top 4 bits (of 8) from mux cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1580 ($mux).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1345_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1344_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1343_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1047_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1046_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1045_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1041_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1037_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1033_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1029_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1025_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1021_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1017_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1013_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1009_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96 ($add).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$sub$BinToLCD.v:32$85 ($sub).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.diplay_number.$sub$BinToLCD.v:32$85 ($sub).
Removed top 10 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:102$13_Y.
Removed top 29 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:132$28_Y.
Removed top 27 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:141$33_Y.
Removed top 29 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:204$40_Y.
Removed top 30 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:244$47_Y.
Removed top 10 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:82$5_Y.
Removed top 1 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1716_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1723_Y.
Removed top 4 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1726_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1745_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1764_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1769_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$1774_Y.
Removed top 28 bits (of 32) from wire top_UI.$techmap\UI_inst.$sub$UI.v:205$41_Y.
Removed top 3 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$290_Y.
Removed top 9 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$294_Y.
Removed top 16 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$297_Y.
Removed top 7 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$306_Y.
Removed top 8 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$312_Y.
Removed top 1 bits (of 5) from wire top_UI.$techmap\UI_inst.LCD.$procmux$393_Y.
Removed top 28 bits (of 32) from wire top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96_Y.
Removed top 29 bits (of 32) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1077_Y.
Removed top 4 bits (of 8) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1580_Y.
Removed top 1 bits (of 8) from wire top_UI.UI_inst.LCD.ramaddr.

7.12. Executing PEEPOPT pass (run peephole optimizers).

7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

7.14. Executing SHARE pass (SAT-based resource sharing).

7.15. Executing TECHMAP pass (map to technology primitives).

7.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.15.2. Continuing TECHMAP pass.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$7fa1695920e37af8dff2ad262bb1ebd99c04ea28\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$437c08cacabb8f43c90c7e15a4cb7435c71945c9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~935 debug messages>

7.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

7.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_UI:
  creating $macc model for $techmap\UI_inst.$add$UI.v:102$13 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:112$17 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:130$25 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:132$28 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:141$33 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:204$40 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:244$47 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:82$5 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:92$9 ($add).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:123$21 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:205$41 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:245$48 ($sub).
  creating $macc model for $techmap\UI_inst.LCD.$add$lcd_display.v:398$165 ($add).
  creating $macc model for $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$196 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:40$89 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:103$95 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:31$84 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:32$85 ($sub).
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:32$85.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:31$84.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:103$95.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$BinToLCD.v:40$89.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96.
  creating $alu model for $macc $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$196.
  creating $alu model for $macc $techmap\UI_inst.LCD.$add$lcd_display.v:398$165.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:245$48.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:205$41.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:123$21.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:92$9.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:82$5.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:244$47.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:204$40.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:141$33.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:132$28.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:130$25.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:112$17.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:102$13.
  creating $alu cell for $techmap\UI_inst.$add$UI.v:102$13: $auto$alumacc.cc:474:replace_alu$2120
  creating $alu cell for $techmap\UI_inst.$add$UI.v:112$17: $auto$alumacc.cc:474:replace_alu$2123
  creating $alu cell for $techmap\UI_inst.$add$UI.v:130$25: $auto$alumacc.cc:474:replace_alu$2126
  creating $alu cell for $techmap\UI_inst.$add$UI.v:132$28: $auto$alumacc.cc:474:replace_alu$2129
  creating $alu cell for $techmap\UI_inst.$add$UI.v:141$33: $auto$alumacc.cc:474:replace_alu$2132
  creating $alu cell for $techmap\UI_inst.$add$UI.v:204$40: $auto$alumacc.cc:474:replace_alu$2135
  creating $alu cell for $techmap\UI_inst.$add$UI.v:244$47: $auto$alumacc.cc:474:replace_alu$2138
  creating $alu cell for $techmap\UI_inst.$add$UI.v:82$5: $auto$alumacc.cc:474:replace_alu$2141
  creating $alu cell for $techmap\UI_inst.$add$UI.v:92$9: $auto$alumacc.cc:474:replace_alu$2144
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:123$21: $auto$alumacc.cc:474:replace_alu$2147
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:205$41: $auto$alumacc.cc:474:replace_alu$2150
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:245$48: $auto$alumacc.cc:474:replace_alu$2153
  creating $alu cell for $techmap\UI_inst.LCD.$add$lcd_display.v:398$165: $auto$alumacc.cc:474:replace_alu$2156
  creating $alu cell for $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$196: $auto$alumacc.cc:474:replace_alu$2159
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:112$96: $auto$alumacc.cc:474:replace_alu$2162
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:40$89: $auto$alumacc.cc:474:replace_alu$2165
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:103$95: $auto$alumacc.cc:474:replace_alu$2168
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:31$84: $auto$alumacc.cc:474:replace_alu$2171
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:32$85: $auto$alumacc.cc:474:replace_alu$2174
  created 19 $alu and 0 $macc cells.

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.19.9. Finished OPT passes. (There is nothing left to do.)

7.20. Executing FSM pass (extract and optimize FSM).

7.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top_UI.UI_inst.BP as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.SF_D1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.display_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.main_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.tx_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.datS as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.diplay_number.pos as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.diplay_number.summand as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

7.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.21.5. Finished fast OPT passes.

7.22. Executing MEMORY pass.

7.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.25. Executing TECHMAP pass (map to technology primitives).

7.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

7.25.2. Continuing TECHMAP pass.
No more expansions possible.

7.26. Executing ICE40_BRAMINIT pass.

7.27. Executing OPT pass (performing simple optimizations).

7.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~24 debug messages>

7.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

7.27.5. Finished fast OPT passes.

7.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.29. Executing OPT pass (performing simple optimizations).

7.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

7.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1723:
      Old ports: A=5'01110, B=5'11000, Y=$auto$wreduce.cc:455:run$2060 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2060 [4] $auto$wreduce.cc:455:run$2060 [1] }
      New connections: { $auto$wreduce.cc:455:run$2060 [3:2] $auto$wreduce.cc:455:run$2060 [0] } = { 1'1 $auto$wreduce.cc:455:run$2060 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1726:
      Old ports: A=4'1001, B=4'0101, Y=$auto$wreduce.cc:455:run$2061 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$2061 [3:2]
      New connections: $auto$wreduce.cc:455:run$2061 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1745:
      Old ports: A=5'00000, B=5'10110, Y=$auto$wreduce.cc:455:run$2062 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2062 [1]
      New connections: { $auto$wreduce.cc:455:run$2062 [4:2] $auto$wreduce.cc:455:run$2062 [0] } = { $auto$wreduce.cc:455:run$2062 [1] 1'0 $auto$wreduce.cc:455:run$2062 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1747:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2062 [4:0] }, B=8'00110100, Y=$techmap\UI_inst.$procmux$1747_Y
      New ports: A=$auto$wreduce.cc:455:run$2062 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$1747_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1747_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1764:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2063 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2063 [4]
      New connections: $auto$wreduce.cc:455:run$2063 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1766:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2063 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$1766_Y
      New ports: A=$auto$wreduce.cc:455:run$2063 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1766_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1766_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1769:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2064 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2064 [4]
      New connections: $auto$wreduce.cc:455:run$2064 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1771:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2064 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$1771_Y
      New ports: A=$auto$wreduce.cc:455:run$2064 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1771_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1771_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1774:
      Old ports: A=5'00000, B=5'10001, Y=$auto$wreduce.cc:455:run$2065 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2065 [0]
      New connections: $auto$wreduce.cc:455:run$2065 [4:1] = { $auto$wreduce.cc:455:run$2065 [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$290:
      Old ports: A=17'00000000000000000, B=17'10100000001010000, Y=$auto$wreduce.cc:455:run$2067 [16:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2067 [4]
      New connections: { $auto$wreduce.cc:455:run$2067 [16:5] $auto$wreduce.cc:455:run$2067 [3:0] } = { $auto$wreduce.cc:455:run$2067 [4] 1'0 $auto$wreduce.cc:455:run$2067 [4] 7'0000000 $auto$wreduce.cc:455:run$2067 [4] 5'00000 }
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$292:
      Old ports: A=20'00000000000000000000, B={ 22'1011011100011011000000 $auto$wreduce.cc:455:run$2071 [17:0] 7'0000000 $auto$wreduce.cc:455:run$2070 [12:0] 16'0000000000000000 $auto$wreduce.cc:455:run$2069 [3:0] 9'000000000 $auto$wreduce.cc:455:run$2068 [10:0] 3'000 $auto$wreduce.cc:455:run$2067 [16:0] }, Y=$techmap\UI_inst.LCD.$0\main_delay_value[19:0]
      New ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2071 [17:0] 6'000000 $auto$wreduce.cc:455:run$2070 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2069 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2068 [10:0] 2'00 $auto$wreduce.cc:455:run$2067 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New connections: $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [18] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$294:
      Old ports: A=11'00000000000, B=11'11111010000, Y=$auto$wreduce.cc:455:run$2068 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2068 [4]
      New connections: { $auto$wreduce.cc:455:run$2068 [10:5] $auto$wreduce.cc:455:run$2068 [3:0] } = { $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$297:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:455:run$2069 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2069 [0]
      New connections: $auto$wreduce.cc:455:run$2069 [3:1] = { $auto$wreduce.cc:455:run$2069 [0] 1'0 $auto$wreduce.cc:455:run$2069 [0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$306:
      Old ports: A=13'0000000000000, B=13'1001110001000, Y=$auto$wreduce.cc:455:run$2070 [12:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2070 [3]
      New connections: { $auto$wreduce.cc:455:run$2070 [12:4] $auto$wreduce.cc:455:run$2070 [2:0] } = { $auto$wreduce.cc:455:run$2070 [3] 2'00 $auto$wreduce.cc:455:run$2070 [3] $auto$wreduce.cc:455:run$2070 [3] $auto$wreduce.cc:455:run$2070 [3] 6'000000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$312:
      Old ports: A=18'000000000000000000, B=18'110010000011001000, Y=$auto$wreduce.cc:455:run$2071 [17:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2071 [3]
      New connections: { $auto$wreduce.cc:455:run$2071 [17:4] $auto$wreduce.cc:455:run$2071 [2:0] } = { $auto$wreduce.cc:455:run$2071 [3] $auto$wreduce.cc:455:run$2071 [3] 2'00 $auto$wreduce.cc:455:run$2071 [3] 5'00000 $auto$wreduce.cc:455:run$2071 [3] $auto$wreduce.cc:455:run$2071 [3] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$393:
      Old ports: A=4'0010, B=4'1000, Y=$auto$wreduce.cc:455:run$2072 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2072 [3] $auto$wreduce.cc:455:run$2072 [1] }
      New connections: { $auto$wreduce.cc:455:run$2072 [2] $auto$wreduce.cc:455:run$2072 [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$ternary$lcd_display.v:120$138:
      Old ports: A={ 3'000 \UI_inst.LCD.addr [3:0] }, B={ 3'100 \UI_inst.LCD.addr [3:0] }, Y=\UI_inst.LCD.ramaddr
      New ports: A=1'0, B=1'1, Y=\UI_inst.LCD.ramaddr [6]
      New connections: \UI_inst.LCD.ramaddr [5:0] = { 2'00 \UI_inst.LCD.addr [3:0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1533:
      Old ports: A=8'01011001, B=8'11110010, Y=$techmap\UI_inst.diplay_number.$procmux$1533_Y
      New ports: A=2'01, B=2'10, Y=$techmap\UI_inst.diplay_number.$procmux$1533_Y [1:0]
      New connections: $techmap\UI_inst.diplay_number.$procmux$1533_Y [7:2] = { $techmap\UI_inst.diplay_number.$procmux$1533_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1533_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1533_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1580:
      Old ports: A=4'1000, B=4'0010, Y=$auto$wreduce.cc:455:run$2075 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$2075 [3] $auto$wreduce.cc:455:run$2075 [1] }
      New connections: { $auto$wreduce.cc:455:run$2075 [2] $auto$wreduce.cc:455:run$2075 [0] } = 2'00
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1747:
      Old ports: A=$auto$wreduce.cc:455:run$2062 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$1747_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2062 [1] $auto$wreduce.cc:455:run$2062 [1] }, B=2'10, Y=$techmap\UI_inst.$procmux$1747_Y [2:1]
      New connections: { $techmap\UI_inst.$procmux$1747_Y [4:3] $techmap\UI_inst.$procmux$1747_Y [0] } = { $techmap\UI_inst.$procmux$1747_Y [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1749:
      Old ports: A=$techmap\UI_inst.$procmux$1747_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$1749_Y
      New ports: A=$techmap\UI_inst.$procmux$1747_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1749_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1749_Y [7:5] = 3'001
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$1761:
      Old ports: A=8'00100000, B={ 75'010101000110100101100101010000110110111101100001011011100111010000111010001 $auto$wreduce.cc:455:run$2065 [4:0] $techmap\UI_inst.$procmux$1771_Y $techmap\UI_inst.$procmux$1766_Y 16'0110110101110011 }, Y=$techmap\UI_inst.$procmux$1761_Y
      New ports: A=7'0100000, B={ 65'10101001101001110010110000111101111110000111011101110100011101001 $auto$wreduce.cc:455:run$2065 [0] 3'000 $auto$wreduce.cc:455:run$2065 [0] 2'01 $techmap\UI_inst.$procmux$1771_Y [4:0] 2'01 $techmap\UI_inst.$procmux$1766_Y [4:0] 14'11011011110011 }, Y=$techmap\UI_inst.$procmux$1761_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$1761_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1766:
      Old ports: A=$auto$wreduce.cc:455:run$2063 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1766_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2063 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$1766_Y [4] $techmap\UI_inst.$procmux$1766_Y [0] }
      New connections: $techmap\UI_inst.$procmux$1766_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1771:
      Old ports: A=$auto$wreduce.cc:455:run$2064 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1771_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2064 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$1771_Y [4] $techmap\UI_inst.$procmux$1771_Y [0] }
      New connections: $techmap\UI_inst.$procmux$1771_Y [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$292:
      Old ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2071 [17:0] 6'000000 $auto$wreduce.cc:455:run$2070 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2069 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2068 [10:0] 2'00 $auto$wreduce.cc:455:run$2067 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New ports: A=13'0000000000000, B={ 13'1111001101100 $auto$wreduce.cc:455:run$2071 [3] 1'0 $auto$wreduce.cc:455:run$2071 [3] 4'0000 $auto$wreduce.cc:455:run$2071 [3] $auto$wreduce.cc:455:run$2071 [3] 2'00 $auto$wreduce.cc:455:run$2071 [3] 4'0000 $auto$wreduce.cc:455:run$2070 [3] 1'0 $auto$wreduce.cc:455:run$2070 [3] $auto$wreduce.cc:455:run$2070 [3] $auto$wreduce.cc:455:run$2070 [3] 3'000 $auto$wreduce.cc:455:run$2070 [3] 12'000000000000 $auto$wreduce.cc:455:run$2069 [0] $auto$wreduce.cc:455:run$2069 [0] 4'0000 $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] $auto$wreduce.cc:455:run$2068 [4] 1'0 $auto$wreduce.cc:455:run$2068 [4] 2'00 $auto$wreduce.cc:455:run$2067 [4] $auto$wreduce.cc:455:run$2067 [4] 6'000000 $auto$wreduce.cc:455:run$2067 [4] 1'0 $auto$wreduce.cc:455:run$2067 [4] 2'00 }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [16] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [14:12] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [10:3] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
      New connections: { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [15] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [11] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [2:1] } = { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [5] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [13] 3'000 $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1749:
      Old ports: A=$techmap\UI_inst.$procmux$1747_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1749_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1747_Y [2] $techmap\UI_inst.$procmux$1747_Y [2:1] }, B=3'101, Y={ $techmap\UI_inst.$procmux$1749_Y [4] $techmap\UI_inst.$procmux$1749_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$1749_Y [3] $techmap\UI_inst.$procmux$1749_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1751:
      Old ports: A=$techmap\UI_inst.$procmux$1749_Y, B=8'00100000, Y=$techmap\UI_inst.$procmux$1751_Y
      New ports: A=$techmap\UI_inst.$procmux$1749_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$1751_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1751_Y [7:5] = 3'001
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$1741:
      Old ports: A=8'00100000, B={ 40'0100011101100001011010010110111000111010 $techmap\UI_inst.$procmux$1751_Y 24'001100000110010001000010 }, Y=$techmap\UI_inst.$procmux$1741_Y
      New ports: A=7'0100000, B={ 37'1000111110000111010011101110011101001 $techmap\UI_inst.$procmux$1751_Y [4:0] 21'011000011001001000010 }, Y=$techmap\UI_inst.$procmux$1741_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$1741_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1751:
      Old ports: A=$techmap\UI_inst.$procmux$1749_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$1751_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1749_Y [4] $techmap\UI_inst.$procmux$1749_Y [2:1] }, B=3'000, Y={ $techmap\UI_inst.$procmux$1751_Y [4] $techmap\UI_inst.$procmux$1751_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$1751_Y [3] $techmap\UI_inst.$procmux$1751_Y [0] } = 2'00
  Optimizing cells in module \top_UI.
Performed a total of 29 changes.

7.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

7.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.9. Rerunning OPT passes. (Maybe there is more to do..)

7.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

7.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.16. Finished OPT passes. (There is nothing left to do.)

7.30. Executing TECHMAP pass (map to technology primitives).

7.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.30.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=22\Y_WIDTH=22 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=21 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=20\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=35 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=32 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=33\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~1681 debug messages>

7.31. Executing ICE40_OPT pass (performing simple optimizations).

7.31.1. Running ICE40 specific optimizations.

7.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~2484 debug messages>

7.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~4140 debug messages>
Removed a total of 1380 cells.

7.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$4034 ($_DFF_PP0_) from module top_UI.
Replaced 1 DFF cells.

7.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 378 unused cells and 1947 unused wires.
<suppressed ~379 debug messages>

7.31.6. Rerunning OPT passes. (Removed registers in this run.)

7.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[0].carry: CO=\UI_inst.cnt2 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[0].carry: CO=\UI_inst.cnt3 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[0].carry: CO=\UI_inst.count [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[0].carry: CO=\UI_inst.number1 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2135.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[0].carry: CO=\UI_inst.cnt0 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[0].carry: CO=\UI_inst.cnt1 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2150.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[0].carry: CO=\UI_inst.LCD.pos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[0].carry: CO=\UI_inst.LCD.delay_counter.counter [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2162.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2171.slice[33].carry: CO=$auto$alumacc.cc:474:replace_alu$2171.C [33]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[0].carry: CO=\UI_inst.diplay_number.pos [0]
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2135.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2150.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2162.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2171.slice[34].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[1].adder back to logic.

7.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~438 debug messages>

7.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

7.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

7.31.12. Rerunning OPT passes. (Removed registers in this run.)

7.31.13. Running ICE40 specific optimizations.

7.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

7.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.31.18. Finished OPT passes. (There is nothing left to do.)

7.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top_UI:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [0] -> \UI_inst.cnt3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [1] -> \UI_inst.cnt3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [2] -> \UI_inst.cnt3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [3] -> \UI_inst.cnt3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [4] -> \UI_inst.cnt3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [5] -> \UI_inst.cnt3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2460 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [6] -> \UI_inst.cnt3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2461 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [7] -> \UI_inst.cnt3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2462 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [8] -> \UI_inst.cnt3 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2463 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [9] -> \UI_inst.cnt3 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2464 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [10] -> \UI_inst.cnt3 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2465 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [11] -> \UI_inst.cnt3 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2466 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [12] -> \UI_inst.cnt3 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2467 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [13] -> \UI_inst.cnt3 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2468 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [14] -> \UI_inst.cnt3 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2469 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [15] -> \UI_inst.cnt3 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2470 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [16] -> \UI_inst.cnt3 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2471 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [17] -> \UI_inst.cnt3 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2472 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [18] -> \UI_inst.cnt3 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2473 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [19] -> \UI_inst.cnt3 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2474 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [20] -> \UI_inst.cnt3 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2475 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[21:0] [21] -> \UI_inst.cnt3 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2476 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [0] -> \UI_inst.cnt2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2477 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [1] -> \UI_inst.cnt2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2478 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [2] -> \UI_inst.cnt2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2479 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [3] -> \UI_inst.cnt2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2480 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [4] -> \UI_inst.cnt2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2481 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [5] -> \UI_inst.cnt2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2482 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [6] -> \UI_inst.cnt2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2483 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [7] -> \UI_inst.cnt2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2484 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [8] -> \UI_inst.cnt2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2485 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [9] -> \UI_inst.cnt2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2486 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [10] -> \UI_inst.cnt2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [11] -> \UI_inst.cnt2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [12] -> \UI_inst.cnt2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [13] -> \UI_inst.cnt2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [14] -> \UI_inst.cnt2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2491 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [15] -> \UI_inst.cnt2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2492 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [16] -> \UI_inst.cnt2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2493 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [17] -> \UI_inst.cnt2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2494 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [18] -> \UI_inst.cnt2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2495 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [19] -> \UI_inst.cnt2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2496 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [20] -> \UI_inst.cnt2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2497 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[21:0] [21] -> \UI_inst.cnt2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [0] -> \UI_inst.cnt1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [1] -> \UI_inst.cnt1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [2] -> \UI_inst.cnt1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [3] -> \UI_inst.cnt1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [4] -> \UI_inst.cnt1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [5] -> \UI_inst.cnt1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [6] -> \UI_inst.cnt1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [7] -> \UI_inst.cnt1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [8] -> \UI_inst.cnt1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [9] -> \UI_inst.cnt1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [10] -> \UI_inst.cnt1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [11] -> \UI_inst.cnt1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [12] -> \UI_inst.cnt1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [13] -> \UI_inst.cnt1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [14] -> \UI_inst.cnt1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [15] -> \UI_inst.cnt1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [16] -> \UI_inst.cnt1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [17] -> \UI_inst.cnt1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [18] -> \UI_inst.cnt1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [19] -> \UI_inst.cnt1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [20] -> \UI_inst.cnt1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[21:0] [21] -> \UI_inst.cnt1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [0] -> \UI_inst.cnt0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [1] -> \UI_inst.cnt0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [2] -> \UI_inst.cnt0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [3] -> \UI_inst.cnt0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [4] -> \UI_inst.cnt0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [5] -> \UI_inst.cnt0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [6] -> \UI_inst.cnt0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [7] -> \UI_inst.cnt0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [8] -> \UI_inst.cnt0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [9] -> \UI_inst.cnt0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [10] -> \UI_inst.cnt0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [11] -> \UI_inst.cnt0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2532 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [12] -> \UI_inst.cnt0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2533 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [13] -> \UI_inst.cnt0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2534 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [14] -> \UI_inst.cnt0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2535 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [15] -> \UI_inst.cnt0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2536 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [16] -> \UI_inst.cnt0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2537 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [17] -> \UI_inst.cnt0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2538 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [18] -> \UI_inst.cnt0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2539 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [19] -> \UI_inst.cnt0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2540 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [20] -> \UI_inst.cnt0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2541 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[21:0] [21] -> \UI_inst.cnt0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [0] -> \UI_inst.datS [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [1] -> \UI_inst.datS [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [2] -> \UI_inst.datS [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [3] -> \UI_inst.datS [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [4] -> \UI_inst.datS [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [5] -> \UI_inst.datS [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [6] -> \UI_inst.datS [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1697.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3243_Y [7] -> \UI_inst.datS [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\UI_inst.$0\ismagphase[0:0] -> \UI_inst.ismagphase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1590.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3519_Y [0] -> \UI_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1590.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3519_Y [1] -> \UI_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1590.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3519_Y [2] -> \UI_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1590.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3519_Y [3] -> \UI_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\UI_inst.$0\reset[0:0] -> \UI_inst.reset.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [0] -> \UI_inst.number1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [1] -> \UI_inst.number1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [2] -> \UI_inst.number1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [3] -> \UI_inst.number1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [4] -> \UI_inst.number1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [5] -> \UI_inst.number1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [6] -> \UI_inst.number1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [7] -> \UI_inst.number1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [8] -> \UI_inst.number1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [9] -> \UI_inst.number1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [10] -> \UI_inst.number1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [11] -> \UI_inst.number1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [12] -> \UI_inst.number1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [13] -> \UI_inst.number1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [14] -> \UI_inst.number1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [15] -> \UI_inst.number1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [16] -> \UI_inst.number1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [17] -> \UI_inst.number1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [18] -> \UI_inst.number1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [19] -> \UI_inst.number1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [20] -> \UI_inst.number1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [21] -> \UI_inst.number1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [22] -> \UI_inst.number1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [23] -> \UI_inst.number1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [24] -> \UI_inst.number1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [25] -> \UI_inst.number1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [26] -> \UI_inst.number1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2595 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [27] -> \UI_inst.number1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2596 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [28] -> \UI_inst.number1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2597 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [29] -> \UI_inst.number1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2598 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [30] -> \UI_inst.number1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2599 to $_DFFE_PP_ for $techmap\UI_inst.$0\number1[31:0] [31] -> \UI_inst.number1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2601 to $_DFFE_PP_ for $auto$simplemap.cc:309:simplemap_lut$13540 -> \UI_inst.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2632 to $_DFFE_PP_ for $techmap\UI_inst.$0\refIO[0:0] -> \UI_inst.refIO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2633 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [0] -> \UI_inst.TC [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2634 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [1] -> \UI_inst.TC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2635 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [2] -> \UI_inst.TC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2636 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [3] -> \UI_inst.TC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2637 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [0] -> \UI_inst.gain [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2638 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [1] -> \UI_inst.gain [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3951 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [0] -> \UI_inst.LCD.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3952 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [1] -> \UI_inst.LCD.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3953 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [2] -> \UI_inst.LCD.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3954 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [3] -> \UI_inst.LCD.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3955 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [4] -> \UI_inst.LCD.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3956 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [5] -> \UI_inst.LCD.pos [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3957 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [6] -> \UI_inst.LCD.pos [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3958 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [7] -> \UI_inst.LCD.pos [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3959 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [8] -> \UI_inst.LCD.pos [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3960 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [9] -> \UI_inst.LCD.pos [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3961 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [10] -> \UI_inst.LCD.pos [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3962 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [11] -> \UI_inst.LCD.pos [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3963 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [12] -> \UI_inst.LCD.pos [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3964 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [13] -> \UI_inst.LCD.pos [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3965 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [14] -> \UI_inst.LCD.pos [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3966 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [15] -> \UI_inst.LCD.pos [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3967 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [16] -> \UI_inst.LCD.pos [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3968 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [17] -> \UI_inst.LCD.pos [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3969 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [18] -> \UI_inst.LCD.pos [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3970 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [19] -> \UI_inst.LCD.pos [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3971 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [20] -> \UI_inst.LCD.pos [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3972 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [21] -> \UI_inst.LCD.pos [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3973 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [22] -> \UI_inst.LCD.pos [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3974 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [23] -> \UI_inst.LCD.pos [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3975 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [24] -> \UI_inst.LCD.pos [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3976 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [25] -> \UI_inst.LCD.pos [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3977 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [26] -> \UI_inst.LCD.pos [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3978 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [27] -> \UI_inst.LCD.pos [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3979 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [28] -> \UI_inst.LCD.pos [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3980 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [29] -> \UI_inst.LCD.pos [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3981 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [30] -> \UI_inst.LCD.pos [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3982 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$477.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4213_Y [31] -> \UI_inst.LCD.pos [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3983 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [0] -> \UI_inst.diplay_number.lastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3984 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [1] -> \UI_inst.diplay_number.lastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3985 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [2] -> \UI_inst.diplay_number.lastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3986 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [3] -> \UI_inst.diplay_number.lastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3987 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [4] -> \UI_inst.diplay_number.lastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3988 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [5] -> \UI_inst.diplay_number.lastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3989 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [6] -> \UI_inst.diplay_number.lastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3990 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [7] -> \UI_inst.diplay_number.lastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3991 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [8] -> \UI_inst.diplay_number.lastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3992 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [9] -> \UI_inst.diplay_number.lastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3993 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [10] -> \UI_inst.diplay_number.lastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3994 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [11] -> \UI_inst.diplay_number.lastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3995 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [12] -> \UI_inst.diplay_number.lastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3996 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [13] -> \UI_inst.diplay_number.lastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3997 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [14] -> \UI_inst.diplay_number.lastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3998 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [15] -> \UI_inst.diplay_number.lastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3999 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [16] -> \UI_inst.diplay_number.lastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4000 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [17] -> \UI_inst.diplay_number.lastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4001 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [18] -> \UI_inst.diplay_number.lastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4002 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [19] -> \UI_inst.diplay_number.lastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4003 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [20] -> \UI_inst.diplay_number.lastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4004 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [21] -> \UI_inst.diplay_number.lastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4005 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [22] -> \UI_inst.diplay_number.lastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4006 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [23] -> \UI_inst.diplay_number.lastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4007 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [24] -> \UI_inst.diplay_number.lastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4008 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [25] -> \UI_inst.diplay_number.lastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4009 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [26] -> \UI_inst.diplay_number.lastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4010 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [27] -> \UI_inst.diplay_number.lastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4011 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [28] -> \UI_inst.diplay_number.lastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4012 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [29] -> \UI_inst.diplay_number.lastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4013 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [30] -> \UI_inst.diplay_number.lastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4014 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [31] -> \UI_inst.diplay_number.lastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4036 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$366.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3508_Y -> \UI_inst.LCD.LCD_E1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4037 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$387.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [0] -> \UI_inst.LCD.SF_D1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4038 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$387.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [1] -> \UI_inst.LCD.SF_D1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4039 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$387.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [2] -> \UI_inst.LCD.SF_D1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4040 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$387.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [3] -> \UI_inst.LCD.SF_D1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4046 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [0] -> \UI_inst.LCD.tx_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4047 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [1] -> \UI_inst.LCD.tx_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4048 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [2] -> \UI_inst.LCD.tx_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4049 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [3] -> \UI_inst.LCD.tx_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4050 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [4] -> \UI_inst.LCD.tx_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4051 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [5] -> \UI_inst.LCD.tx_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4052 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [6] -> \UI_inst.LCD.tx_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4053 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$459.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y [7] -> \UI_inst.LCD.tx_byte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4054 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$204.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4571_Y -> \UI_inst.LCD.tx_delay_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4055 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [0] -> \UI_inst.LCD.tx_delay_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4056 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [1] -> \UI_inst.LCD.tx_delay_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4057 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [2] -> \UI_inst.LCD.tx_delay_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4058 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [3] -> \UI_inst.LCD.tx_delay_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4059 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [4] -> \UI_inst.LCD.tx_delay_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4060 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [5] -> \UI_inst.LCD.tx_delay_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4061 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [6] -> \UI_inst.LCD.tx_delay_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [7] -> \UI_inst.LCD.tx_delay_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [8] -> \UI_inst.LCD.tx_delay_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [9] -> \UI_inst.LCD.tx_delay_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [10] -> \UI_inst.LCD.tx_delay_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [11] -> \UI_inst.LCD.tx_delay_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [12] -> \UI_inst.LCD.tx_delay_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [13] -> \UI_inst.LCD.tx_delay_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [14] -> \UI_inst.LCD.tx_delay_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [15] -> \UI_inst.LCD.tx_delay_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [16] -> \UI_inst.LCD.tx_delay_value [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [17] -> \UI_inst.LCD.tx_delay_value [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4073 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [18] -> \UI_inst.LCD.tx_delay_value [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4074 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$224.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4866_Y [19] -> \UI_inst.LCD.tx_delay_value [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4075 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$241.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3508_Y -> \UI_inst.LCD.LCD_E0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4076 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$251.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [0] -> \UI_inst.LCD.SF_D0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4077 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$251.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [1] -> \UI_inst.LCD.SF_D0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4078 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$251.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [2] -> \UI_inst.LCD.SF_D0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4079 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$251.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2862_Y [3] -> \UI_inst.LCD.SF_D0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$256.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3508_Y -> \UI_inst.LCD.tx_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5220 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [0] -> \UI_inst.diplay_number.dec [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5221 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [1] -> \UI_inst.diplay_number.dec [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5222 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [2] -> \UI_inst.diplay_number.dec [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5223 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [3] -> \UI_inst.diplay_number.dec [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5224 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [0] -> \UI_inst.diplay_number.summand [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5225 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [1] -> \UI_inst.diplay_number.summand [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5226 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [2] -> \UI_inst.diplay_number.summand [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5227 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [3] -> \UI_inst.diplay_number.summand [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5228 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [4] -> \UI_inst.diplay_number.summand [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5229 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [5] -> \UI_inst.diplay_number.summand [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5230 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [6] -> \UI_inst.diplay_number.summand [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5231 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [7] -> \UI_inst.diplay_number.summand [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5232 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [8] -> \UI_inst.diplay_number.summand [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5233 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [9] -> \UI_inst.diplay_number.summand [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5234 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [10] -> \UI_inst.diplay_number.summand [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5235 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [11] -> \UI_inst.diplay_number.summand [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5236 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [12] -> \UI_inst.diplay_number.summand [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5237 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [13] -> \UI_inst.diplay_number.summand [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5238 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [14] -> \UI_inst.diplay_number.summand [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5239 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [15] -> \UI_inst.diplay_number.summand [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5240 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [16] -> \UI_inst.diplay_number.summand [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5241 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [17] -> \UI_inst.diplay_number.summand [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5242 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [18] -> \UI_inst.diplay_number.summand [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5243 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [19] -> \UI_inst.diplay_number.summand [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5244 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [20] -> \UI_inst.diplay_number.summand [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5245 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [21] -> \UI_inst.diplay_number.summand [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5246 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [22] -> \UI_inst.diplay_number.summand [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5247 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [23] -> \UI_inst.diplay_number.summand [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5248 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [24] -> \UI_inst.diplay_number.summand [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5249 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [25] -> \UI_inst.diplay_number.summand [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5250 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [26] -> \UI_inst.diplay_number.summand [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5251 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [27] -> \UI_inst.diplay_number.summand [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5252 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [28] -> \UI_inst.diplay_number.summand [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5253 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [29] -> \UI_inst.diplay_number.summand [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5254 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [30] -> \UI_inst.diplay_number.summand [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5255 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [31] -> \UI_inst.diplay_number.summand [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5256 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [0] -> \UI_inst.diplay_number.rest [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5257 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [1] -> \UI_inst.diplay_number.rest [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5258 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [2] -> \UI_inst.diplay_number.rest [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5259 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [3] -> \UI_inst.diplay_number.rest [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5260 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [4] -> \UI_inst.diplay_number.rest [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5261 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [5] -> \UI_inst.diplay_number.rest [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5262 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [6] -> \UI_inst.diplay_number.rest [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5263 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [7] -> \UI_inst.diplay_number.rest [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5264 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [8] -> \UI_inst.diplay_number.rest [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5265 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [9] -> \UI_inst.diplay_number.rest [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5266 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [10] -> \UI_inst.diplay_number.rest [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5267 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [11] -> \UI_inst.diplay_number.rest [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5268 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [12] -> \UI_inst.diplay_number.rest [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5269 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [13] -> \UI_inst.diplay_number.rest [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5270 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [14] -> \UI_inst.diplay_number.rest [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5271 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [15] -> \UI_inst.diplay_number.rest [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5272 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [16] -> \UI_inst.diplay_number.rest [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5273 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [17] -> \UI_inst.diplay_number.rest [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5274 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [18] -> \UI_inst.diplay_number.rest [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5275 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [19] -> \UI_inst.diplay_number.rest [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5276 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [20] -> \UI_inst.diplay_number.rest [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5277 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [21] -> \UI_inst.diplay_number.rest [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5278 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [22] -> \UI_inst.diplay_number.rest [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5279 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [23] -> \UI_inst.diplay_number.rest [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5280 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [24] -> \UI_inst.diplay_number.rest [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5281 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [25] -> \UI_inst.diplay_number.rest [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5282 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [26] -> \UI_inst.diplay_number.rest [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5283 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [27] -> \UI_inst.diplay_number.rest [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5284 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [28] -> \UI_inst.diplay_number.rest [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5285 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [29] -> \UI_inst.diplay_number.rest [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5286 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [30] -> \UI_inst.diplay_number.rest [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5287 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [31] -> \UI_inst.diplay_number.rest [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5288 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [0] -> \UI_inst.diplay_number.acc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5289 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [1] -> \UI_inst.diplay_number.acc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5290 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [2] -> \UI_inst.diplay_number.acc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5291 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [3] -> \UI_inst.diplay_number.acc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5292 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [4] -> \UI_inst.diplay_number.acc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5293 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [5] -> \UI_inst.diplay_number.acc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5294 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [6] -> \UI_inst.diplay_number.acc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5295 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [7] -> \UI_inst.diplay_number.acc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5296 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [8] -> \UI_inst.diplay_number.acc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5297 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [9] -> \UI_inst.diplay_number.acc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5298 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [10] -> \UI_inst.diplay_number.acc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5299 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [11] -> \UI_inst.diplay_number.acc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5300 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [12] -> \UI_inst.diplay_number.acc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5301 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [13] -> \UI_inst.diplay_number.acc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5302 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [14] -> \UI_inst.diplay_number.acc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5303 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [15] -> \UI_inst.diplay_number.acc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5304 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [16] -> \UI_inst.diplay_number.acc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5305 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [17] -> \UI_inst.diplay_number.acc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5306 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [18] -> \UI_inst.diplay_number.acc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5307 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [19] -> \UI_inst.diplay_number.acc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5308 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [20] -> \UI_inst.diplay_number.acc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5309 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [21] -> \UI_inst.diplay_number.acc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5310 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [22] -> \UI_inst.diplay_number.acc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5311 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [23] -> \UI_inst.diplay_number.acc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5312 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [24] -> \UI_inst.diplay_number.acc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5313 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [25] -> \UI_inst.diplay_number.acc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5314 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [26] -> \UI_inst.diplay_number.acc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5315 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [27] -> \UI_inst.diplay_number.acc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5316 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [28] -> \UI_inst.diplay_number.acc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5317 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [29] -> \UI_inst.diplay_number.acc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5318 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [30] -> \UI_inst.diplay_number.acc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5319 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [31] -> \UI_inst.diplay_number.acc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5320 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [32] -> \UI_inst.diplay_number.acc [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5321 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [0] -> \UI_inst.diplay_number.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5322 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [1] -> \UI_inst.diplay_number.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5323 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [2] -> \UI_inst.diplay_number.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5324 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [3] -> \UI_inst.diplay_number.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5325 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [4] -> \UI_inst.diplay_number.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5328 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\we[0:0] -> \UI_inst.diplay_number.we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5329 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [0] -> \UI_inst.diplay_number.dat [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5330 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [1] -> \UI_inst.diplay_number.dat [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5331 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [2] -> \UI_inst.diplay_number.dat [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5332 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [3] -> \UI_inst.diplay_number.dat [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5333 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [4] -> \UI_inst.diplay_number.dat [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5334 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [5] -> \UI_inst.diplay_number.dat [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5335 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [6] -> \UI_inst.diplay_number.dat [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5336 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [7] -> \UI_inst.diplay_number.dat [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7157 to $_DFFE_PP_ for $techmap\UI_inst.LCD.delay_counter.$0\counter[19:0] [1] -> \UI_inst.LCD.delay_counter.counter [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4041 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$395.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4505_Y [0] -> \UI_inst.LCD.display_state [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4042 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$395.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4505_Y [1] -> \UI_inst.LCD.display_state [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4043 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$395.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4505_Y [2] -> \UI_inst.LCD.display_state [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4044 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$395.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4505_Y [3] -> \UI_inst.LCD.display_state [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4045 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$395.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4505_Y [4] -> \UI_inst.LCD.display_state [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4081 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$263.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4770_Y [0] -> \UI_inst.LCD.tx_state [0].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4082 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$263.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4770_Y [1] -> \UI_inst.LCD.tx_state [1].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4083 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$263.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4770_Y [2] -> \UI_inst.LCD.tx_state [2].

7.34. Executing TECHMAP pass (map to technology primitives).

7.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

7.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$__DFFE_PP1 for cells of type $__DFFE_PP1.
Using template \$__DFFE_PP0 for cells of type $__DFFE_PP0.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~442 debug messages>

7.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~958 debug messages>

7.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top_UI.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3953 (SB_DFFE): \UI_inst.LCD.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFF): \UI_inst.btnt3 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFF): \UI_inst.btnt2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFF): \UI_inst.btnt0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2456 (SB_DFFE): \UI_inst.cnt3 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2457 (SB_DFFE): \UI_inst.cnt3 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2458 (SB_DFFE): \UI_inst.cnt3 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2459 (SB_DFFE): \UI_inst.cnt3 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2460 (SB_DFFE): \UI_inst.cnt3 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2461 (SB_DFFE): \UI_inst.cnt3 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2462 (SB_DFFE): \UI_inst.cnt3 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2463 (SB_DFFE): \UI_inst.cnt3 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2464 (SB_DFFE): \UI_inst.cnt3 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2465 (SB_DFFE): \UI_inst.cnt3 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2466 (SB_DFFE): \UI_inst.cnt3 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2467 (SB_DFFE): \UI_inst.cnt3 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2468 (SB_DFFE): \UI_inst.cnt3 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2469 (SB_DFFE): \UI_inst.cnt3 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2470 (SB_DFFE): \UI_inst.cnt3 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2471 (SB_DFFE): \UI_inst.cnt3 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2472 (SB_DFFE): \UI_inst.cnt3 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2473 (SB_DFFE): \UI_inst.cnt3 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE): \UI_inst.cnt3 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2475 (SB_DFFE): \UI_inst.cnt3 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2477 (SB_DFFE): \UI_inst.cnt2 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE): \UI_inst.cnt3 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2478 (SB_DFFE): \UI_inst.cnt2 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2479 (SB_DFFE): \UI_inst.cnt2 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2480 (SB_DFFE): \UI_inst.cnt2 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2481 (SB_DFFE): \UI_inst.cnt2 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2482 (SB_DFFE): \UI_inst.cnt2 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2483 (SB_DFFE): \UI_inst.cnt2 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2484 (SB_DFFE): \UI_inst.cnt2 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2485 (SB_DFFE): \UI_inst.cnt2 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2486 (SB_DFFE): \UI_inst.cnt2 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2487 (SB_DFFE): \UI_inst.cnt2 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2488 (SB_DFFE): \UI_inst.cnt2 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2489 (SB_DFFE): \UI_inst.cnt2 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2490 (SB_DFFE): \UI_inst.cnt2 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2491 (SB_DFFE): \UI_inst.cnt2 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2492 (SB_DFFE): \UI_inst.cnt2 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2493 (SB_DFFE): \UI_inst.cnt2 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2494 (SB_DFFE): \UI_inst.cnt2 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFFE): \UI_inst.cnt2 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2496 (SB_DFFE): \UI_inst.cnt2 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2497 (SB_DFFE): \UI_inst.cnt2 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2499 (SB_DFFE): \UI_inst.cnt1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2476 (SB_DFFE): \UI_inst.cnt2 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2500 (SB_DFFE): \UI_inst.cnt1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2501 (SB_DFFE): \UI_inst.cnt1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2502 (SB_DFFE): \UI_inst.cnt1 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2503 (SB_DFFE): \UI_inst.cnt1 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2504 (SB_DFFE): \UI_inst.cnt1 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2505 (SB_DFFE): \UI_inst.cnt1 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2506 (SB_DFFE): \UI_inst.cnt1 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE): \UI_inst.cnt1 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE): \UI_inst.cnt1 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE): \UI_inst.cnt1 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE): \UI_inst.cnt1 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE): \UI_inst.cnt1 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE): \UI_inst.cnt1 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2513 (SB_DFFE): \UI_inst.cnt1 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2514 (SB_DFFE): \UI_inst.cnt1 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2515 (SB_DFFE): \UI_inst.cnt1 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2516 (SB_DFFE): \UI_inst.cnt1 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2517 (SB_DFFE): \UI_inst.cnt1 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2518 (SB_DFFE): \UI_inst.cnt1 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2519 (SB_DFFE): \UI_inst.cnt1 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2521 (SB_DFFE): \UI_inst.cnt0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2498 (SB_DFFE): \UI_inst.cnt1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2522 (SB_DFFE): \UI_inst.cnt0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2523 (SB_DFFE): \UI_inst.cnt0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE): \UI_inst.cnt0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5220 (SB_DFFE): \UI_inst.diplay_number.dec [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE): \UI_inst.cnt0 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE): \UI_inst.cnt0 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE): \UI_inst.cnt0 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE): \UI_inst.cnt0 [9] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4015 (SB_DFFR): \UI_inst.LCD.main_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2532 (SB_DFFE): \UI_inst.cnt0 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2533 (SB_DFFE): \UI_inst.cnt0 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE): \UI_inst.cnt0 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2535 (SB_DFFE): \UI_inst.cnt0 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2536 (SB_DFFE): \UI_inst.cnt0 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2534 (SB_DFFE): \UI_inst.cnt0 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE): \UI_inst.cnt0 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE): \UI_inst.cnt0 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2537 (SB_DFFE): \UI_inst.cnt0 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE): \UI_inst.cnt0 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2543 (SB_DFF): \UI_inst.BP [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE): \UI_inst.cnt0 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2520 (SB_DFFE): \UI_inst.cnt0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2545 (SB_DFF): \UI_inst.BP [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFF): \UI_inst.disppos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFF): \UI_inst.BP [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2542 (SB_DFF): \UI_inst.BP [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFF): \UI_inst.dispdone = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFF): \UI_inst.disppos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFF): \UI_inst.disppos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFF): \UI_inst.disppos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE): \UI_inst.datS [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFF): \UI_inst.disppos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFF): \UI_inst.repaintS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFF): \UI_inst.weS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE): \UI_inst.datS [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE): \UI_inst.datS [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE): \UI_inst.datS [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE): \UI_inst.datS [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE): \UI_inst.datS [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE): \UI_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE): \UI_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE): \UI_inst.datS [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE): \UI_inst.ismagphase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE): \UI_inst.datS [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE): \UI_inst.number1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE): \UI_inst.number1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2234 (SB_DFF): \UI_inst.btnt1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE): \UI_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE): \UI_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE): \UI_inst.number1 [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE): \UI_inst.number1 [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE): \UI_inst.number1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE): \UI_inst.number1 [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE): \UI_inst.number1 [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE): \UI_inst.number1 [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE): \UI_inst.number1 [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE): \UI_inst.number1 [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE): \UI_inst.number1 [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2581 (SB_DFFE): \UI_inst.number1 [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2582 (SB_DFFE): \UI_inst.number1 [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE): \UI_inst.number1 [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2584 (SB_DFFE): \UI_inst.number1 [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2585 (SB_DFFE): \UI_inst.number1 [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2583 (SB_DFFE): \UI_inst.number1 [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2587 (SB_DFFE): \UI_inst.number1 [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2588 (SB_DFFE): \UI_inst.number1 [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2586 (SB_DFFE): \UI_inst.number1 [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2590 (SB_DFFE): \UI_inst.number1 [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2591 (SB_DFFE): \UI_inst.number1 [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2589 (SB_DFFE): \UI_inst.number1 [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2593 (SB_DFFE): \UI_inst.number1 [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2595 (SB_DFFE): \UI_inst.number1 [27] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2592 (SB_DFFE): \UI_inst.number1 [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2596 (SB_DFFE): \UI_inst.number1 [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2594 (SB_DFFE): \UI_inst.number1 [26] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2597 (SB_DFFE): \UI_inst.number1 [29] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2598 (SB_DFFE): \UI_inst.number1 [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2599 (SB_DFFE): \UI_inst.number1 [31] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2601 (SB_DFFE): \UI_inst.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE): \UI_inst.number1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2602 (SB_DFF): \UI_inst.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2603 (SB_DFF): \UI_inst.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2604 (SB_DFF): \UI_inst.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2605 (SB_DFF): \UI_inst.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2606 (SB_DFF): \UI_inst.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2607 (SB_DFF): \UI_inst.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2608 (SB_DFF): \UI_inst.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2609 (SB_DFF): \UI_inst.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2610 (SB_DFF): \UI_inst.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2611 (SB_DFF): \UI_inst.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2612 (SB_DFF): \UI_inst.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2613 (SB_DFF): \UI_inst.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2614 (SB_DFF): \UI_inst.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2615 (SB_DFF): \UI_inst.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2616 (SB_DFF): \UI_inst.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2617 (SB_DFF): \UI_inst.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2618 (SB_DFF): \UI_inst.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2619 (SB_DFF): \UI_inst.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2620 (SB_DFF): \UI_inst.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2621 (SB_DFF): \UI_inst.count [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2634 (SB_DFFE): \UI_inst.TC [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2600 (SB_DFF): \UI_inst.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2632 (SB_DFFE): \UI_inst.refIO = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2635 (SB_DFFE): \UI_inst.TC [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2636 (SB_DFFE): \UI_inst.TC [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2638 (SB_DFFE): \UI_inst.gain [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2633 (SB_DFFE): \UI_inst.TC [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2455 (SB_DFFE): \UI_inst.cnt3 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2637 (SB_DFFE): \UI_inst.gain [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3951 (SB_DFFE): \UI_inst.LCD.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3954 (SB_DFFE): \UI_inst.LCD.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3955 (SB_DFFE): \UI_inst.LCD.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3956 (SB_DFFE): \UI_inst.LCD.pos [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3957 (SB_DFFE): \UI_inst.LCD.pos [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3958 (SB_DFFE): \UI_inst.LCD.pos [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3959 (SB_DFFE): \UI_inst.LCD.pos [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3960 (SB_DFFE): \UI_inst.LCD.pos [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3961 (SB_DFFE): \UI_inst.LCD.pos [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3962 (SB_DFFE): \UI_inst.LCD.pos [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3963 (SB_DFFE): \UI_inst.LCD.pos [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3964 (SB_DFFE): \UI_inst.LCD.pos [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3965 (SB_DFFE): \UI_inst.LCD.pos [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3966 (SB_DFFE): \UI_inst.LCD.pos [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3967 (SB_DFFE): \UI_inst.LCD.pos [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3968 (SB_DFFE): \UI_inst.LCD.pos [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3969 (SB_DFFE): \UI_inst.LCD.pos [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3970 (SB_DFFE): \UI_inst.LCD.pos [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3971 (SB_DFFE): \UI_inst.LCD.pos [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3972 (SB_DFFE): \UI_inst.LCD.pos [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3973 (SB_DFFE): \UI_inst.LCD.pos [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3974 (SB_DFFE): \UI_inst.LCD.pos [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3975 (SB_DFFE): \UI_inst.LCD.pos [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3976 (SB_DFFE): \UI_inst.LCD.pos [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3977 (SB_DFFE): \UI_inst.LCD.pos [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3978 (SB_DFFE): \UI_inst.LCD.pos [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3979 (SB_DFFE): \UI_inst.LCD.pos [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3980 (SB_DFFE): \UI_inst.LCD.pos [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3981 (SB_DFFE): \UI_inst.LCD.pos [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3982 (SB_DFFE): \UI_inst.LCD.pos [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3984 (SB_DFFE): \UI_inst.diplay_number.lastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3952 (SB_DFFE): \UI_inst.LCD.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3985 (SB_DFFE): \UI_inst.diplay_number.lastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3986 (SB_DFFE): \UI_inst.diplay_number.lastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3987 (SB_DFFE): \UI_inst.diplay_number.lastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3988 (SB_DFFE): \UI_inst.diplay_number.lastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3989 (SB_DFFE): \UI_inst.diplay_number.lastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3990 (SB_DFFE): \UI_inst.diplay_number.lastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3991 (SB_DFFE): \UI_inst.diplay_number.lastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3992 (SB_DFFE): \UI_inst.diplay_number.lastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3993 (SB_DFFE): \UI_inst.diplay_number.lastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3994 (SB_DFFE): \UI_inst.diplay_number.lastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3995 (SB_DFFE): \UI_inst.diplay_number.lastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3996 (SB_DFFE): \UI_inst.diplay_number.lastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3997 (SB_DFFE): \UI_inst.diplay_number.lastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3998 (SB_DFFE): \UI_inst.diplay_number.lastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3999 (SB_DFFE): \UI_inst.diplay_number.lastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4000 (SB_DFFE): \UI_inst.diplay_number.lastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4001 (SB_DFFE): \UI_inst.diplay_number.lastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4002 (SB_DFFE): \UI_inst.diplay_number.lastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4003 (SB_DFFE): \UI_inst.diplay_number.lastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4004 (SB_DFFE): \UI_inst.diplay_number.lastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4005 (SB_DFFE): \UI_inst.diplay_number.lastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4006 (SB_DFFE): \UI_inst.diplay_number.lastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4007 (SB_DFFE): \UI_inst.diplay_number.lastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4008 (SB_DFFE): \UI_inst.diplay_number.lastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4009 (SB_DFFE): \UI_inst.diplay_number.lastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4010 (SB_DFFE): \UI_inst.diplay_number.lastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4011 (SB_DFFE): \UI_inst.diplay_number.lastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4012 (SB_DFFE): \UI_inst.diplay_number.lastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4013 (SB_DFFE): \UI_inst.diplay_number.lastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4014 (SB_DFFE): \UI_inst.diplay_number.lastacc [31] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4017 (SB_DFFR): \UI_inst.LCD.main_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE): \UI_inst.cnt0 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4036 (SB_DFFE): \UI_inst.LCD.LCD_E1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4039 (SB_DFFE): \UI_inst.LCD.SF_D1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4040 (SB_DFFE): \UI_inst.LCD.SF_D1 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4042 (SB_DFFER): \UI_inst.LCD.display_state [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4041 (SB_DFFER): \UI_inst.LCD.display_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE): \UI_inst.LCD.tx_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE): \UI_inst.LCD.tx_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE): \UI_inst.LCD.tx_delay_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE): \UI_inst.LCD.tx_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE): \UI_inst.LCD.tx_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE): \UI_inst.LCD.tx_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE): \UI_inst.LCD.tx_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE): \UI_inst.LCD.tx_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE): \UI_inst.LCD.tx_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE): \UI_inst.LCD.tx_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE): \UI_inst.LCD.tx_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE): \UI_inst.LCD.tx_delay_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE): \UI_inst.LCD.tx_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE): \UI_inst.LCD.tx_delay_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE): \UI_inst.LCD.tx_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE): \UI_inst.LCD.tx_delay_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE): \UI_inst.LCD.tx_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4072 (SB_DFFE): \UI_inst.LCD.tx_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4073 (SB_DFFE): \UI_inst.LCD.tx_delay_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4074 (SB_DFFE): \UI_inst.LCD.tx_delay_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4077 (SB_DFFE): \UI_inst.LCD.SF_D0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE): \UI_inst.LCD.tx_delay_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4075 (SB_DFFE): \UI_inst.LCD.LCD_E0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4078 (SB_DFFE): \UI_inst.LCD.SF_D0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4079 (SB_DFFE): \UI_inst.LCD.SF_D0 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4082 (SB_DFFES): \UI_inst.LCD.tx_state [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4076 (SB_DFFE): \UI_inst.LCD.SF_D0 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4081 (SB_DFFER): \UI_inst.LCD.tx_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5221 (SB_DFFE): \UI_inst.diplay_number.dec [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5222 (SB_DFFE): \UI_inst.diplay_number.dec [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE): \UI_inst.cnt0 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5223 (SB_DFFE): \UI_inst.diplay_number.dec [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5225 (SB_DFFE): \UI_inst.diplay_number.summand [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5226 (SB_DFFE): \UI_inst.diplay_number.summand [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5227 (SB_DFFE): \UI_inst.diplay_number.summand [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5228 (SB_DFFE): \UI_inst.diplay_number.summand [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5229 (SB_DFFE): \UI_inst.diplay_number.summand [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5230 (SB_DFFE): \UI_inst.diplay_number.summand [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5231 (SB_DFFE): \UI_inst.diplay_number.summand [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5232 (SB_DFFE): \UI_inst.diplay_number.summand [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5233 (SB_DFFE): \UI_inst.diplay_number.summand [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5234 (SB_DFFE): \UI_inst.diplay_number.summand [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5235 (SB_DFFE): \UI_inst.diplay_number.summand [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5236 (SB_DFFE): \UI_inst.diplay_number.summand [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5237 (SB_DFFE): \UI_inst.diplay_number.summand [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5238 (SB_DFFE): \UI_inst.diplay_number.summand [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5239 (SB_DFFE): \UI_inst.diplay_number.summand [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5240 (SB_DFFE): \UI_inst.diplay_number.summand [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5241 (SB_DFFE): \UI_inst.diplay_number.summand [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5242 (SB_DFFE): \UI_inst.diplay_number.summand [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5243 (SB_DFFE): \UI_inst.diplay_number.summand [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5244 (SB_DFFE): \UI_inst.diplay_number.summand [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5245 (SB_DFFE): \UI_inst.diplay_number.summand [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5246 (SB_DFFE): \UI_inst.diplay_number.summand [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5247 (SB_DFFE): \UI_inst.diplay_number.summand [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5248 (SB_DFFE): \UI_inst.diplay_number.summand [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5249 (SB_DFFE): \UI_inst.diplay_number.summand [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5250 (SB_DFFE): \UI_inst.diplay_number.summand [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5251 (SB_DFFE): \UI_inst.diplay_number.summand [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5252 (SB_DFFE): \UI_inst.diplay_number.summand [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5253 (SB_DFFE): \UI_inst.diplay_number.summand [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5254 (SB_DFFE): \UI_inst.diplay_number.summand [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5224 (SB_DFFE): \UI_inst.diplay_number.summand [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5255 (SB_DFFE): \UI_inst.diplay_number.summand [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5257 (SB_DFFE): \UI_inst.diplay_number.rest [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5258 (SB_DFFE): \UI_inst.diplay_number.rest [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5259 (SB_DFFE): \UI_inst.diplay_number.rest [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5260 (SB_DFFE): \UI_inst.diplay_number.rest [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5261 (SB_DFFE): \UI_inst.diplay_number.rest [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5262 (SB_DFFE): \UI_inst.diplay_number.rest [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5263 (SB_DFFE): \UI_inst.diplay_number.rest [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5264 (SB_DFFE): \UI_inst.diplay_number.rest [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5265 (SB_DFFE): \UI_inst.diplay_number.rest [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5266 (SB_DFFE): \UI_inst.diplay_number.rest [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5267 (SB_DFFE): \UI_inst.diplay_number.rest [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5268 (SB_DFFE): \UI_inst.diplay_number.rest [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5269 (SB_DFFE): \UI_inst.diplay_number.rest [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5270 (SB_DFFE): \UI_inst.diplay_number.rest [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5271 (SB_DFFE): \UI_inst.diplay_number.rest [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5272 (SB_DFFE): \UI_inst.diplay_number.rest [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5273 (SB_DFFE): \UI_inst.diplay_number.rest [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5274 (SB_DFFE): \UI_inst.diplay_number.rest [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5275 (SB_DFFE): \UI_inst.diplay_number.rest [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5276 (SB_DFFE): \UI_inst.diplay_number.rest [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5277 (SB_DFFE): \UI_inst.diplay_number.rest [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5278 (SB_DFFE): \UI_inst.diplay_number.rest [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5279 (SB_DFFE): \UI_inst.diplay_number.rest [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5280 (SB_DFFE): \UI_inst.diplay_number.rest [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5281 (SB_DFFE): \UI_inst.diplay_number.rest [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5282 (SB_DFFE): \UI_inst.diplay_number.rest [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5283 (SB_DFFE): \UI_inst.diplay_number.rest [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5284 (SB_DFFE): \UI_inst.diplay_number.rest [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5285 (SB_DFFE): \UI_inst.diplay_number.rest [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5286 (SB_DFFE): \UI_inst.diplay_number.rest [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5256 (SB_DFFE): \UI_inst.diplay_number.rest [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5287 (SB_DFFE): \UI_inst.diplay_number.rest [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5289 (SB_DFFE): \UI_inst.diplay_number.acc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5290 (SB_DFFE): \UI_inst.diplay_number.acc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5291 (SB_DFFE): \UI_inst.diplay_number.acc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5292 (SB_DFFE): \UI_inst.diplay_number.acc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5293 (SB_DFFE): \UI_inst.diplay_number.acc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5294 (SB_DFFE): \UI_inst.diplay_number.acc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5295 (SB_DFFE): \UI_inst.diplay_number.acc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5296 (SB_DFFE): \UI_inst.diplay_number.acc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5297 (SB_DFFE): \UI_inst.diplay_number.acc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5298 (SB_DFFE): \UI_inst.diplay_number.acc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5299 (SB_DFFE): \UI_inst.diplay_number.acc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5300 (SB_DFFE): \UI_inst.diplay_number.acc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5301 (SB_DFFE): \UI_inst.diplay_number.acc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5302 (SB_DFFE): \UI_inst.diplay_number.acc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5303 (SB_DFFE): \UI_inst.diplay_number.acc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5304 (SB_DFFE): \UI_inst.diplay_number.acc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5305 (SB_DFFE): \UI_inst.diplay_number.acc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5306 (SB_DFFE): \UI_inst.diplay_number.acc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5307 (SB_DFFE): \UI_inst.diplay_number.acc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5308 (SB_DFFE): \UI_inst.diplay_number.acc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5309 (SB_DFFE): \UI_inst.diplay_number.acc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5310 (SB_DFFE): \UI_inst.diplay_number.acc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5311 (SB_DFFE): \UI_inst.diplay_number.acc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5312 (SB_DFFE): \UI_inst.diplay_number.acc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5313 (SB_DFFE): \UI_inst.diplay_number.acc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5314 (SB_DFFE): \UI_inst.diplay_number.acc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5315 (SB_DFFE): \UI_inst.diplay_number.acc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5316 (SB_DFFE): \UI_inst.diplay_number.acc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5317 (SB_DFFE): \UI_inst.diplay_number.acc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5318 (SB_DFFE): \UI_inst.diplay_number.acc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5319 (SB_DFFE): \UI_inst.diplay_number.acc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5288 (SB_DFFE): \UI_inst.diplay_number.acc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5320 (SB_DFFE): \UI_inst.diplay_number.acc [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5322 (SB_DFFE): \UI_inst.diplay_number.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5323 (SB_DFFE): \UI_inst.diplay_number.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5324 (SB_DFFE): \UI_inst.diplay_number.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5321 (SB_DFFE): \UI_inst.diplay_number.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5326 (SB_DFF): \UI_inst.diplay_number.updating = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5327 (SB_DFF): \UI_inst.diplay_number.lastupdate = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5328 (SB_DFFE): \UI_inst.diplay_number.we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5325 (SB_DFFE): \UI_inst.diplay_number.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5330 (SB_DFFE): \UI_inst.diplay_number.dat [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5331 (SB_DFFE): \UI_inst.diplay_number.dat [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5332 (SB_DFFE): \UI_inst.diplay_number.dat [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5333 (SB_DFFE): \UI_inst.diplay_number.dat [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5334 (SB_DFFE): \UI_inst.diplay_number.dat [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5335 (SB_DFFE): \UI_inst.diplay_number.dat [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5329 (SB_DFFE): \UI_inst.diplay_number.dat [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5336 (SB_DFFE): \UI_inst.diplay_number.dat [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3983 (SB_DFFE): \UI_inst.diplay_number.lastacc [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4019 (SB_DFFR): \UI_inst.LCD.main_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4020 (SB_DFFR): \UI_inst.LCD.main_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4021 (SB_DFFR): \UI_inst.LCD.main_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4022 (SB_DFFR): \UI_inst.LCD.main_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4023 (SB_DFFR): \UI_inst.LCD.main_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4024 (SB_DFFR): \UI_inst.LCD.main_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4025 (SB_DFFR): \UI_inst.LCD.main_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4026 (SB_DFFR): \UI_inst.LCD.main_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4028 (SB_DFFR): \UI_inst.LCD.main_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4030 (SB_DFFR): \UI_inst.LCD.main_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4032 (SB_DFFR): \UI_inst.LCD.main_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4033 (SB_DFFR): \UI_inst.LCD.main_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4038 (SB_DFFE): \UI_inst.LCD.SF_D1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4037 (SB_DFFE): \UI_inst.LCD.SF_D1 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4043 (SB_DFFER): \UI_inst.LCD.display_state [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4044 (SB_DFFER): \UI_inst.LCD.display_state [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4045 (SB_DFFER): \UI_inst.LCD.display_state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE): \UI_inst.LCD.tx_done = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4083 (SB_DFFES): \UI_inst.LCD.tx_state [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE): \UI_inst.reset = 1

7.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top_UI.
  Merging $auto$simplemap.cc:277:simplemap_mux$2824 (A=$techmap\UI_inst.$procmux$1849_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2821 (A=$techmap\UI_inst.$procmux$1855_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2815 (A=$techmap\UI_inst.$procmux$1867_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2773 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2774 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2775 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2776 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2777 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2778 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2779 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2780 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2781 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2782 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2783 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2784 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2785 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2786 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2787 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2788 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2789 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2790 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2791 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2792 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2728 (A=$auto$simplemap.cc:309:simplemap_lut$13499 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2771 (A=$techmap\UI_inst.$add$UI.v:112$17_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2729 (A=$auto$wreduce.cc:455:run$2053 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2730 (A=$auto$wreduce.cc:455:run$2053 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2731 (A=$auto$wreduce.cc:455:run$2053 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2732 (A=$auto$wreduce.cc:455:run$2053 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2733 (A=$auto$wreduce.cc:455:run$2053 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2734 (A=$auto$wreduce.cc:455:run$2053 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2735 (A=$auto$wreduce.cc:455:run$2053 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2736 (A=$auto$wreduce.cc:455:run$2053 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2737 (A=$auto$wreduce.cc:455:run$2053 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2738 (A=$auto$wreduce.cc:455:run$2053 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2739 (A=$auto$wreduce.cc:455:run$2053 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2740 (A=$auto$wreduce.cc:455:run$2053 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2741 (A=$auto$wreduce.cc:455:run$2053 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2742 (A=$auto$wreduce.cc:455:run$2053 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2743 (A=$auto$wreduce.cc:455:run$2053 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2744 (A=$auto$wreduce.cc:455:run$2053 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2745 (A=$auto$wreduce.cc:455:run$2053 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2746 (A=$auto$wreduce.cc:455:run$2053 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2747 (A=$auto$wreduce.cc:455:run$2053 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2748 (A=$auto$wreduce.cc:455:run$2053 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2684 (A=$auto$simplemap.cc:309:simplemap_lut$13632 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2727 (A=$auto$wreduce.cc:455:run$2053 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2685 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2686 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2687 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2688 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2689 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2690 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2691 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2692 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2693 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2694 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2695 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2696 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2697 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2698 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2699 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2700 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2701 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2702 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2703 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2704 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2640 (A=$auto$simplemap.cc:309:simplemap_lut$13613 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2683 (A=$techmap\UI_inst.$add$UI.v:92$9_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2641 (A=$auto$wreduce.cc:455:run$2058 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2642 (A=$auto$wreduce.cc:455:run$2058 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2643 (A=$auto$wreduce.cc:455:run$2058 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2645 (A=$auto$wreduce.cc:455:run$2058 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2646 (A=$auto$wreduce.cc:455:run$2058 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2647 (A=$auto$wreduce.cc:455:run$2058 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2648 (A=$auto$wreduce.cc:455:run$2058 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2651 (A=$auto$wreduce.cc:455:run$2058 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2652 (A=$auto$wreduce.cc:455:run$2058 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2650 (A=$auto$wreduce.cc:455:run$2058 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2654 (A=$auto$wreduce.cc:455:run$2058 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2655 (A=$auto$wreduce.cc:455:run$2058 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2653 (A=$auto$wreduce.cc:455:run$2058 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2657 (A=$auto$wreduce.cc:455:run$2058 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2658 (A=$auto$wreduce.cc:455:run$2058 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2656 (A=$auto$wreduce.cc:455:run$2058 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2660 (A=$auto$wreduce.cc:455:run$2058 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2659 (A=$auto$wreduce.cc:455:run$2058 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2639 (A=$auto$wreduce.cc:455:run$2058 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7332 (A=1'0, B=$techmap$techmap\UI_inst.$procmux$1624.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3511_Y, S=$techmap$techmap\UI_inst.$procmux$1624.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3507_Y) into $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2818 (A=$techmap\UI_inst.$procmux$1861_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2234 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2772 (A=$auto$simplemap.cc:309:simplemap_lut$13518 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2644 (A=$auto$wreduce.cc:455:run$2058 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2649 (A=$auto$wreduce.cc:455:run$2058 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE).

7.39. Executing ICE40_OPT pass (performing simple optimizations).

7.39.1. Running ICE40 specific optimizations.

7.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~280 debug messages>

7.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~705 debug messages>
Removed a total of 235 cells.

7.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 93 unused cells and 2900 unused wires.
<suppressed ~94 debug messages>

7.39.6. Rerunning OPT passes. (Removed registers in this run.)

7.39.7. Running ICE40 specific optimizations.

7.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.39.12. Finished OPT passes. (There is nothing left to do.)

7.40. Executing TECHMAP pass (map to technology primitives).

7.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.40.2. Continuing TECHMAP pass.
No more expansions possible.

7.41. Executing ABC pass (technology mapping using ABC).

7.41.1. Extracting gate netlist of module `\top_UI' to `<abc-temp-dir>/input.blif'..
Extracted 4177 gates and 4798 wires to a netlist network with 619 inputs and 480 outputs.

7.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     642.
ABC: Participating nodes from both networks       =    1507.
ABC: Participating nodes from the first network   =     647. (  70.17 % of nodes)
ABC: Participating nodes from the second network  =     860. (  93.28 % of nodes)
ABC: Node pairs (any polarity)                    =     647. (  70.17 % of names can be moved)
ABC: Node pairs (same polarity)                   =     587. (  63.67 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      920
ABC RESULTS:        internal signals:     3699
ABC RESULTS:           input signals:      619
ABC RESULTS:          output signals:      480
Removing temp directory.
Removed 0 unused cells and 2019 unused wires.

7.42. Executing ICE40_UNLUT pass (convert SB_LUT4 to $lut).
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2120.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2123.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2126.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[22].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[23].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[24].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[25].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[26].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[27].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[28].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[29].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[30].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[31].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2129.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2132.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2135.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2135.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2135.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2141.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2144.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2147.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2150.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2150.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2150.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[22].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[23].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[24].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[25].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[26].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[27].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[28].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[29].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[30].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[31].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2156.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2159.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2162.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2162.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2162.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[1].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[22].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[23].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[24].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[25].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[26].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[27].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[28].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[29].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[30].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[31].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[32].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2165.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[10].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[11].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[12].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[13].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[14].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[15].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[16].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[17].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[18].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[19].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[1].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[20].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[21].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[22].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[23].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[24].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[25].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[26].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[27].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[28].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[29].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[30].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[31].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[4].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[5].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[6].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[7].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[8].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2168.slice[9].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[0].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[2].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[3].adder to $lut.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2174.slice[4].adder to $lut.

7.42.1. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1187
  1-LUT              148
  2-LUT              175
  3-LUT              527
  4-LUT              337
  with \SB_CARRY     242

Eliminating LUTs.
Number of LUTs:     1187
  1-LUT              148
  2-LUT              175
  3-LUT              527
  4-LUT              337
  with \SB_CARRY     242

Combining LUTs.
Number of LUTs:     1141
  1-LUT              110
  2-LUT              166
  3-LUT              524
  4-LUT              341
  with \SB_CARRY     242

Eliminated 0 LUTs.
Combined 46 LUTs.
<suppressed ~6323 debug messages>

7.42.2. Executing TECHMAP pass (map to technology primitives).

7.42.2.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.42.2.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100110011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000101010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011100011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
No more expansions possible.
<suppressed ~2934 debug messages>
Removed 0 unused cells and 2324 unused wires.

7.42.3. Executing HIERARCHY pass (managing design hierarchy).

7.42.3.1. Analyzing design hierarchy..
Top module:  \top_UI

7.42.3.2. Analyzing design hierarchy..
Top module:  \top_UI
Removed 0 unused modules.

7.42.4. Printing statistics.

=== top_UI ===

   Number of wires:               1104
   Number of wire bits:           2341
   Number of public wires:         101
   Number of public wire bits:     831
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1873
     SB_CARRY                      289
     SB_DFF                         53
     SB_DFFE                       274
     SB_DFFER                        8
     SB_DFFESR                      88
     SB_DFFR                        14
     SB_DFFSR                        1
     SB_DFFSS                        4
     SB_LUT4                      1141
     SB_RAM40_4K                     1

7.42.5. Executing CHECK pass (checking for obvious problems).
checking module top_UI..
found and reported 0 problems.

7.42.6. Executing JSON backend.

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: 013a16fd23
CPU: user 5.04s system 0.06s, MEM: 78.22 MB total, 45.14 MB resident
Yosys 0.8+612 (git sha1 c6d8692c, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 21% 20x opt_expr (1 sec), 19% 21x opt_clean (0 sec), ...
