
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001ffa0 vaddr 0x40017fa0 paddr 0x40017fa0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x00018b4c memsz 0x00019888 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f7d8  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000087c8  4000f7d8  4000f7d8  000177d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40017fa0  40017fa0  0001ffa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000ba4  40017fa8  40017fa8  0001ffa8  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000d38  40018b50  40018b50  00020b4c  2**3
                  ALLOC
  5 .debug_info   00005f41  00000000  00000000  00020b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000170c  00000000  00000000  00026a8d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00006369  00000000  00000000  00028199  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000220  00000000  00000000  0002e508  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001bc1  00000000  00000000  0002e728  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000117e  00000000  00000000  000302e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  00031467  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  00031497  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00001704  00000000  00000000  000314d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001158  00000000  00000000  00032bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000f7d8 l    d  .rodata	00000000 .rodata
40017fa0 l    d  .ARM.exidx	00000000 .ARM.exidx
40017fa8 l    d  .data	00000000 .data
40018b50 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
40000110 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
400000e4 l       .text	00000000 HandlerSVC
400000a4 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40018b50 l       .bss	00000000 .LANCHOR0
40018b64 l     O .bss	00000004 value.7038
00000000 l    df *ABS*	00000000 cp15.c
40000734 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
400181b0 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
40002dc0 l     F .text	000007c4 Lcd_Printf.constprop.0
400137c8 l       .rodata	00000000 .LANCHOR1
40018b68 l       .bss	00000000 .LANCHOR3
4000f7d8 l       .rodata	00000000 .LANCHOR0
400177b8 l       .rodata	00000000 .LANCHOR2
40018260 l       .data	00000000 .LANCHOR4
40013ce8 l     O .rodata	00000015 _first
40013d00 l     O .rodata	0000001e _middle
40013d20 l     O .rodata	0000001e _last
40016a48 l     O .rodata	00000016 cho
40016a60 l     O .rodata	00000016 cho2
40016a78 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 page.c
40018c20 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 pcb_allocator.c
40019828 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 process.c
40019834 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
4001983c l       .bss	00000000 .LANCHOR0
4001983c l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40019840 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40006d50 l       .text	00000000 Finished
40006ce4 l       .text	00000000 Loop1
40006d44 l       .text	00000000 Skip
40006d24 l       .text	00000000 Loop2
40006d28 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 impure.c
400186a8 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 vfprintf.c
40017b98 l     O .rodata	00000010 blanks.6744
40017ba8 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40009ce0 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40018ad0 l     O .data	00000020 lc_ctype_charset
40018af4 l     O .data	00000020 lc_message_charset
40018b14 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 mprec.c
40017bb8 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40017ce0 l     O .rodata	00000010 blanks.6688
40017cf0 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000e220 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40003c04 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000c384 g     F .text	00000058 _mprec_log10
400049a8 g     F .text	0000004c Lcd_Draw_STACK
40006b80 g       .text	00000000 CoInvalidateMainTlbVA
4000c44c g     F .text	0000007c __any_on
40017c90 g     O .rodata	00000028 __mprec_tinytens
4000ecec g     F .text	00000018 .hidden __aeabi_dcmple
40007ca0 g     F .text	0000002c cleanup_glue
4000ee10 g     F .text	00000040 .hidden __gnu_uldivmod_helper
400049f4 g     F .text	00000014 Key_Poll_Init
40002d2c g     F .text	00000048 GIC_Clear_Pending_Clear
4000ec00 g     F .text	00000088 .hidden __cmpdf2
400003a0 g     F .text	0000005c Uart1_ISR
40018b6c g     O .bss	000000a0 ArrWinInfo
40006b9c g       .text	00000000 CoSetICacheLockdownBase
4000ec00 g     F .text	00000088 .hidden __eqdf2
4000ee50 g     F .text	000004d0 .hidden __divdi3
4000e6f4 g     F .text	00000060 .hidden __floatdidf
40006a30 g       .text	00000000 CoSetAsyncBusMode
4000790c g     F .text	00000028 vsprintf
40006428 g     F .text	000000f8 Uart1_GetString
40002b6c g     F .text	00000018 GIC_Set_Priority_Mask
40003b78 g     F .text	0000008c Lcd_Draw_Image
4000b5b8 g     F .text	00000070 _setlocale_r
40016a90 g     O .rodata	00001000 eng8x16
4000761c g     F .text	00000004 __malloc_unlock
4000044c g     F .text	00000050 Key4_ISR
40006914 g       .text	00000000 CoReadCTR
40000274 g     F .text	00000034 Long_Long_Add
400068ac g       .text	00000000 CoDisableL2PrefetchHint
40001338 g     F .text	00000030 L2C_CleanAndInvalidate_All
400068bc g       .text	00000000 CoEnableICache
4000da8c g     F .text	00000134 memmove
4000b79c g     F .text	0000008c _Balloc
40005870 g     F .text	000000bc SDHC_ACMD41
40018210 g     O .data	00000010 ICDIPR0
4000ebf0 g     F .text	00000098 .hidden __gtdf2
40005044 g     F .text	0000002c allocate_pcb
40005070 g     F .text	00000078 add_pcb
40006b64 g       .text	00000000 CoInvalidateDTlbVA
4000687c g       .text	00000000 CoGetUserReadPA
40002d90 g     F .text	00000018 GIC_Write_EOI
40006b1c g       .text	00000000 CoPrefetchICacheLineVA
40018c28 g     O .bss	00000c00 PA_page_info_list
40001464 g     F .text	0000003c set_second_table_address_App0
40006b3c g       .text	00000000 CoInvalidateITlb
400068f4 g       .text	00000000 CoEnableDCache
40006bc4 g       .text	00000000 CoSetL2CacheAuxCrtlReg
40019884 g     O .bss	00000004 errno
40017fa8 g     O .data	00000028 SVC_Handler_Vector
4000eca4 g     F .text	00000018 .hidden __aeabi_cdcmple
40002d74 g     F .text	0000001c GIC_Read_INTACK
400017a4 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40004bb4 g     F .text	00000178 Main
40006a10 g       .text	00000000 CoDisableMmu
40006964 g       .text	00000000 CoDisableFiq
40003584 g     F .text	00000004 udelay_f
40018b68 g     O .bss	00000004 pLcdFb
40006038 g     F .text	000000b8 Timer0_Int_Delay
40006790 g       .text	00000000 TLB_Type
400057a8 g     F .text	00000068 SDHC_CMD8
40002da8 g     F .text	00000018 GIC_Generate_SGI
400067d8 g       .text	00000000 Get_Context_And_Switch
400052a0 g     F .text	00000010 Get_Heap_Base
40007528 g     F .text	000000f0 memcpy
40005294 g     F .text	0000000c Get_Stack_Limit
4000ec88 g     F .text	00000034 .hidden __aeabi_cdrcmple
40004b4c g     F .text	0000001c LED_Display
400069d0 g       .text	00000000 CoDisableUnalignedAccess
400039b0 g     F .text	00000088 Lcd_Clr_Screen
4000141c g     F .text	00000048 SetTransTable_app1
40007dd4 g     F .text	00001f0c _svfprintf_r
4000e678 g     F .text	00000028 .hidden __floatsidf
4000ebf8 g     F .text	00000090 .hidden __ltdf2
40017fd0 g     O .data	000001e0 ISR_Vector
4000ed90 g     F .text	00000000 .hidden __aeabi_uldivmod
4000c4c8 g     F .text	0000006c __fpclassifyd
40006a8c g       .text	00000000 CoSelTTBReg0
4000c2fc g     F .text	00000088 __ratio
40018240 g     O .data	00000010 ICCIAR
40017fa8 g       .data	00000000 __RW_BASE__
40006dbc g     F .text	00000020 malloc
4000e220 g     F .text	000000f4 .hidden __udivsi3
40006b94 g       .text	00000000 CoSetDCacheLockdownBase
40002c1c g     F .text	00000084 GIC_Set_Interrupt_Priority
40000608 g     F .text	00000024 Page_Fault_Handler_PABT
4000673c g       .text	00000000 Get_User_SP
40017bc8 g     O .rodata	000000c8 __mprec_tens
400012c8 g     F .text	0000001c L2C_Clean_PA
40003de4 g     F .text	000003c8 Lcd_Han_Putch
4000b628 g     F .text	0000000c __locale_charset
40006ae0 g       .text	00000000 CoInvalidateDCacheIndex
400181f0 g     O .data	00000010 ICDICER0
40019844 g     O .bss	00000004 __malloc_top_pad
40018af0 g     O .data	00000004 __mb_cur_max
4000e654 g     F .text	00000024 .hidden __aeabi_ui2d
4000b658 g     F .text	0000000c _localeconv_r
40003964 g     F .text	00000028 Lcd_Get_Pixel
40004320 g     F .text	0000021c Lcd_Puts
4000baf8 g     F .text	00000024 __i2b
40006954 g       .text	00000000 CoEnableFiq
40006bdc g       .text	00000000 CoSetL2CacheLines
4000e338 g     F .text	00000000 .hidden __aeabi_drsub
40005110 g     F .text	0000001c get_next_pcb_adr
40007620 g     F .text	00000044 _sbrk_r
40004b28 g     F .text	00000024 LED_Init
4000062c g     F .text	0000007c Timer0_ISR
40005748 g     F .text	00000060 SDHC_CMD0
40003c60 g     F .text	0000001c absf
40003ca0 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40006bd4 g       .text	00000000 CoSetITlbLockdown
40004a50 g     F .text	00000030 Key_ISR_Init
400068d8 g       .text	00000000 CoDisableICache
4000ecd4 g     F .text	00000018 .hidden __aeabi_dcmplt
400013d8 g     F .text	00000044 SetTransTable
400067a0 g       .text	00000000 Save_Context
4000398c g     F .text	00000024 Lcd_Get_Pixel_Address
40019870 g     O .bss	00000004 __malloc_max_sbrked_mem
40006974 g       .text	00000000 CoSetIF
40006a70 g       .text	00000000 CoEnableNeon
4000e6a0 g     F .text	00000040 .hidden __extendsfdf2
40006b58 g       .text	00000000 CoInvalidateDTlb
4000e9e4 g     F .text	0000020c .hidden __aeabi_ddiv
40018b5c g     O .bss	00000004 sd_tr_flag
4000e344 g     F .text	00000310 .hidden __adddf3
40006b30 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
40018b4c g       .data	00000000 __RW_LIMIT__
40004d2c g     F .text	00000318 demand_paging
40006280 g     F .text	00000098 Uart1_Printf
4000c11c g     F .text	000000d4 __b2d
4000e754 g     F .text	00000290 .hidden __aeabi_dmul
40017b94 g     O .rodata	00000004 _global_impure_ptr
4000dcb4 g     F .text	0000056c _realloc_r
40005fb4 g     F .text	00000084 Timer0_Delay
400069f0 g       .text	00000000 CoDisableAlignFault
40006760 g       .text	00000000 PABT_Falut_Status
4000f320 g     F .text	00000470 .hidden __udivdi3
40017cb8 g     O .rodata	00000028 __mprec_bigtens
4000b920 g     F .text	000000e8 __s2b
4000e654 g     F .text	00000024 .hidden __floatunsidf
40005240 g     F .text	0000004c _sbrk
40013d40 g     O .rodata	00002d01 han16x16
4000bf14 g     F .text	00000060 __mcmp
40006340 g     F .text	0000001c Uart1_Get_Pressed
4000049c g     F .text	00000038 Undef_Handler
40003934 g     F .text	00000030 Lcd_Put_Pixel
40007894 g     F .text	00000028 strtol
40001368 g     F .text	0000001c L2C_CleanAndInvalidate_PA
40006d64 g       .text	00000000 CoSetProcessId
400012e4 g     F .text	00000020 L2C_Clean_SetWay
4000453c g     F .text	00000080 Lcd_Draw_Bar
4000539c g     F .text	00000310 SDHC_Card_Init
40002b40 g     F .text	00000018 GIC_Distributor_Enable
4000684c g       .text	00000000 exynos_smc
40004a80 g     F .text	000000a8 Key_ISR_Enable
40001080 g     F .text	00000088 L2C_Clean_VA
40006ccc g       .text	00000000 CoInvalidateDCacheForV7
40007ccc g     F .text	00000108 _reclaim_reent
4000ba08 g     F .text	0000005c __hi0bits
40001218 g     F .text	00000030 L2C_Invalidate_All
4000ed34 g     F .text	0000005c .hidden __fixdfsi
40003588 g     F .text	00000068 LCD_Clock_Init
40004a08 g     F .text	00000014 Key_Get_Key_Pressed
40005a00 g     F .text	00000088 SDHC_CMD7
40006a50 g       .text	00000000 CoDisableBranchPrediction
400181e0 g     O .data	00000010 ICDISERn
40006904 g       .text	00000000 CoDisableDCache
4000e344 g     F .text	00000310 .hidden __aeabi_dadd
4000ebf8 g     F .text	00000090 .hidden __ledf2
40018b58 g     O .bss	00000004 sd_wr_buffer_flag
4000691c g       .text	00000000 CoReadCLIDR
40006c3c g       .text	00000000 CoCopyFromL2Cache
40006810 g       .text	00000000 Get_ASID
4000bd04 g     F .text	00000104 __pow5mult
4000e6e0 g     F .text	00000074 .hidden __aeabi_ul2d
40019880 g     O .bss	00000004 __nlocale_changed
40000f78 g     F .text	00000080 CoGetPAfromVA
40006ac4 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001384 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
400069b0 g       .text	00000000 CoDisableVectoredInt
40006da4 g     F .text	00000018 _atoi_r
40018260 g     O .data	00000028 ArrFbSel
4000512c g     F .text	00000030 pcb_malloc
4000528c g     F .text	00000008 Get_Stack_Base
40006cb4 g       .text	00000000 CoGetPAreg
40018200 g     O .data	00000010 ICDICERn
4000ed1c g     F .text	00000018 .hidden __aeabi_dcmpgt
4000f790 g     F .text	00000048 .hidden __clzsi2
40019840 g     O .bss	00000002 sd_rca
4000b688 g     F .text	00000114 memchr
40007a34 g     F .text	0000026c _free_r
400069a0 g       .text	00000000 CoEnableVectoredInt
400011ec g     F .text	0000002c L2C_Disable
400014a0 g     F .text	0000003c set_second_table_address_App1
4000b634 g     F .text	00000010 __locale_mb_cur_max
40002ca0 g     F .text	0000008c GIC_Set_Processor_Target
4000ed04 g     F .text	00000018 .hidden __aeabi_dcmpge
40006770 g       .text	00000000 DABT_Falut_Status
40006ca8 g       .text	00000000 CoGetCacheSizeID
4001987c g     O .bss	00000004 __mlocale_changed
4000e340 g     F .text	00000314 .hidden __aeabi_dsub
40018694 g     O .data	00000004 __malloc_sbrk_base
4000635c g     F .text	000000cc Uart1_ISR_Enable
40006758 g       .text	00000000 Get_User_Stack_Limit
40001640 g     F .text	00000164 init_second_table_descriptor_App1
4000e6e0 g     F .text	00000074 .hidden __floatundidf
4000be08 g     F .text	0000010c __lshift
4000c764 g     F .text	000001ac __ssprint_r
40005b48 g     F .text	000000e0 SDHC_ISR_Enable
40004770 g     F .text	00000238 Lcd_Printf
40018c0c g     O .bss	00000004 Selected_win
4000bb1c g     F .text	000001e8 __multiply
4000592c g     F .text	00000068 SDHC_CMD2
400005e4 g     F .text	00000024 Page_Fault_Handler_DABT
40018250 g     O .data	00000010 ICCEOIR
40019848 g     O .bss	00000028 __malloc_current_mallinfo
4000c1f0 g     F .text	0000010c __d2b
40002b84 g     F .text	0000004c GIC_Interrupt_Enable
40006820 g       .text	00000000 Set_ASID
40004a1c g     F .text	00000018 Key_Wait_Key_Released
40004b68 g     F .text	0000004c App_Read
4000e678 g     F .text	00000028 .hidden __aeabi_i2d
40006a20 g       .text	00000000 CoSetFastBusMode
4000f7d8 g       .rodata	00000000 __RO_BASE__
400013a4 g     F .text	00000034 L2C_CleanAndInvalidate_Way
40006b48 g       .text	00000000 CoInvalidateITlbVA
4000e334  w    F .text	00000004 .hidden __aeabi_ldiv0
40006788 g       .text	00000000 Main_ID
4000e9e4 g     F .text	0000020c .hidden __divdf3
4000515c g     F .text	0000008c pcb_init
4000c3dc g     F .text	00000070 __copybits
4001828c g     O .data	00000408 __malloc_av_
400003fc g     F .text	00000050 Key3_ISR
4000e754 g     F .text	00000290 .hidden __muldf3
400037b8 g     F .text	0000017c Lcd_Win_Init
40007618 g     F .text	00000004 __malloc_lock
40006750 g       .text	00000000 Get_User_Stack_Base
4000f7e0 g     O .rodata	00004508 HanTable
40005c28 g     F .text	0000008c SDHC_BusPower_Control
40006afc g       .text	00000000 CoCleanDCacheVA
4000d9f0 g     F .text	0000009c _calloc_r
40006720 g       .text	00000000 Run_App
40002204 g     F .text	000000f8 CoStartMmuAndL1L2Cache
400045bc g     F .text	000001b4 Lcd_Draw_Line
4000dbc0 g     F .text	000000f4 memset
40018220 g     O .data	00000010 ICDIPTR0
400050e8 g     F .text	00000014 get_current_pcb_adr
400014dc g     F .text	00000164 init_second_table_descriptor_App0
40019874 g     O .bss	00000004 __malloc_max_total_mem
400051e8 g     F .text	0000002c pcb_add_to_list
40006b08 g       .text	00000000 CoCleanDCacheIndex
40006d5c g       .text	00000000 CoSetExceptonVectoerBase
40001304 g     F .text	00000034 L2C_Clean_Way
40019884 g       .bss	00000000 __ZI_LIMIT__
4000e220 g     F .text	00000000 .hidden __aeabi_uidiv
400005a4 g     F .text	00000040 SVC_Handler
40006b6c g       .text	00000000 CoInvalidateDTlbASID
400041ac g     F .text	00000174 Lcd_Eng_Putch
400076c4 g     F .text	000001d0 _strtol_r
40009ec0 g     F .text	000016f4 _dtoa_r
40006dfc g     F .text	0000072c _malloc_r
40000ff8 g     F .text	00000088 L2C_Invalidate_VA
40018c20 g     O .bss	00000004 swap_flag
4000e6f4 g     F .text	00000060 .hidden __aeabi_l2d
40006214 g     F .text	0000006c Uart1_Send_String
400061c0 g     F .text	00000054 Uart1_Send_Byte
40006cc0 g       .text	00000000 CoGetNormalMemRemapReg
40006aa0 g       .text	00000000 CoSetDomain
4000689c g       .text	00000000 CoEnableL2PrefetchHint
40006d6c g       .text	00000000 CoSetMpll
4000686c g       .text	00000000 CoGetOSWritePA
40006c88 g       .text	00000000 CoStopPLE
40007934 g     F .text	00000100 _malloc_trim_r
40006b88 g       .text	00000000 CoInvalidateMainTlbASID
40000224 g     F .text	0000002c Print_Hello
4000c534 g     F .text	00000000 strcmp
40019834 g     O .bss	00000004 pcb_app0_addr
400181d0 g     O .data	00000010 ICDISER0
40006b14 g       .text	00000000 CoDataSyncBarrier
40006ab4 g       .text	00000000 CoInvalidateICache
40017fa0 g       .rodata	00000000 __RO_LIMIT__
40003ac0 g     F .text	00000014 Lcd_Get_Info_BMP
40018b60 g     O .bss	00000004 sd_command_complete_flag
40001108 g     F .text	00000088 L2C_CleanAndInvalidate_VA
40006520 g     F .text	000001fc Uart1_GetIntNum
4000ec00 g     F .text	00000088 .hidden __nedf2
40001248 g     F .text	0000001c L2C_Invalidate_PA
4000184c g     F .text	000008dc CoStartMmuAndDCache
40006ad4 g       .text	00000000 CoInvalidateDCacheVA
400052b0 g     F .text	0000000c Get_Heap_Limit
40006aa8 g       .text	00000000 CoWaitForInterrupt
40006798 g       .text	00000000 Get_CPSR
40019878 g     O .bss	00000004 _PathLocale
40006a98 g       .text	00000000 CoSetASID
400078bc g     F .text	00000050 _vsprintf_r
4000b664 g     F .text	00000018 setlocale
400186a0 g     O .data	00000004 _impure_ptr
4000b650 g     F .text	00000008 __locale_cjk_lang
40006778 g       .text	00000000 DABT_Falut_Address
40006a00 g       .text	00000000 CoEnableMmu
40006768 g       .text	00000000 PABT_Falut_Address
40005d80 g     F .text	00000110 SD_Read_Sector
4000c910 g     F .text	000010e0 _svfiprintf_r
40005214 g     F .text	0000002c pcb_free
4001982c g     O .bss	00000004 ptr_PCB_Current
400022fc g     F .text	00000844 CoTTSet_L1L2_app1
4000692c g       .text	00000000 CoReadCSSELR
4000c0b8 g     F .text	00000064 __ulp
40006a80 g       .text	00000000 CoSetTTBase
400035f0 g     F .text	000001c8 Lcd_Init
40001298 g     F .text	00000030 L2C_Clean_All
40005730 g     F .text	00000018 SDHC_Clock_Stop
400050fc g     F .text	00000014 set_current_pcb_adr
400052bc g     F .text	00000038 Delay
40006780 g       .text	00000000 Get_SP
40001264 g     F .text	00000034 L2C_Invalidate_Way
40001190 g     F .text	0000005c L2C_Enable
4000685c g       .text	00000000 CoGetOSReadPA
400069c0 g       .text	00000000 CoEnableUnalignedAccess
400056ec g     F .text	00000044 SDHC_Clock_Supply
40018b50 g       .bss	00000000 __ZI_BASE__
4000b67c g     F .text	0000000c localeconv
400052f4 g     F .text	000000a8 SDHC_Init
40006988 g       .text	00000000 CoWrIF
4000e314 g     F .text	00000020 .hidden __aeabi_uidivmod
4000ecbc g     F .text	00000018 .hidden __aeabi_dcmpeq
4000688c g       .text	00000000 CoGetUserWritePA
40018c18 g     O .bss	00000008 Display_frame
40004a34 g     F .text	0000001c Key_Wait_Key_Pressed
40003c2c g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
400060f0 g     F .text	000000d0 Uart1_Init
400181c0 g     O .data	00000010 ICCPMR
400002a8 g     F .text	000000f8 SDHC_ISR
400004d4 g     F .text	00000070 Dabort_Handler
40003c7c g     F .text	00000024 Lcd_Brightness_Control
40006a40 g       .text	00000000 CoEnableBranchPrediction
40006b24 g       .text	00000000 CoCleanAndInvalidateDCacheVA
40018b50 g     O .bss	00000004 sd_insert_flag
40018698 g     O .data	00000004 __malloc_trim_threshold
4000b644 g     F .text	0000000c __locale_msgcharset
40000544 g     F .text	00000060 Pabort_Handler
4000bf74 g     F .text	00000144 __mdiff
4000ed34 g     F .text	0000005c .hidden __aeabi_d2iz
40006924 g       .text	00000000 CoReadCCSIDR
40019828 g     O .bss	00000004 ptr_PCB_Creator
40018288 g     O .data	00000004 __ctype_ptr__
40000250 g     F .text	00000024 Sqr
40018230 g     O .data	00000010 ICDICPR0
40006aec g       .text	00000000 CoInvalidateBothCaches
40006d8c g     F .text	00000018 atoi
40017a90 g     O .rodata	00000101 _ctype_
4000e334  w    F .text	00000004 .hidden __aeabi_idiv0
40006838 g       .text	00000000 call_isb
40006b50 g       .text	00000000 CoInvalidateITlbASID
400006a8 g     F .text	0000008c Timer0_ISR_context_switch
40005810 g     F .text	00000060 SDHC_CMD55
40019838 g     O .bss	00000004 pcb_app1_addr
400069e0 g       .text	00000000 CoEnableAlignFault
40003a38 g     F .text	00000088 Lcd_Draw_Back_Color
40007664 g     F .text	00000060 strlen
40006be8 g       .text	00000000 CoCopyToL2Cache
40006a60 g       .text	00000000 CoEnableVfp
4000eca4 g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000ebf0 g     F .text	00000098 .hidden __gedf2
40006ba4 g       .text	00000000 CoLockL2Cache
40006318 g     F .text	00000028 Uart1_Get_Char
4000edcc g     F .text	00000044 .hidden __gnu_ldivmod_helper
40002128 g     F .text	000000dc CoInitMmuAndL1L2Cache
40006990 g       .text	00000000 CoClrIF
4000e6a0 g     F .text	00000040 .hidden __aeabi_f2d
40005cb4 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40005e90 g     F .text	00000124 SD_Write_Sector
4000e340 g     F .text	00000314 .hidden __subdf3
40018b54 g     O .bss	00000004 sd_rd_buffer_flag
40019830 g     O .bss	00000004 ptr_PCB_Head
40006944 g       .text	00000000 CoDisableIrq
40006bcc g       .text	00000000 CoSetDTlbLockdown
40003ad4 g     F .text	000000a4 Lcd_Draw_BMP
4000ba64 g     F .text	00000094 __lo0bits
40002b58 g     F .text	00000014 GIC_CPU_Interface_Enable
400056ac g     F .text	00000040 SDHC_Port_Init
40002bd0 g     F .text	0000004c GIC_Interrupt_Disable
40006bb4 g       .text	00000000 CoUnLockL2Cache
400001f8 g     F .text	0000002c Invalid_ISR
40006934 g       .text	00000000 CoEnableIrq
40006c94 g       .text	00000000 CoNonSecureAccCtrl
400181b0 g     O .data	00000010 ICCICR
40018c10 g     O .bss	00000004 Selected_frame
40005a88 g     F .text	000000c0 SDHC_ACMD6_4bit
40006ddc g     F .text	00000020 free
4000b844 g     F .text	000000dc __multadd
4000b828 g     F .text	0000001c _Bfree
40005994 g     F .text	0000006c SDHC_CMD3
40018c24 g     O .bss	00000004 page_counter
40006b74 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea000042 	b	40000110 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000035 	b	400000e4 <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea000024 	b	400000a4 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe18c 	ldr	lr, [pc, #396]	; 400001bc <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe188 	ldr	lr, [pc, #392]	; 400001c0 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe184 	ldr	lr, [pc, #388]	; 400001c4 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb00010f 	bl	4000049c <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ ������ ���Ͽ� ������ �߻��� ���� �ּҷ� �����ϵ��� ���� @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
40000068:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	ldr		r1, =0x140f
4000006c:	e59f1154 	ldr	r1, [pc, #340]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
40000070:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
40000074:	e350000f 	cmp	r0, #15
	beq		1f
40000078:	0a000005 	beq	40000094 <HandlerDabort+0x30>

	sub 	r0, lr, #8
4000007c:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
40000080:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000084:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000088:	eb000111 	bl	400004d4 <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000008c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
40000090:	e25ef004 	subs	pc, lr, #4

1:
	mrc		p15, 0, r0, c6, c0, 0 @인자로 permission fault page 주소 전달
40000094:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	blx		Page_Fault_Handler_DABT
40000098:	eb000151 	bl	400005e4 <Page_Fault_Handler_DABT>
	ldmfd	sp!, {r0-r3, r12, lr}
4000009c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #8	@발생한 주소로 다시 복귀
400000a0:	e25ef008 	subs	pc, lr, #8

400000a4 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
400000a4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	mrc		p15, 0, r0, c5, c0, 1  @r0에 ifsr 저장하기
400000a8:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	ldr		r1, =0x140f
400000ac:	e59f1114 	ldr	r1, [pc, #276]	; 400001c8 <ResetHandler+0xb8>
	and		r0, r0, r1
400000b0:	e0000001 	and	r0, r0, r1
	cmp		r0, #0xf  @permission fault, page인지 확인
400000b4:	e350000f 	cmp	r0, #15
	beq		2f
400000b8:	0a000005 	beq	400000d4 <HandlerPabort+0x30>

	sub 	r0, lr, #4
400000bc:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000c0:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000c4:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
400000c8:	eb00011d 	bl	40000544 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
400000cc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
400000d0:	e25ef004 	subs	pc, lr, #4

2:
	mrc		p15, 0, r0, c6, c0, 2 @인자로 permission fault page 주소 전달
400000d4:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	blx		Page_Fault_Handler_PABT
400000d8:	eb00014a 	bl	40000608 <Page_Fault_Handler_PABT>
	ldmfd	sp!, {r0-r3, r12, lr}
400000dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4	@발생한 주소로 다시 복귀
400000e0:	e25ef004 	subs	pc, lr, #4

400000e4 <HandlerSVC>:
	@ldmfd	sp!, {r0, pc}^
	@subs	pc, lr, #4	@발생한 주소로 다시 복귀

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
400000e4:	e92d4070 	push	{r4, r5, r6, lr}
	ldr		r4, [lr, #-4]
400000e8:	e51e4004 	ldr	r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400000ec:	e59f50d8 	ldr	r5, [pc, #216]	; 400001cc <ResetHandler+0xbc>
	bic		r4, r4, #0xFF << 24 @get svc 호출 번호
400000f0:	e3c444ff 	bic	r4, r4, #-16777216	; 0xff000000
	cps		#0x1f
400000f4:	f102001f 	cps	#31
	mov		r6, lr	@user sys mode의 lr 백업
400000f8:	e1a0600e 	mov	r6, lr
	ldr		r5, [r5, r4, lsl #2] @SVC_Handler_vector안에 함수 실행
400000fc:	e7955104 	ldr	r5, [r5, r4, lsl #2]
	blx 	r5
40000100:	e12fff35 	blx	r5
	mov		lr, r6 @user sys mode의 lr 복원
40000104:	e1a0e006 	mov	lr, r6
	cps		#0x13
40000108:	f1020013 	cps	#19
	ldmfd	sp!, {r4-r6, pc}^
4000010c:	e8fd8070 	ldm	sp!, {r4, r5, r6, pc}^

40000110 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
40000110:	e59f00b8 	ldr	r0, [pc, #184]	; 400001d0 <ResetHandler+0xc0>
	ldr		r1, =0x0
40000114:	e3a01000 	mov	r1, #0
	str		r1, [r0]
40000118:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
4000011c:	e59f00b0 	ldr	r0, [pc, #176]	; 400001d4 <ResetHandler+0xc4>
	MCR     p15,0,r0,c1,c0,2
40000120:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
40000124:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
40000128:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
4000012c:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
40000130:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
40000134:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
40000138:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
4000013c:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
40000140:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000144:	e59f008c 	ldr	r0, [pc, #140]	; 400001d8 <ResetHandler+0xc8>
	ldr		r1, [r0]
40000148:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
4000014c:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
40000150:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
40000154:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000158:	e59f007c 	ldr	r0, [pc, #124]	; 400001dc <ResetHandler+0xcc>
	ldr		r1, [r0]
4000015c:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000160:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000164:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
40000168:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000016c:	e59f006c 	ldr	r0, [pc, #108]	; 400001e0 <ResetHandler+0xd0>
	ldr		r1, =__ZI_LIMIT__
40000170:	e59f106c 	ldr	r1, [pc, #108]	; 400001e4 <ResetHandler+0xd4>
	mov		r2, #0x0
40000174:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
40000178:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
4000017c:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000180:	3afffffc 	bcc	40000178 <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000184:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
40000188:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
4000018c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000190:	e59fd050 	ldr	sp, [pc, #80]	; 400001e8 <ResetHandler+0xd8>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000194:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
40000198:	e59fd04c 	ldr	sp, [pc, #76]	; 400001ec <ResetHandler+0xdc>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
4000019c:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
400001a0:	e59fd048 	ldr	sp, [pc, #72]	; 400001f0 <ResetHandler+0xe0>

	msr		cpsr_c, #(SVC_MODE)
400001a4:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
400001a8:	e59fd044 	ldr	sp, [pc, #68]	; 400001f4 <ResetHandler+0xe4>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
400001ac:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
400001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
400001b4:	eb00127e 	bl	40004bb4 <Main>

	@ HALT

	b		.
400001b8:	eafffffe 	b	400001b8 <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
400001bc:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
400001c0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
400001c4:	40017fd0 	ldrdmi	r7, [r1], -r0

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}

	mrc 	p15, 0, r0, c5, c0, 0  @r0에 dfsr 저장하기
	ldr		r1, =0x140f
400001c8:	0000140f 	andeq	r1, r0, pc, lsl #8

    .extern SVC_Handler_Vector
HandlerSVC:
	push	{r4-r6, lr}
	ldr		r4, [lr, #-4]
	ldr		r5, =SVC_Handler_Vector
400001cc:	40017fa8 	andmi	r7, r1, r8, lsr #31

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400001d0:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400001d4:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400001d8:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400001dc:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
400001e0:	40018b50 	andmi	r8, r1, r0, asr fp
	ldr		r1, =__ZI_LIMIT__
400001e4:	40019884 	andmi	r9, r1, r4, lsl #17

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
400001e8:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
400001ec:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
400001f0:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
400001f4:	43ff8000 	mvnsmi	r8, #0

400001f8 <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001f8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001fc:	e1a0c00d 	mov	ip, sp
40000200:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
40000204:	e3070d00 	movw	r0, #32000	; 0x7d00
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
40000208:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
4000020c:	e3440001 	movt	r0, #16385	; 0x4001
40000210:	eb00181a 	bl	40006280 <Uart1_Printf>
}
40000214:	e24bd01c 	sub	sp, fp, #28
40000218:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000021c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000220:	e25ef004 	subs	pc, lr, #4

40000224 <Print_Hello>:
}

// SVC System Call Test를 위한 함수

void Print_Hello(void)
{
40000224:	e1a0c00d 	mov	ip, sp
	Uart_Printf("SVC0 Service...\n");
40000228:	e3070d10 	movw	r0, #32016	; 0x7d10
}

// SVC System Call Test를 위한 함수

void Print_Hello(void)
{
4000022c:	e92dd800 	push	{fp, ip, lr, pc}
	Uart_Printf("SVC0 Service...\n");
40000230:	e3440001 	movt	r0, #16385	; 0x4001
}

// SVC System Call Test를 위한 함수

void Print_Hello(void)
{
40000234:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC0 Service...\n");
40000238:	eb001810 	bl	40006280 <Uart1_Printf>
	Uart_Printf("Hello\n");
4000023c:	e3070d24 	movw	r0, #32036	; 0x7d24
40000240:	e3440001 	movt	r0, #16385	; 0x4001
}
40000244:	e24bd00c 	sub	sp, fp, #12
40000248:	e89d6800 	ldm	sp, {fp, sp, lr}
// SVC System Call Test를 위한 함수

void Print_Hello(void)
{
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
4000024c:	ea00180b 	b	40006280 <Uart1_Printf>

40000250 <Sqr>:
}

int Sqr(int a)
{
40000250:	e1a0c00d 	mov	ip, sp
40000254:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000258:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC1 Service...\n");
4000025c:	e3070d2c 	movw	r0, #32044	; 0x7d2c
	Uart_Printf("SVC0 Service...\n");
	Uart_Printf("Hello\n");
}

int Sqr(int a)
{
40000260:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC1 Service...\n");
40000264:	e3440001 	movt	r0, #16385	; 0x4001
40000268:	eb001804 	bl	40006280 <Uart1_Printf>
	return a * a;
}
4000026c:	e0000494 	mul	r0, r4, r4
40000270:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000274 <Long_Long_Add>:

long long Long_Long_Add(long long a, long long b)
{
40000274:	e1a0c00d 	mov	ip, sp
40000278:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
4000027c:	e1a06000 	mov	r6, r0
	Uart_Printf("SVC2 Service...\n");
40000280:	e3070d40 	movw	r0, #32064	; 0x7d40
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000284:	e1a04002 	mov	r4, r2
40000288:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC2 Service...\n");
4000028c:	e3440001 	movt	r0, #16385	; 0x4001
	Uart_Printf("SVC1 Service...\n");
	return a * a;
}

long long Long_Long_Add(long long a, long long b)
{
40000290:	e1a07001 	mov	r7, r1
40000294:	e1a05003 	mov	r5, r3
	Uart_Printf("SVC2 Service...\n");
40000298:	eb0017f8 	bl	40006280 <Uart1_Printf>
	return a + b;
}
4000029c:	e0960004 	adds	r0, r6, r4
400002a0:	e0a71005 	adc	r1, r7, r5
400002a4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

400002a8 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400002a8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002ac:	e1a0c00d 	mov	ip, sp
400002b0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400002b4:	e24cb004 	sub	fp, ip, #4
400002b8:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400002bc:	e3a03000 	mov	r3, #0
400002c0:	e3413253 	movt	r3, #4691	; 0x1253
400002c4:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400002c8:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400002cc:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
400002d0:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400002d4:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002d8:	e3130040 	tst	r3, #64	; 0x40
400002dc:	1a000002 	bne	400002ec <SDHC_ISR+0x44>
400002e0:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400002e4:	e3130080 	tst	r3, #128	; 0x80
400002e8:	0a00000a 	beq	40000318 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400002ec:	e3a03000 	mov	r3, #0
400002f0:	e3413253 	movt	r3, #4691	; 0x1253
400002f4:	e5933024 	ldr	r3, [r3, #36]	; 0x24
400002f8:	e2133801 	ands	r3, r3, #65536	; 0x10000
400002fc:	13083b50 	movwne	r3, #35664	; 0x8b50
		else sd_insert_flag = 0;
40000300:	03082b50 	movweq	r2, #35664	; 0x8b50
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000304:	13a02001 	movne	r2, #1
40000308:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
4000030c:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000310:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000314:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000318:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
4000031c:	e3a00000 	mov	r0, #0
40000320:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000324:	e3130020 	tst	r3, #32
40000328:	13083b50 	movwne	r3, #35664	; 0x8b50
4000032c:	13a02001 	movne	r2, #1
40000330:	13443001 	movtne	r3, #16385	; 0x4001
40000334:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000338:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000033c:	e3130010 	tst	r3, #16
40000340:	13083b50 	movwne	r3, #35664	; 0x8b50
40000344:	13a02001 	movne	r2, #1
40000348:	13443001 	movtne	r3, #16385	; 0x4001
4000034c:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000350:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000354:	e3130002 	tst	r3, #2
40000358:	13083b50 	movwne	r3, #35664	; 0x8b50
4000035c:	13a02001 	movne	r2, #1
40000360:	13443001 	movtne	r3, #16385	; 0x4001
40000364:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000368:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000036c:	e3130001 	tst	r3, #1
40000370:	13083b50 	movwne	r3, #35664	; 0x8b50
40000374:	13a02001 	movne	r2, #1
40000378:	13443001 	movtne	r3, #16385	; 0x4001
4000037c:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000380:	eb000a69 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
40000384:	e3a00000 	mov	r0, #0
40000388:	e3a0106b 	mov	r1, #107	; 0x6b
4000038c:	eb000a7f 	bl	40002d90 <GIC_Write_EOI>
}
40000390:	e24bd01c 	sub	sp, fp, #28
40000394:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000398:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
4000039c:	e25ef004 	subs	pc, lr, #4

400003a0 <Uart1_ISR>:

void Uart1_ISR(void)
{
400003a0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400003a4:	e1a0c00d 	mov	ip, sp
400003a8:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400003ac:	e3a04000 	mov	r4, #0
400003b0:	e3a0300f 	mov	r3, #15
400003b4:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400003b8:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400003bc:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400003c0:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400003c4:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400003c8:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400003cc:	eb000a56 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400003d0:	e3a00000 	mov	r0, #0
400003d4:	e3a01055 	mov	r1, #85	; 0x55
400003d8:	eb000a6c 	bl	40002d90 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400003dc:	e3070d54 	movw	r0, #32084	; 0x7d54
400003e0:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400003e4:	e3440001 	movt	r0, #16385	; 0x4001
400003e8:	eb0017a4 	bl	40006280 <Uart1_Printf>
}
400003ec:	e24bd024 	sub	sp, fp, #36	; 0x24
400003f0:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
400003f4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003f8:	e25ef004 	subs	pc, lr, #4

400003fc <Key3_ISR>:

void Key3_ISR(void)
{
400003fc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000400:	e1a0c00d 	mov	ip, sp
40000404:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000408:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000040c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000410:	e3070d64 	movw	r0, #32100	; 0x7d64

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
40000414:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000418:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
4000041c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000420:	eb001796 	bl	40006280 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000424:	e3a00000 	mov	r0, #0
40000428:	e3a01033 	mov	r1, #51	; 0x33
4000042c:	eb000a3e 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000430:	e3a00000 	mov	r0, #0
40000434:	e3a01033 	mov	r1, #51	; 0x33
40000438:	eb000a54 	bl	40002d90 <GIC_Write_EOI>
}
4000043c:	e24bd01c 	sub	sp, fp, #28
40000440:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000444:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000448:	e25ef004 	subs	pc, lr, #4

4000044c <Key4_ISR>:

void Key4_ISR(void)
{
4000044c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000450:	e1a0c00d 	mov	ip, sp
40000454:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000458:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000045c:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000460:	e3070d74 	movw	r0, #32116	; 0x7d74
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
40000464:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000468:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
4000046c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000470:	eb001782 	bl	40006280 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
40000474:	e3a00000 	mov	r0, #0
40000478:	e3a01034 	mov	r1, #52	; 0x34
4000047c:	eb000a2a 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
40000480:	e3a00000 	mov	r0, #0
40000484:	e3a01034 	mov	r1, #52	; 0x34
40000488:	eb000a40 	bl	40002d90 <GIC_Write_EOI>
}
4000048c:	e24bd01c 	sub	sp, fp, #28
40000490:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
40000494:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000498:	e25ef004 	subs	pc, lr, #4

4000049c <Undef_Handler>:
#include "pcb_allocator.h"
#include "cp15.h"
#include "page.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
4000049c:	e1a0c00d 	mov	ip, sp
400004a0:	e1a02001 	mov	r2, r1
400004a4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400004a8:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004ac:	e3070d84 	movw	r0, #32132	; 0x7d84
400004b0:	e1a01004 	mov	r1, r4
400004b4:	e3440001 	movt	r0, #16385	; 0x4001
#include "pcb_allocator.h"
#include "cp15.h"
#include "page.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400004b8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004bc:	eb00176f 	bl	40006280 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400004c0:	e3070da8 	movw	r0, #32168	; 0x7da8
400004c4:	e5941000 	ldr	r1, [r4]
400004c8:	e3440001 	movt	r0, #16385	; 0x4001
400004cc:	eb00176b 	bl	40006280 <Uart1_Printf>
400004d0:	eafffffe 	b	400004d0 <Undef_Handler+0x34>

400004d4 <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004d4:	e1a0c00d 	mov	ip, sp
400004d8:	e1a03000 	mov	r3, r0
400004dc:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004e0:	e3070dc4 	movw	r0, #32196	; 0x7dc4
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400004e4:	e24cb004 	sub	fp, ip, #4
400004e8:	e24dd008 	sub	sp, sp, #8
400004ec:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004f0:	e3440001 	movt	r0, #16385	; 0x4001
400004f4:	e1a01003 	mov	r1, r3
400004f8:	eb001760 	bl	40006280 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
400004fc:	eb00189d 	bl	40006778 <DABT_Falut_Address>
40000500:	e1a01000 	mov	r1, r0
40000504:	e3070de8 	movw	r0, #32232	; 0x7de8
40000508:	e3440001 	movt	r0, #16385	; 0x4001
4000050c:	eb00175b 	bl	40006280 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000510:	eb001896 	bl	40006770 <DABT_Falut_Status>
40000514:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000518:	e3070e04 	movw	r0, #32260	; 0x7e04
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
4000051c:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000520:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
40000524:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000528:	e58d2000 	str	r2, [sp]
4000052c:	e081120c 	add	r1, r1, ip, lsl #4
40000530:	e7e32253 	ubfx	r2, r3, #4, #4
40000534:	e3440001 	movt	r0, #16385	; 0x4001
40000538:	e7e035d3 	ubfx	r3, r3, #11, #1
4000053c:	eb00174f 	bl	40006280 <Uart1_Printf>
40000540:	eafffffe 	b	40000540 <Dabort_Handler+0x6c>

40000544 <Pabort_Handler>:
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000544:	e1a03000 	mov	r3, r0
40000548:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000054c:	e3070e50 	movw	r0, #32336	; 0x7e50
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000550:	e1a02001 	mov	r2, r1
40000554:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000558:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
4000055c:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000560:	e3440001 	movt	r0, #16385	; 0x4001
40000564:	eb001745 	bl	40006280 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000568:	eb00187e 	bl	40006768 <PABT_Falut_Address>
4000056c:	e1a01000 	mov	r1, r0
40000570:	e3070e74 	movw	r0, #32372	; 0x7e74
40000574:	e3440001 	movt	r0, #16385	; 0x4001
40000578:	eb001740 	bl	40006280 <Uart1_Printf>
	sd = PABT_Falut_Status();
4000057c:	eb001877 	bl	40006760 <PABT_Falut_Status>
40000580:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000584:	e3070e90 	movw	r0, #32400	; 0x7e90
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000588:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
4000058c:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000590:	e0831201 	add	r1, r3, r1, lsl #4
40000594:	e7e02652 	ubfx	r2, r2, #12, #1
40000598:	e3440001 	movt	r0, #16385	; 0x4001
4000059c:	eb001737 	bl	40006280 <Uart1_Printf>
400005a0:	eafffffe 	b	400005a0 <Pabort_Handler+0x5c>

400005a4 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400005a4:	e1a0c00d 	mov	ip, sp
400005a8:	e1a02001 	mov	r2, r1
400005ac:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400005b0:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400005b4:	e3070ebc 	movw	r0, #32444	; 0x7ebc
400005b8:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400005bc:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400005c0:	e3440001 	movt	r0, #16385	; 0x4001
400005c4:	eb00172d 	bl	40006280 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400005c8:	e5941000 	ldr	r1, [r4]
400005cc:	e3070ee0 	movw	r0, #32480	; 0x7ee0
400005d0:	e3440001 	movt	r0, #16385	; 0x4001
400005d4:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
400005d8:	e24bd014 	sub	sp, fp, #20
400005dc:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400005e0:	ea001726 	b	40006280 <Uart1_Printf>

400005e4 <Page_Fault_Handler_DABT>:
}

void Page_Fault_Handler_DABT(unsigned int addr)
{
400005e4:	e1a0c00d 	mov	ip, sp
400005e8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400005ec:	e1a04000 	mov	r4, r0
400005f0:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
400005f4:	eb00195e 	bl	40006b74 <CoInvalidateMainTlb>
	demand_paging(addr);
400005f8:	e1a00004 	mov	r0, r4
}
400005fc:	e24bd014 	sub	sp, fp, #20
40000600:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}

void Page_Fault_Handler_DABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [DABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	demand_paging(addr);
40000604:	ea0011c8 	b	40004d2c <demand_paging>

40000608 <Page_Fault_Handler_PABT>:
}

void Page_Fault_Handler_PABT(unsigned int addr)
{
40000608:	e1a0c00d 	mov	ip, sp
4000060c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000610:	e1a04000 	mov	r4, r0
40000614:	e24cb004 	sub	fp, ip, #4
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
40000618:	eb001955 	bl	40006b74 <CoInvalidateMainTlb>
	demand_paging(addr);
4000061c:	e1a00004 	mov	r0, r4
}
40000620:	e24bd014 	sub	sp, fp, #20
40000624:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}

void Page_Fault_Handler_PABT(unsigned int addr)
{
	//Uart_Printf("page fault exception [PABT] @[0x%X]\n", addr);
	CoInvalidateMainTlb();
	demand_paging(addr);
40000628:	ea0011bf 	b	40004d2c <demand_paging>

4000062c <Timer0_ISR>:
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
4000062c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000630:	e1a0c00d 	mov	ip, sp
40000634:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000638:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
4000063c:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000640:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
}

void Timer0_ISR(void)
{
40000644:	e24cb004 	sub	fp, ip, #4
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000648:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
4000064c:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	LED_Display(value);
40000650:	e3084b50 	movw	r4, #35664	; 0x8b50
40000654:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000658:	e3822021 	orr	r2, r2, #33	; 0x21
4000065c:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000660:	eb0009b1 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000664:	e3a01045 	mov	r1, #69	; 0x45
40000668:	e3a00000 	mov	r0, #0
4000066c:	eb0009c7 	bl	40002d90 <GIC_Write_EOI>

	LED_Display(value);
40000670:	e5940014 	ldr	r0, [r4, #20]
40000674:	eb001134 	bl	40004b4c <LED_Display>
	value = (value + 1) % 4;
40000678:	e5942014 	ldr	r2, [r4, #20]
4000067c:	e2822001 	add	r2, r2, #1
40000680:	e1a03fc2 	asr	r3, r2, #31
40000684:	e1a03f23 	lsr	r3, r3, #30
40000688:	e0822003 	add	r2, r2, r3
4000068c:	e2022003 	and	r2, r2, #3
40000690:	e0633002 	rsb	r3, r3, r2
40000694:	e5843014 	str	r3, [r4, #20]
}
40000698:	e24bd024 	sub	sp, fp, #36	; 0x24
4000069c:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
400006a0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400006a4:	e25ef004 	subs	pc, lr, #4

400006a8 <Timer0_ISR_context_switch>:

void Timer0_ISR_context_switch(void)
{
400006a8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400006ac:	e1a0c00d 	mov	ip, sp
400006b0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006b4:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400006b8:	e1a00003 	mov	r0, r3
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006bc:	e341339d 	movt	r3, #5021	; 0x139d
	LED_Display(value);
	value = (value + 1) % 4;
}

void Timer0_ISR_context_switch(void)
{
400006c0:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400006c4:	e3a01045 	mov	r1, #69	; 0x45
	Uart1_Printf("PCB_register0 is %x\n",cur_pcb_addr->registers[0]);
	Uart1_Printf("PCB_register1 is %x\n",cur_pcb_addr->registers[1]);
	Uart1_Printf("PCB_register14 is %x\n",cur_pcb_addr->registers[14]);
	 */

	rTINT_CSTAT |= ((1<<5)|1);
400006c8:	e5932044 	ldr	r2, [r3, #68]	; 0x44
400006cc:	e3822021 	orr	r2, r2, #33	; 0x21
400006d0:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
400006d4:	eb000994 	bl	40002d2c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
400006d8:	e3a01045 	mov	r1, #69	; 0x45
400006dc:	e3a00000 	mov	r0, #0
400006e0:	eb0009aa 	bl	40002d90 <GIC_Write_EOI>
	LED_Display(value);
	value = (value + 1) % 4;
	 */

	// 다음 앱의 PCB 주소 전환
	get_next_pcb_adr();
400006e4:	eb001289 	bl	40005110 <get_next_pcb_adr>
	// Cache를 위한 ASID 설정
	unsigned int asid = Get_ASID();
400006e8:	eb001848 	bl	40006810 <Get_ASID>
	Set_ASID(asid == 1 ? 0 : 1);
400006ec:	e2500001 	subs	r0, r0, #1
400006f0:	13a00001 	movne	r0, #1
400006f4:	eb001849 	bl	40006820 <Set_ASID>
	Uart1_Printf("Next_PCB_register 0 is %x\n", next_pcb_addr->registers[0]);
	Uart1_Printf("\n\n\n");
	*/

	// TTBR 값을 재설정 app0 --> 0x44000000 app1 --> 0x44080000
	CoSetTTBase((Get_ASID() == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0));
400006f8:	eb001844 	bl	40006810 <Get_ASID>
400006fc:	e3a02048 	mov	r2, #72	; 0x48
40000700:	e3500001 	cmp	r0, #1
40000704:	e1a03002 	mov	r3, r2
40000708:	e3442400 	movt	r2, #17408	; 0x4400
4000070c:	e3443408 	movt	r3, #17416	; 0x4408
40000710:	11a00002 	movne	r0, r2
40000714:	01a00003 	moveq	r0, r3
40000718:	eb0018d8 	bl	40006a80 <CoSetTTBase>
	CoInvalidateMainTlb();
4000071c:	eb001914 	bl	40006b74 <CoInvalidateMainTlb>
	// context 복원 그리고 분기
	Get_Context_And_Switch();
40000720:	eb00182c 	bl	400067d8 <Get_Context_And_Switch>
}
40000724:	e24bd01c 	sub	sp, fp, #28
40000728:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000072c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000730:	e25ef004 	subs	pc, lr, #4

40000734 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000734:	e1a0c00d 	mov	ip, sp
40000738:	e3a02020 	mov	r2, #32
4000073c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40000740:	e24cb004 	sub	fp, ip, #4
40000744:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000748:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
4000074c:	e3442400 	movt	r2, #17408	; 0x4400
40000750:	e2838001 	add	r8, r3, #1
40000754:	e2830002 	add	r0, r3, #2
40000758:	e2837003 	add	r7, r3, #3
4000075c:	e2836004 	add	r6, r3, #4
40000760:	e2835005 	add	r5, r3, #5
40000764:	e2834006 	add	r4, r3, #6
40000768:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000076c:	e1a0ea03 	lsl	lr, r3, #20
40000770:	e1a08a08 	lsl	r8, r8, #20
40000774:	e1a00a00 	lsl	r0, r0, #20
40000778:	e1a07a07 	lsl	r7, r7, #20
4000077c:	e1a06a06 	lsl	r6, r6, #20
40000780:	e1a05a05 	lsl	r5, r5, #20
40000784:	e1a04a04 	lsl	r4, r4, #20
40000788:	e1a0ca0c 	lsl	ip, ip, #20
4000078c:	e2833008 	add	r3, r3, #8
40000790:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000794:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000798:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000079c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400007a0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400007a4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400007a8:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400007ac:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400007b0:	e35300c8 	cmp	r3, #200	; 0xc8
400007b4:	e3800002 	orr	r0, r0, #2
400007b8:	e1a01002 	mov	r1, r2
400007bc:	e3888002 	orr	r8, r8, #2
400007c0:	e3877002 	orr	r7, r7, #2
400007c4:	e3866002 	orr	r6, r6, #2
400007c8:	e3855002 	orr	r5, r5, #2
400007cc:	e3844002 	orr	r4, r4, #2
400007d0:	e38cc002 	orr	ip, ip, #2
400007d4:	e38ee002 	orr	lr, lr, #2
400007d8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400007dc:	f5d2f044 	pld	[r2, #68]	; 0x44
400007e0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400007e4:	e26300ce 	rsb	r0, r3, #206	; 0xce
400007e8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400007ec:	e2822020 	add	r2, r2, #32
400007f0:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400007f4:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400007f8:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400007fc:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000800:	e501c004 	str	ip, [r1, #-4]
40000804:	1affffd1 	bne	40000750 <CoTTSet_L1L2+0x1c>
40000808:	e0810100 	add	r0, r1, r0, lsl #2
4000080c:	e1a02a03 	lsl	r2, r3, #20
40000810:	e2833001 	add	r3, r3, #1
40000814:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000818:	e3822002 	orr	r2, r2, #2
4000081c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000820:	e1510000 	cmp	r1, r0
40000824:	1afffff8 	bne	4000080c <CoTTSet_L1L2+0xd8>
40000828:	e3a02fd6 	mov	r2, #856	; 0x358
4000082c:	e3a03000 	mov	r3, #0
40000830:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000834:	e1a00a03 	lsl	r0, r3, #20
40000838:	e2833008 	add	r3, r3, #8
4000083c:	e3530070 	cmp	r3, #112	; 0x70
40000840:	e1a08000 	mov	r8, r0
40000844:	e1a07000 	mov	r7, r0
40000848:	e1a06000 	mov	r6, r0
4000084c:	e1a05000 	mov	r5, r0
40000850:	e1a04000 	mov	r4, r0
40000854:	e1a0e000 	mov	lr, r0
40000858:	e1a0c000 	mov	ip, r0
4000085c:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000860:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40000864:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40000868:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
4000086c:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000870:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40000874:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40000878:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
4000087c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000880:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000884:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000888:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000088c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000890:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000894:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000898:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000089c:	e3800002 	orr	r0, r0, #2
400008a0:	e1a01002 	mov	r1, r2
400008a4:	e3888002 	orr	r8, r8, #2
400008a8:	e3877002 	orr	r7, r7, #2
400008ac:	e3866002 	orr	r6, r6, #2
400008b0:	e3855002 	orr	r5, r5, #2
400008b4:	e3844002 	orr	r4, r4, #2
400008b8:	e38ee002 	orr	lr, lr, #2
400008bc:	e38cc002 	orr	ip, ip, #2
400008c0:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400008c4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400008c8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400008cc:	e2630072 	rsb	r0, r3, #114	; 0x72
400008d0:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400008d4:	e2822020 	add	r2, r2, #32
400008d8:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400008dc:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400008e0:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400008e4:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400008e8:	e501c004 	str	ip, [r1, #-4]
400008ec:	1affffd0 	bne	40000834 <CoTTSet_L1L2+0x100>
400008f0:	e2800070 	add	r0, r0, #112	; 0x70
400008f4:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400008f8:	e2833001 	add	r3, r3, #1
400008fc:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000900:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000904:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000908:	e3822002 	orr	r2, r2, #2
4000090c:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000910:	1afffff7 	bne	400008f4 <CoTTSet_L1L2+0x1c0>
40000914:	e3a02e52 	mov	r2, #1312	; 0x520
40000918:	e3a03000 	mov	r3, #0
4000091c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000920:	e1a04a03 	lsl	r4, r3, #20
40000924:	e2830001 	add	r0, r3, #1
40000928:	e2838002 	add	r8, r3, #2
4000092c:	e1a00a00 	lsl	r0, r0, #20
40000930:	e2837003 	add	r7, r3, #3
40000934:	e1a08a08 	lsl	r8, r8, #20
40000938:	e2836005 	add	r6, r3, #5
4000093c:	e1a07a07 	lsl	r7, r7, #20
40000940:	e2835006 	add	r5, r3, #6
40000944:	e1a06a06 	lsl	r6, r6, #20
40000948:	e283c007 	add	ip, r3, #7
4000094c:	e1a05a05 	lsl	r5, r5, #20
40000950:	e1a0ca0c 	lsl	ip, ip, #20
40000954:	e1a0e004 	mov	lr, r4
40000958:	e2833008 	add	r3, r3, #8
4000095c:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000960:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40000964:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40000968:	e2866305 	add	r6, r6, #335544320	; 0x14000000
4000096c:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000970:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40000974:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40000978:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
4000097c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000980:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000984:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000988:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000098c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000990:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000994:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000998:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000099c:	e3530fae 	cmp	r3, #696	; 0x2b8
400009a0:	e3800002 	orr	r0, r0, #2
400009a4:	e1a01002 	mov	r1, r2
400009a8:	e3888002 	orr	r8, r8, #2
400009ac:	e3877002 	orr	r7, r7, #2
400009b0:	e3866002 	orr	r6, r6, #2
400009b4:	e3855002 	orr	r5, r5, #2
400009b8:	e38cc002 	orr	ip, ip, #2
400009bc:	e3844002 	orr	r4, r4, #2
400009c0:	e38ee002 	orr	lr, lr, #2
400009c4:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400009c8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400009cc:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400009d0:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400009d4:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400009d8:	e2822020 	add	r2, r2, #32
400009dc:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400009e0:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400009e4:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400009e8:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400009ec:	e501c004 	str	ip, [r1, #-4]
400009f0:	1affffca 	bne	40000920 <CoTTSet_L1L2+0x1ec>
400009f4:	e2800fae 	add	r0, r0, #696	; 0x2b8
400009f8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400009fc:	e2833001 	add	r3, r3, #1
40000a00:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a04:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40000a08:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000a0c:	e3822002 	orr	r2, r2, #2
40000a10:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a14:	1afffff7 	bne	400009f8 <CoTTSet_L1L2+0x2c4>
40000a18:	e3a02a01 	mov	r2, #4096	; 0x1000
40000a1c:	e3a00c11 	mov	r0, #4352	; 0x1100
40000a20:	e3442400 	movt	r2, #17408	; 0x4400
40000a24:	e3440400 	movt	r0, #17408	; 0x4400
40000a28:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a2c:	e1a03a01 	lsl	r3, r1, #20
40000a30:	e2811001 	add	r1, r1, #1
40000a34:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40000a38:	e3833b03 	orr	r3, r3, #3072	; 0xc00
40000a3c:	e3833002 	orr	r3, r3, #2
40000a40:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000a44:	e1520000 	cmp	r2, r0
40000a48:	1afffff7 	bne	40000a2c <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a4c:	e3a03a01 	mov	r3, #4096	; 0x1000
40000a50:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40000a54:	e3443400 	movt	r3, #17408	; 0x4400
40000a58:	e3441402 	movt	r1, #17410	; 0x4402
40000a5c:	e3012124 	movw	r2, #4388	; 0x1124
40000a60:	e5831100 	str	r1, [r3, #256]	; 0x100
40000a64:	e3442400 	movt	r2, #17408	; 0x4400
40000a68:	e3a03000 	mov	r3, #0
40000a6c:	e1a00a03 	lsl	r0, r3, #20
40000a70:	e2833008 	add	r3, r3, #8
40000a74:	e3530068 	cmp	r3, #104	; 0x68
40000a78:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40000a7c:	e1a01002 	mov	r1, r2
40000a80:	e1a08000 	mov	r8, r0
40000a84:	e1a07000 	mov	r7, r0
40000a88:	e1a06000 	mov	r6, r0
40000a8c:	e1a05000 	mov	r5, r0
40000a90:	e1a04000 	mov	r4, r0
40000a94:	e1a0e000 	mov	lr, r0
40000a98:	e1a0c000 	mov	ip, r0
40000a9c:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000aa0:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000aa4:	e2877603 	add	r7, r7, #3145728	; 0x300000
40000aa8:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000aac:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000ab0:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000ab4:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40000ab8:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000abc:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000ac0:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000ac4:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000ac8:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000acc:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000ad0:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000ad4:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000ad8:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000adc:	e3800002 	orr	r0, r0, #2
40000ae0:	e3888002 	orr	r8, r8, #2
40000ae4:	e3877002 	orr	r7, r7, #2
40000ae8:	e3866002 	orr	r6, r6, #2
40000aec:	e3855002 	orr	r5, r5, #2
40000af0:	e3844002 	orr	r4, r4, #2
40000af4:	e38ee002 	orr	lr, lr, #2
40000af8:	e38cc002 	orr	ip, ip, #2
40000afc:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000b00:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000b04:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000b08:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000b0c:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000b10:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000b14:	e2822020 	add	r2, r2, #32
40000b18:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000b1c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000b20:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000b24:	e501c004 	str	ip, [r1, #-4]
40000b28:	1affffcf 	bne	40000a6c <CoTTSet_L1L2+0x338>
40000b2c:	e0810100 	add	r0, r1, r0, lsl #2
40000b30:	e1a02a03 	lsl	r2, r3, #20
40000b34:	e2833001 	add	r3, r3, #1
40000b38:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000b3c:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000b40:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000b44:	e3822002 	orr	r2, r2, #2
40000b48:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000b4c:	e1510000 	cmp	r1, r0
40000b50:	1afffff6 	bne	40000b30 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000b54:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000b58:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b5c:	e3443400 	movt	r3, #17408	; 0x4400
40000b60:	e3a02a01 	mov	r2, #4096	; 0x1000
40000b64:	e3442400 	movt	r2, #17408	; 0x4400
40000b68:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000b6c:	e1a0900a 	mov	r9, sl
40000b70:	e1a0800a 	mov	r8, sl
40000b74:	e1a0700a 	mov	r7, sl
40000b78:	e1a0600a 	mov	r6, sl
40000b7c:	e1a0500a 	mov	r5, sl
40000b80:	e1a0400a 	mov	r4, sl
40000b84:	e1a0e00a 	mov	lr, sl
40000b88:	e1a0c00a 	mov	ip, sl
40000b8c:	e1a0000a 	mov	r0, sl
40000b90:	e1a0100a 	mov	r1, sl
40000b94:	e1a0300a 	mov	r3, sl
40000b98:	e344ab00 	movt	sl, #19200	; 0x4b00
40000b9c:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000ba0:	e3445b50 	movt	r5, #19280	; 0x4b50
40000ba4:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000ba8:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000bac:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000bb0:	e3449b10 	movt	r9, #19216	; 0x4b10
40000bb4:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000bb8:	e3447b30 	movt	r7, #19248	; 0x4b30
40000bbc:	e3444b60 	movt	r4, #19296	; 0x4b60
40000bc0:	e344eb70 	movt	lr, #19312	; 0x4b70
40000bc4:	e3440b90 	movt	r0, #19344	; 0x4b90
40000bc8:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000bcc:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000bd0:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000bd4:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000bd8:	e3448b20 	movt	r8, #19232	; 0x4b20
40000bdc:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000be0:	e3446b40 	movt	r6, #19264	; 0x4b40
40000be4:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000be8:	e344cb80 	movt	ip, #19328	; 0x4b80
40000bec:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000bf0:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000bf4:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000bf8:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000bfc:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000c00:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c04:	e1a04005 	mov	r4, r5
40000c08:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c0c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c10:	e1a0a003 	mov	sl, r3
40000c14:	e3443c70 	movt	r3, #19568	; 0x4c70
40000c18:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000c1c:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000c20:	e1a08009 	mov	r8, r9
40000c24:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000c28:	e1a06007 	mov	r6, r7
40000c2c:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000c30:	e3444c20 	movt	r4, #19488	; 0x4c20
40000c34:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000c38:	e1a0c00e 	mov	ip, lr
40000c3c:	e1a01000 	mov	r1, r0
40000c40:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000c44:	e5824308 	str	r4, [r2, #776]	; 0x308
40000c48:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000c4c:	e3448be0 	movt	r8, #19424	; 0x4be0
40000c50:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000c54:	e3446c00 	movt	r6, #19456	; 0x4c00
40000c58:	e3445c10 	movt	r5, #19472	; 0x4c10
40000c5c:	e344ec30 	movt	lr, #19504	; 0x4c30
40000c60:	e344cc40 	movt	ip, #19520	; 0x4c40
40000c64:	e3440c50 	movt	r0, #19536	; 0x4c50
40000c68:	e3441c60 	movt	r1, #19552	; 0x4c60
40000c6c:	e1a04003 	mov	r4, r3
40000c70:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000c74:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000c78:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c7c:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000c80:	e1a08009 	mov	r8, r9
40000c84:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000c88:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c8c:	e5826300 	str	r6, [r2, #768]	; 0x300
40000c90:	e1a06007 	mov	r6, r7
40000c94:	e5825304 	str	r5, [r2, #772]	; 0x304
40000c98:	e344ac80 	movt	sl, #19584	; 0x4c80
40000c9c:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000ca0:	e3449c90 	movt	r9, #19600	; 0x4c90
40000ca4:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000ca8:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000cac:	e582c310 	str	ip, [r2, #784]	; 0x310
40000cb0:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000cb4:	e5820314 	str	r0, [r2, #788]	; 0x314
40000cb8:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000cbc:	e5821318 	str	r1, [r2, #792]	; 0x318
40000cc0:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000cc4:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000cc8:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000ccc:	e582a320 	str	sl, [r2, #800]	; 0x320
40000cd0:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000cd4:	e5829324 	str	r9, [r2, #804]	; 0x324
40000cd8:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000cdc:	e5828328 	str	r8, [r2, #808]	; 0x328
40000ce0:	e1a0c00e 	mov	ip, lr
40000ce4:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000ce8:	e1a01000 	mov	r1, r0
40000cec:	e5826330 	str	r6, [r2, #816]	; 0x330
40000cf0:	e1a0a005 	mov	sl, r5
40000cf4:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000cf8:	e1a08009 	mov	r8, r9
40000cfc:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000d00:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000d04:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000d08:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000d0c:	e344cd00 	movt	ip, #19712	; 0x4d00
40000d10:	e3440d10 	movt	r0, #19728	; 0x4d10
40000d14:	e3441d20 	movt	r1, #19744	; 0x4d20
40000d18:	e3445d30 	movt	r5, #19760	; 0x4d30
40000d1c:	e344ad40 	movt	sl, #19776	; 0x4d40
40000d20:	e3449d50 	movt	r9, #19792	; 0x4d50
40000d24:	e3448d60 	movt	r8, #19808	; 0x4d60
40000d28:	e3447d70 	movt	r7, #19824	; 0x4d70
40000d2c:	e5823334 	str	r3, [r2, #820]	; 0x334
40000d30:	e3a06000 	mov	r6, #0
40000d34:	e5824338 	str	r4, [r2, #824]	; 0x338
40000d38:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000d3c:	e582c340 	str	ip, [r2, #832]	; 0x340
40000d40:	e5820344 	str	r0, [r2, #836]	; 0x344
40000d44:	e5821348 	str	r1, [r2, #840]	; 0x348
40000d48:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000d4c:	e582a350 	str	sl, [r2, #848]	; 0x350
40000d50:	e5829354 	str	r9, [r2, #852]	; 0x354
40000d54:	e5828358 	str	r8, [r2, #856]	; 0x358
40000d58:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000d5c:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000d60:	e1a01a06 	lsl	r1, r6, #20
40000d64:	e2866008 	add	r6, r6, #8
40000d68:	e3560e32 	cmp	r6, #800	; 0x320
40000d6c:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000d70:	e1a02003 	mov	r2, r3
40000d74:	e1a08001 	mov	r8, r1
40000d78:	e1a07001 	mov	r7, r1
40000d7c:	e1a05001 	mov	r5, r1
40000d80:	e1a04001 	mov	r4, r1
40000d84:	e1a0e001 	mov	lr, r1
40000d88:	e1a0c001 	mov	ip, r1
40000d8c:	e1a00001 	mov	r0, r1
40000d90:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000d94:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000d98:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000d9c:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000da0:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000da4:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000da8:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000dac:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000db0:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000db4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000db8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000dbc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000dc0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000dc4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000dc8:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000dcc:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000dd0:	e3811002 	orr	r1, r1, #2
40000dd4:	e3888002 	orr	r8, r8, #2
40000dd8:	e3877002 	orr	r7, r7, #2
40000ddc:	e3855002 	orr	r5, r5, #2
40000de0:	e3844002 	orr	r4, r4, #2
40000de4:	e38ee002 	orr	lr, lr, #2
40000de8:	e38cc002 	orr	ip, ip, #2
40000dec:	e3800002 	orr	r0, r0, #2
40000df0:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000df4:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000df8:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000dfc:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000e00:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000e04:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000e08:	e2833020 	add	r3, r3, #32
40000e0c:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000e10:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000e14:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000e18:	e5020004 	str	r0, [r2, #-4]
40000e1c:	1affffcf 	bne	40000d60 <CoTTSet_L1L2+0x62c>
40000e20:	e0821101 	add	r1, r2, r1, lsl #2
40000e24:	e1a03a06 	lsl	r3, r6, #20
40000e28:	e2866001 	add	r6, r6, #1
40000e2c:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000e30:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000e34:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000e38:	e3833002 	orr	r3, r3, #2
40000e3c:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000e40:	e1520001 	cmp	r2, r1
40000e44:	1afffff6 	bne	40000e24 <CoTTSet_L1L2+0x6f0>
40000e48:	e3022020 	movw	r2, #8224	; 0x2020
40000e4c:	e3a03000 	mov	r3, #0
40000e50:	e3442400 	movt	r2, #17408	; 0x4400
40000e54:	e30097f8 	movw	r9, #2040	; 0x7f8
40000e58:	e2838001 	add	r8, r3, #1
40000e5c:	e2830002 	add	r0, r3, #2
40000e60:	e2837003 	add	r7, r3, #3
40000e64:	e2836004 	add	r6, r3, #4
40000e68:	e2835005 	add	r5, r3, #5
40000e6c:	e2834006 	add	r4, r3, #6
40000e70:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e74:	e1a0ea03 	lsl	lr, r3, #20
40000e78:	e1a08a08 	lsl	r8, r8, #20
40000e7c:	e1a00a00 	lsl	r0, r0, #20
40000e80:	e1a07a07 	lsl	r7, r7, #20
40000e84:	e1a06a06 	lsl	r6, r6, #20
40000e88:	e1a05a05 	lsl	r5, r5, #20
40000e8c:	e1a04a04 	lsl	r4, r4, #20
40000e90:	e1a0ca0c 	lsl	ip, ip, #20
40000e94:	e2833008 	add	r3, r3, #8
40000e98:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000e9c:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000ea0:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000ea4:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000ea8:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000eac:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000eb0:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000eb4:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000eb8:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000ebc:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000ec0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000ec4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000ec8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000ecc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000ed0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000ed4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000ed8:	e1530009 	cmp	r3, r9
40000edc:	e3800002 	orr	r0, r0, #2
40000ee0:	e1a01002 	mov	r1, r2
40000ee4:	e3888002 	orr	r8, r8, #2
40000ee8:	e3877002 	orr	r7, r7, #2
40000eec:	e3866002 	orr	r6, r6, #2
40000ef0:	e3855002 	orr	r5, r5, #2
40000ef4:	e3844002 	orr	r4, r4, #2
40000ef8:	e38cc002 	orr	ip, ip, #2
40000efc:	e38ee002 	orr	lr, lr, #2
40000f00:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000f04:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000f08:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000f0c:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000f10:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000f14:	e2822020 	add	r2, r2, #32
40000f18:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000f1c:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000f20:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000f24:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000f28:	e501c004 	str	ip, [r1, #-4]
40000f2c:	1affffc9 	bne	40000e58 <CoTTSet_L1L2+0x724>
40000f30:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000f34:	e2800008 	add	r0, r0, #8
40000f38:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000f3c:	e2833001 	add	r3, r3, #1
40000f40:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000f44:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000f48:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000f4c:	e3822002 	orr	r2, r2, #2
40000f50:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40000f54:	1afffff7 	bne	40000f38 <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000f58:	e3a00048 	mov	r0, #72	; 0x48
40000f5c:	e3440400 	movt	r0, #17408	; 0x4400
40000f60:	eb0016c6 	bl	40006a80 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f64:	e3050551 	movw	r0, #21841	; 0x5551
40000f68:	e3450555 	movt	r0, #21845	; 0x5555
}
40000f6c:	e24bd028 	sub	sp, fp, #40	; 0x28
40000f70:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f74:	ea0016c9 	b	40006aa0 <CoSetDomain>

40000f78 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000f78:	e1a0c00d 	mov	ip, sp
40000f7c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f80:	e24cb004 	sub	fp, ip, #4
40000f84:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000f88:	e3510003 	cmp	r1, #3
40000f8c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f90:	ea000016 	b	40000ff0 <CoGetPAfromVA+0x78>
40000f94:	40000fe0 	andmi	r0, r0, r0, ror #31
40000f98:	40000fe8 	andmi	r0, r0, r8, ror #31
40000f9c:	40000fc0 	andmi	r0, r0, r0, asr #31
40000fa0:	40000fa4 	andmi	r0, r0, r4, lsr #31
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000fa4:	eb001638 	bl	4000688c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000fa8:	e3100001 	tst	r0, #1
40000fac:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fb0:	03c0000f 	biceq	r0, r0, #15
40000fb4:	0a000006 	beq	40000fd4 <CoGetPAfromVA+0x5c>
40000fb8:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000fbc:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000fc0:	eb00162d 	bl	4000687c <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000fc4:	e3100001 	tst	r0, #1
40000fc8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fcc:	03c0000f 	biceq	r0, r0, #15
40000fd0:	1afffff8 	bne	40000fb8 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000fd4:	e7eb4054 	ubfx	r4, r4, #0, #12
40000fd8:	e1800004 	orr	r0, r0, r4
40000fdc:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000fe0:	eb00161d 	bl	4000685c <CoGetOSReadPA>
40000fe4:	eaffffef 	b	40000fa8 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fe8:	eb00161f 	bl	4000686c <CoGetOSWritePA>
40000fec:	eaffffed 	b	40000fa8 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000ff0:	e3a00000 	mov	r0, #0
40000ff4:	eafffff6 	b	40000fd4 <CoGetPAfromVA+0x5c>

40000ff8 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000ff8:	e1a0c00d 	mov	ip, sp
40000ffc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001000:	e24cb004 	sub	fp, ip, #4
40001004:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001008:	e3510003 	cmp	r1, #3
4000100c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001010:	ea000018 	b	40001078 <L2C_Invalidate_VA+0x80>
40001014:	40001070 	andmi	r1, r0, r0, ror r0
40001018:	40001068 	andmi	r1, r0, r8, rrx
4000101c:	40001060 	andmi	r1, r0, r0, rrx
40001020:	40001024 	andmi	r1, r0, r4, lsr #32
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001024:	eb001618 	bl	4000688c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001028:	e3100001 	tst	r0, #1
4000102c:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001030:	03c0000f 	biceq	r0, r0, #15
40001034:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001038:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
4000103c:	e1904004 	orrs	r4, r0, r4
40001040:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001044:	e3a03a02 	mov	r3, #8192	; 0x2000
40001048:	e3c4401f 	bic	r4, r4, #31
4000104c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001050:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001054:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001058:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000105c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001060:	eb001605 	bl	4000687c <CoGetUserReadPA>
40001064:	eaffffef 	b	40001028 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001068:	eb0015ff 	bl	4000686c <CoGetOSWritePA>
4000106c:	eaffffed 	b	40001028 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001070:	eb0015f9 	bl	4000685c <CoGetOSReadPA>
40001074:	eaffffeb 	b	40001028 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001078:	e3a00000 	mov	r0, #0
4000107c:	eaffffed 	b	40001038 <L2C_Invalidate_VA+0x40>

40001080 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40001080:	e1a0c00d 	mov	ip, sp
40001084:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001088:	e24cb004 	sub	fp, ip, #4
4000108c:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001090:	e3510003 	cmp	r1, #3
40001094:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001098:	ea000018 	b	40001100 <L2C_Clean_VA+0x80>
4000109c:	400010f8 	strdmi	r1, [r0], -r8
400010a0:	400010f0 	strdmi	r1, [r0], -r0
400010a4:	400010e8 	andmi	r1, r0, r8, ror #1
400010a8:	400010ac 	andmi	r1, r0, ip, lsr #1
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400010ac:	eb0015f6 	bl	4000688c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400010b0:	e3100001 	tst	r0, #1
400010b4:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400010b8:	03c0000f 	biceq	r0, r0, #15
400010bc:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400010c0:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400010c4:	e1904004 	orrs	r4, r0, r4
400010c8:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010cc:	e3a03a02 	mov	r3, #8192	; 0x2000
400010d0:	e3c4401f 	bic	r4, r4, #31
400010d4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010d8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400010dc:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400010e0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400010e4:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400010e8:	eb0015e3 	bl	4000687c <CoGetUserReadPA>
400010ec:	eaffffef 	b	400010b0 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400010f0:	eb0015dd 	bl	4000686c <CoGetOSWritePA>
400010f4:	eaffffed 	b	400010b0 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400010f8:	eb0015d7 	bl	4000685c <CoGetOSReadPA>
400010fc:	eaffffeb 	b	400010b0 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001100:	e3a00000 	mov	r0, #0
40001104:	eaffffed 	b	400010c0 <L2C_Clean_VA+0x40>

40001108 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
40001108:	e1a0c00d 	mov	ip, sp
4000110c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001110:	e24cb004 	sub	fp, ip, #4
40001114:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001118:	e3510003 	cmp	r1, #3
4000111c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001120:	ea000018 	b	40001188 <L2C_CleanAndInvalidate_VA+0x80>
40001124:	40001180 	andmi	r1, r0, r0, lsl #3
40001128:	40001178 	andmi	r1, r0, r8, ror r1
4000112c:	40001170 	andmi	r1, r0, r0, ror r1
40001130:	40001134 	andmi	r1, r0, r4, lsr r1
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001134:	eb0015d4 	bl	4000688c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001138:	e3100001 	tst	r0, #1
4000113c:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001140:	03c0000f 	biceq	r0, r0, #15
40001144:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001148:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
4000114c:	e1904004 	orrs	r4, r0, r4
40001150:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001154:	e3a03a02 	mov	r3, #8192	; 0x2000
40001158:	e3c4401f 	bic	r4, r4, #31
4000115c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001160:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001164:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001168:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000116c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001170:	eb0015c1 	bl	4000687c <CoGetUserReadPA>
40001174:	eaffffef 	b	40001138 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001178:	eb0015bb 	bl	4000686c <CoGetOSWritePA>
4000117c:	eaffffed 	b	40001138 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001180:	eb0015b5 	bl	4000685c <CoGetOSReadPA>
40001184:	eaffffeb 	b	40001138 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001188:	e3a00000 	mov	r0, #0
4000118c:	eaffffed 	b	40001148 <L2C_CleanAndInvalidate_VA+0x40>

40001190 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001190:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001194:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001198:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
4000119c:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400011a0:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400011a4:	e3443100 	movt	r3, #16640	; 0x4100
400011a8:	e3a01e11 	mov	r1, #272	; 0x110
400011ac:	e3a02e12 	mov	r2, #288	; 0x120
400011b0:	eb0015a5 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400011b4:	e3a01000 	mov	r1, #0
400011b8:	e3a02001 	mov	r2, #1
400011bc:	e1a03001 	mov	r3, r1
400011c0:	e3472e47 	movt	r2, #32327	; 0x7e47
400011c4:	e3e00016 	mvn	r0, #22
400011c8:	eb00159f 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400011cc:	e3a02000 	mov	r2, #0
400011d0:	e3e00014 	mvn	r0, #20
400011d4:	e1a03002 	mov	r3, r2
400011d8:	e3a01001 	mov	r1, #1
400011dc:	eb00159a 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
400011e0:	e24bd00c 	sub	sp, fp, #12
400011e4:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400011e8:	ea0015ab 	b	4000689c <CoEnableL2PrefetchHint>

400011ec <L2C_Disable>:
}

void L2C_Disable(void)
{
400011ec:	e1a0c00d 	mov	ip, sp
400011f0:	e92dd800 	push	{fp, ip, lr, pc}
400011f4:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400011f8:	eb0015ab 	bl	400068ac <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400011fc:	e3a01000 	mov	r1, #0
40001200:	e3e00014 	mvn	r0, #20
40001204:	e1a02001 	mov	r2, r1
40001208:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
4000120c:	e24bd00c 	sub	sp, fp, #12
40001210:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001214:	ea00158c 	b	4000684c <exynos_smc>

40001218 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001218:	e3a03a02 	mov	r3, #8192	; 0x2000
4000121c:	e30f2fff 	movw	r2, #65535	; 0xffff
40001220:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001224:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
40001228:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
4000122c:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001230:	e3a03a02 	mov	r3, #8192	; 0x2000
40001234:	e3413050 	movt	r3, #4176	; 0x1050
40001238:	e3520000 	cmp	r2, #0
4000123c:	1afffffa 	bne	4000122c <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001240:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001244:	e12fff1e 	bx	lr

40001248 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001248:	e3a03a02 	mov	r3, #8192	; 0x2000
4000124c:	e3c0001f 	bic	r0, r0, #31
40001250:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001254:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001258:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000125c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001260:	e12fff1e 	bx	lr

40001264 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001264:	e3a03a02 	mov	r3, #8192	; 0x2000
40001268:	e3a02001 	mov	r2, #1
4000126c:	e3413050 	movt	r3, #4176	; 0x1050
40001270:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001274:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001278:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
4000127c:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001280:	e3a03a02 	mov	r3, #8192	; 0x2000
40001284:	e3413050 	movt	r3, #4176	; 0x1050
40001288:	e3520000 	cmp	r2, #0
4000128c:	1afffffa 	bne	4000127c <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001290:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001294:	e12fff1e 	bx	lr

40001298 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001298:	e3a03a02 	mov	r3, #8192	; 0x2000
4000129c:	e30f2fff 	movw	r2, #65535	; 0xffff
400012a0:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012a4:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400012a8:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012ac:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400012b0:	e3a03a02 	mov	r3, #8192	; 0x2000
400012b4:	e3413050 	movt	r3, #4176	; 0x1050
400012b8:	e3520000 	cmp	r2, #0
400012bc:	1afffffa 	bne	400012ac <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012c4:	e12fff1e 	bx	lr

400012c8 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012c8:	e3a03a02 	mov	r3, #8192	; 0x2000
400012cc:	e3c0001f 	bic	r0, r0, #31
400012d0:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012d4:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400012d8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012dc:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012e0:	e12fff1e 	bx	lr

400012e4 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012e4:	e1a00280 	lsl	r0, r0, #5
400012e8:	e3a03a02 	mov	r3, #8192	; 0x2000
400012ec:	e3413050 	movt	r3, #4176	; 0x1050
400012f0:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012f4:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012f8:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012fc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001300:	e12fff1e 	bx	lr

40001304 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001304:	e3a03a02 	mov	r3, #8192	; 0x2000
40001308:	e3a02001 	mov	r2, #1
4000130c:	e3413050 	movt	r3, #4176	; 0x1050
40001310:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001314:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001318:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
4000131c:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001320:	e3a03a02 	mov	r3, #8192	; 0x2000
40001324:	e3413050 	movt	r3, #4176	; 0x1050
40001328:	e3520000 	cmp	r2, #0
4000132c:	1afffffa 	bne	4000131c <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001330:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001334:	e12fff1e 	bx	lr

40001338 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001338:	e3a03a02 	mov	r3, #8192	; 0x2000
4000133c:	e30f2fff 	movw	r2, #65535	; 0xffff
40001340:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001344:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001348:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000134c:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001350:	e3a03a02 	mov	r3, #8192	; 0x2000
40001354:	e3413050 	movt	r3, #4176	; 0x1050
40001358:	e3520000 	cmp	r2, #0
4000135c:	1afffffa 	bne	4000134c <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001360:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001364:	e12fff1e 	bx	lr

40001368 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001368:	e3a03a02 	mov	r3, #8192	; 0x2000
4000136c:	e3c0001f 	bic	r0, r0, #31
40001370:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001374:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001378:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000137c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001380:	e12fff1e 	bx	lr

40001384 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001384:	e1a00280 	lsl	r0, r0, #5
40001388:	e3a03a02 	mov	r3, #8192	; 0x2000
4000138c:	e3413050 	movt	r3, #4176	; 0x1050
40001390:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001394:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001398:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000139c:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013a0:	e12fff1e 	bx	lr

400013a4 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400013a8:	e3a02001 	mov	r2, #1
400013ac:	e3413050 	movt	r3, #4176	; 0x1050
400013b0:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013b4:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400013b8:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013bc:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013c0:	e3a03a02 	mov	r3, #8192	; 0x2000
400013c4:	e3413050 	movt	r3, #4176	; 0x1050
400013c8:	e3520000 	cmp	r2, #0
400013cc:	1afffffa 	bne	400013bc <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013d0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400013d4:	e12fff1e 	bx	lr

400013d8 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013d8:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013dc:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013e0:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013e4:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400013e8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013ec:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013f0:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013f4:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400013f8:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400013fc:	e0840a02 	add	r0, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001400:	e2822001 	add	r2, r2, #1
40001404:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001408:	e1800003 	orr	r0, r0, r3
4000140c:	e4810004 	str	r0, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001410:	2afffff9 	bcs	400013fc <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001414:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40001418:	e12fff1e 	bx	lr

4000141c <SetTransTable_app1>:
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
4000141c:	e1a00a20 	lsr	r0, r0, #20
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}

void SetTransTable_app1(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
40001420:	e92d0030 	push	{r4, r5}
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001424:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001428:	e1a05100 	lsl	r5, r0, #2
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
4000142c:	e0601a21 	rsb	r1, r0, r1, lsr #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001430:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
40001434:	e2850311 	add	r0, r5, #1140850688	; 0x44000000
40001438:	e2800702 	add	r0, r0, #524288	; 0x80000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
4000143c:	e7ebc051 	ubfx	ip, r1, #0, #12
	for(i=0; i<=nNumOfSec; i++)
40001440:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001444:	e0841a02 	add	r1, r4, r2, lsl #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001448:	e2822001 	add	r2, r2, #1
4000144c:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001450:	e1811003 	orr	r1, r1, r3
40001454:	e4801004 	str	r1, [r0], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001458:	2afffff9 	bcs	40001444 <SetTransTable_app1+0x28>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
4000145c:	e8bd0030 	pop	{r4, r5}
40001460:	e12fff1e 	bx	lr

40001464 <set_second_table_address_App0>:
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001464:	e3a03a01 	mov	r3, #4096	; 0x1000
40001468:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x44040400 | 0x1;//0x440011080
4000146c:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001470:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001474:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
40001478:	e3443400 	movt	r3, #17408	; 0x4400
4000147c:	e344c404 	movt	ip, #17412	; 0x4404
	*pTT++ = 0x44040400 | 0x1;//0x440011080
40001480:	e3440404 	movt	r0, #17412	; 0x4404
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001484:	e3441404 	movt	r1, #17412	; 0x4404
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001488:	e3442404 	movt	r2, #17412	; 0x4404
void set_second_table_address_App0(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44001104; // 시작 주소
	*pTT++ = 0x44040000 | 0x1; //0x44001104
4000148c:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x44040400 | 0x1;//0x440011080
40001490:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x44040800| 0x1;//0x4400110c
40001494:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x44040c00 | 0x1; //0x44001110
40001498:	e5832110 	str	r2, [r3, #272]	; 0x110
4000149c:	e12fff1e 	bx	lr

400014a0 <set_second_table_address_App1>:
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014a0:	e3a03a01 	mov	r3, #4096	; 0x1000
400014a4:	e3a0c001 	mov	ip, #1
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014a8:	e3000401 	movw	r0, #1025	; 0x401
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014ac:	e3001801 	movw	r1, #2049	; 0x801
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014b0:	e3002c01 	movw	r2, #3073	; 0xc01
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014b4:	e3443408 	movt	r3, #17416	; 0x4408
400014b8:	e344c40c 	movt	ip, #17420	; 0x440c
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014bc:	e344040c 	movt	r0, #17420	; 0x440c
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014c0:	e344140c 	movt	r1, #17420	; 0x440c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014c4:	e344240c 	movt	r2, #17420	; 0x440c
void set_second_table_address_App1(void)
{
	unsigned int* pTT;

	pTT = (unsigned int *) 0x44081104; // 시작 주소
	*pTT++ = 0x440c0000 | 0x1; //0x44081104
400014c8:	e583c104 	str	ip, [r3, #260]	; 0x104
	*pTT++ = 0x440c0400 | 0x1;//0x44081108
400014cc:	e5830108 	str	r0, [r3, #264]	; 0x108
	*pTT++ = 0x440c0800| 0x1;//0x4408110c
400014d0:	e583110c 	str	r1, [r3, #268]	; 0x10c
	*pTT = 0x440c0c00 | 0x1; //0x44081110
400014d4:	e5832110 	str	r2, [r3, #272]	; 0x110
400014d8:	e12fff1e 	bx	lr

400014dc <init_second_table_descriptor_App0>:
}

void init_second_table_descriptor_App0(void)
{
400014dc:	e3a02020 	mov	r2, #32
400014e0:	e3a00c01 	mov	r0, #256	; 0x100
400014e4:	e3442404 	movt	r2, #17412	; 0x4404
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
400014e8:	e3a01002 	mov	r1, #2
400014ec:	e2400008 	sub	r0, r0, #8
400014f0:	f5d2f080 	pld	[r2, #128]	; 0x80
400014f4:	e3500008 	cmp	r0, #8
400014f8:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400014fc:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001500:	e1a03002 	mov	r3, r2
40001504:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001508:	e2822020 	add	r2, r2, #32
4000150c:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001510:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001514:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001518:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
4000151c:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001520:	1afffff1 	bne	400014ec <init_second_table_descriptor_App0+0x10>
40001524:	e3a01002 	mov	r1, #2
40001528:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App0(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP0; //section1
	for (i=0; i<256; i++)
4000152c:	e1530002 	cmp	r3, r2
40001530:	1afffffc 	bne	40001528 <init_second_table_descriptor_App0+0x4c>
40001534:	e3a02e42 	mov	r2, #1056	; 0x420
40001538:	e3a00c01 	mov	r0, #256	; 0x100
4000153c:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
40001540:	e3a01002 	mov	r1, #2
40001544:	e2400008 	sub	r0, r0, #8
40001548:	f5d2f080 	pld	[r2, #128]	; 0x80
4000154c:	e3500008 	cmp	r0, #8
40001550:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001554:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001558:	e1a03002 	mov	r3, r2
4000155c:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001560:	e2822020 	add	r2, r2, #32
40001564:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001568:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
4000156c:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001570:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001574:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001578:	1afffff1 	bne	40001544 <init_second_table_descriptor_App0+0x68>
4000157c:	e3a01002 	mov	r1, #2
40001580:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x400) ; //section2
	for (i=0; i<256; i++)
40001584:	e1530002 	cmp	r3, r2
40001588:	1afffffc 	bne	40001580 <init_second_table_descriptor_App0+0xa4>
4000158c:	e3a02e82 	mov	r2, #2080	; 0x820
40001590:	e3a00c01 	mov	r0, #256	; 0x100
40001594:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
40001598:	e3a01002 	mov	r1, #2
4000159c:	e2400008 	sub	r0, r0, #8
400015a0:	f5d2f080 	pld	[r2, #128]	; 0x80
400015a4:	e3500008 	cmp	r0, #8
400015a8:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400015ac:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400015b0:	e1a03002 	mov	r3, r2
400015b4:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400015b8:	e2822020 	add	r2, r2, #32
400015bc:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400015c0:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400015c4:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400015c8:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400015cc:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400015d0:	1afffff1 	bne	4000159c <init_second_table_descriptor_App0+0xc0>
400015d4:	e3a01002 	mov	r1, #2
400015d8:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0x800); //section3
	for (i=0; i<256; i++)
400015dc:	e1530002 	cmp	r3, r2
400015e0:	1afffffc 	bne	400015d8 <init_second_table_descriptor_App0+0xfc>
400015e4:	e3a02ec2 	mov	r2, #3104	; 0xc20
400015e8:	e3a00c01 	mov	r0, #256	; 0x100
400015ec:	e3442404 	movt	r2, #17412	; 0x4404
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
400015f0:	e3a01002 	mov	r1, #2
400015f4:	e2400008 	sub	r0, r0, #8
400015f8:	f5d2f080 	pld	[r2, #128]	; 0x80
400015fc:	e3500008 	cmp	r0, #8
40001600:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001604:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001608:	e1a03002 	mov	r3, r2
4000160c:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001610:	e2822020 	add	r2, r2, #32
40001614:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001618:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
4000161c:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001620:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001624:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001628:	1afffff1 	bne	400015f4 <init_second_table_descriptor_App0+0x118>
4000162c:	e3a01002 	mov	r1, #2
40001630:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP0 + 0xc00); //section4
	for (i=0; i<256; i++)
40001634:	e1530002 	cmp	r3, r2
40001638:	1afffffc 	bne	40001630 <init_second_table_descriptor_App0+0x154>
	{
		*pTT++ = 0x2;
	}
}
4000163c:	e12fff1e 	bx	lr

40001640 <init_second_table_descriptor_App1>:


void init_second_table_descriptor_App1(void)
{
40001640:	e3a02020 	mov	r2, #32
40001644:	e3a00c01 	mov	r0, #256	; 0x100
40001648:	e344240c 	movt	r2, #17420	; 0x440c
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
4000164c:	e3a01002 	mov	r1, #2
40001650:	e2400008 	sub	r0, r0, #8
40001654:	f5d2f080 	pld	[r2, #128]	; 0x80
40001658:	e3500008 	cmp	r0, #8
4000165c:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001660:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001664:	e1a03002 	mov	r3, r2
40001668:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
4000166c:	e2822020 	add	r2, r2, #32
40001670:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001674:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001678:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
4000167c:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001680:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001684:	1afffff1 	bne	40001650 <init_second_table_descriptor_App1+0x10>
40001688:	e3a01002 	mov	r1, #2
4000168c:	e4831004 	str	r1, [r3], #4
void init_second_table_descriptor_App1(void)
{
	unsigned int* pTT;
	int i;
	pTT = (unsigned int *) SND_PAGE_TABLE_BASE_APP1; //section1
	for (i=0; i<256; i++)
40001690:	e1530002 	cmp	r3, r2
40001694:	1afffffc 	bne	4000168c <init_second_table_descriptor_App1+0x4c>
40001698:	e3a02e42 	mov	r2, #1056	; 0x420
4000169c:	e3a00c01 	mov	r0, #256	; 0x100
400016a0:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
400016a4:	e3a01002 	mov	r1, #2
400016a8:	e2400008 	sub	r0, r0, #8
400016ac:	f5d2f080 	pld	[r2, #128]	; 0x80
400016b0:	e3500008 	cmp	r0, #8
400016b4:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
400016b8:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
400016bc:	e1a03002 	mov	r3, r2
400016c0:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
400016c4:	e2822020 	add	r2, r2, #32
400016c8:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
400016cc:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
400016d0:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
400016d4:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
400016d8:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
400016dc:	1afffff1 	bne	400016a8 <init_second_table_descriptor_App1+0x68>
400016e0:	e3a01002 	mov	r1, #2
400016e4:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x400); //section2
	for (i=0; i<256; i++)
400016e8:	e1530002 	cmp	r3, r2
400016ec:	1afffffc 	bne	400016e4 <init_second_table_descriptor_App1+0xa4>
400016f0:	e3a02e82 	mov	r2, #2080	; 0x820
400016f4:	e3a00c01 	mov	r0, #256	; 0x100
400016f8:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
400016fc:	e3a01002 	mov	r1, #2
40001700:	e2400008 	sub	r0, r0, #8
40001704:	f5d2f080 	pld	[r2, #128]	; 0x80
40001708:	e3500008 	cmp	r0, #8
4000170c:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001710:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
40001714:	e1a03002 	mov	r3, r2
40001718:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
4000171c:	e2822020 	add	r2, r2, #32
40001720:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
40001724:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001728:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
4000172c:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001730:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
40001734:	1afffff1 	bne	40001700 <init_second_table_descriptor_App1+0xc0>
40001738:	e3a01002 	mov	r1, #2
4000173c:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0x800); //section3
	for (i=0; i<256; i++)
40001740:	e1530002 	cmp	r3, r2
40001744:	1afffffc 	bne	4000173c <init_second_table_descriptor_App1+0xfc>
40001748:	e3a02ec2 	mov	r2, #3104	; 0xc20
4000174c:	e3a00c01 	mov	r0, #256	; 0x100
40001750:	e344240c 	movt	r2, #17420	; 0x440c
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
	{
		*pTT++ = 0x2;
40001754:	e3a01002 	mov	r1, #2
40001758:	e2400008 	sub	r0, r0, #8
4000175c:	f5d2f080 	pld	[r2, #128]	; 0x80
40001760:	e3500008 	cmp	r0, #8
40001764:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
40001768:	e502101c 	str	r1, [r2, #-28]	; 0xffffffe4
4000176c:	e1a03002 	mov	r3, r2
40001770:	e5021018 	str	r1, [r2, #-24]	; 0xffffffe8
40001774:	e2822020 	add	r2, r2, #32
40001778:	e5021034 	str	r1, [r2, #-52]	; 0xffffffcc
4000177c:	e5021030 	str	r1, [r2, #-48]	; 0xffffffd0
40001780:	e502102c 	str	r1, [r2, #-44]	; 0xffffffd4
40001784:	e5021028 	str	r1, [r2, #-40]	; 0xffffffd8
40001788:	e5021024 	str	r1, [r2, #-36]	; 0xffffffdc
4000178c:	1afffff1 	bne	40001758 <init_second_table_descriptor_App1+0x118>
40001790:	e3a01002 	mov	r1, #2
40001794:	e4831004 	str	r1, [r3], #4
	{
		*pTT++ = 0x2;
	}

	pTT = (unsigned int *) (SND_PAGE_TABLE_BASE_APP1 + 0xc00); //section4
	for (i=0; i<256; i++)
40001798:	e1530002 	cmp	r3, r2
4000179c:	1afffffc 	bne	40001794 <init_second_table_descriptor_App1+0x154>
	{
		*pTT++ = 0x2;
	}
}
400017a0:	e12fff1e 	bx	lr

400017a4 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400017a4:	e1a0c00d 	mov	ip, sp
400017a8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400017ac:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
400017b0:	eb001448 	bl	400068d8 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
400017b4:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
400017b8:	eb001451 	bl	40006904 <CoDisableDCache>
400017bc:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400017c0:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400017c4:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400017c8:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400017cc:	eb0014d7 	bl	40006b30 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400017d0:	e3540c01 	cmp	r4, #256	; 0x100
400017d4:	1afffffa 	bne	400017c4 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400017d8:	e2866001 	add	r6, r6, #1
400017dc:	e3560004 	cmp	r6, #4
400017e0:	1afffff5 	bne	400017bc <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400017e4:	eb0014b2 	bl	40006ab4 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400017e8:	eb00142f 	bl	400068ac <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400017ec:	e3a01000 	mov	r1, #0
400017f0:	e3e00014 	mvn	r0, #20
400017f4:	e1a02001 	mov	r2, r1
400017f8:	e1a03001 	mov	r3, r1
400017fc:	eb001412 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001800:	e3a03a02 	mov	r3, #8192	; 0x2000
40001804:	e30f2fff 	movw	r2, #65535	; 0xffff
40001808:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000180c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001810:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001814:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001818:	e3a03a02 	mov	r3, #8192	; 0x2000
4000181c:	e3413050 	movt	r3, #4176	; 0x1050
40001820:	e3520000 	cmp	r2, #0
40001824:	1afffffa 	bne	40001814 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001828:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000182c:	eb001477 	bl	40006a10 <CoDisableMmu>
	CoInvalidateMainTlb();
40001830:	eb0014cf 	bl	40006b74 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001834:	eb001485 	bl	40006a50 <CoDisableBranchPrediction>

	CoEnableMmu();
40001838:	eb001470 	bl	40006a00 <CoEnableMmu>
	CoEnableICache();
4000183c:	eb00141e 	bl	400068bc <CoEnableICache>
	CoEnableBranchPrediction();
}
40001840:	e24bd01c 	sub	sp, fp, #28
40001844:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001848:	ea00147c 	b	40006a40 <CoEnableBranchPrediction>

4000184c <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
4000184c:	e1a0c00d 	mov	ip, sp
40001850:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001854:	e24cb004 	sub	fp, ip, #4
40001858:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
4000185c:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001860:	eb00141c 	bl	400068d8 <CoDisableICache>
	CoDisableDCache();
40001864:	eb001426 	bl	40006904 <CoDisableDCache>
40001868:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
4000186c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001870:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001874:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001878:	eb0014ac 	bl	40006b30 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000187c:	e3540c01 	cmp	r4, #256	; 0x100
40001880:	1afffffa 	bne	40001870 <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001884:	e2866001 	add	r6, r6, #1
40001888:	e3560004 	cmp	r6, #4
4000188c:	1afffff5 	bne	40001868 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001890:	eb001487 	bl	40006ab4 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001894:	eb001404 	bl	400068ac <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001898:	e3a01000 	mov	r1, #0
4000189c:	e3e00014 	mvn	r0, #20
400018a0:	e1a02001 	mov	r2, r1
400018a4:	e1a03001 	mov	r3, r1
400018a8:	eb0013e7 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400018ac:	e3a03a02 	mov	r3, #8192	; 0x2000
400018b0:	e30f1fff 	movw	r1, #65535	; 0xffff
400018b4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400018b8:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400018bc:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400018c0:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400018c4:	e3a03a02 	mov	r3, #8192	; 0x2000
400018c8:	e3413050 	movt	r3, #4176	; 0x1050
400018cc:	e3540000 	cmp	r4, #0
400018d0:	1afffffa 	bne	400018c0 <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400018d4:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400018d8:	eb00144c 	bl	40006a10 <CoDisableMmu>
	CoInvalidateMainTlb();
400018dc:	eb0014a4 	bl	40006b74 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400018e0:	eb00145a 	bl	40006a50 <CoDisableBranchPrediction>
400018e4:	e3a02020 	mov	r2, #32
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400018e8:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
400018ec:	e3442400 	movt	r2, #17408	; 0x4400
400018f0:	e2838001 	add	r8, r3, #1
400018f4:	e2830002 	add	r0, r3, #2
400018f8:	e2837003 	add	r7, r3, #3
400018fc:	e2836004 	add	r6, r3, #4
40001900:	e2835005 	add	r5, r3, #5
40001904:	e2834006 	add	r4, r3, #6
40001908:	e283c007 	add	ip, r3, #7
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000190c:	e1a0ea03 	lsl	lr, r3, #20
40001910:	e1a08a08 	lsl	r8, r8, #20
40001914:	e1a00a00 	lsl	r0, r0, #20
40001918:	e1a07a07 	lsl	r7, r7, #20
4000191c:	e1a06a06 	lsl	r6, r6, #20
40001920:	e1a05a05 	lsl	r5, r5, #20
40001924:	e1a04a04 	lsl	r4, r4, #20
40001928:	e1a0ca0c 	lsl	ip, ip, #20
4000192c:	e2833008 	add	r3, r3, #8
40001930:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001934:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001938:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000193c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001940:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001944:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001948:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000194c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001950:	e35300c8 	cmp	r3, #200	; 0xc8
40001954:	e3800002 	orr	r0, r0, #2
40001958:	e1a01002 	mov	r1, r2
4000195c:	e3888002 	orr	r8, r8, #2
40001960:	e3877002 	orr	r7, r7, #2
40001964:	e3866002 	orr	r6, r6, #2
40001968:	e3855002 	orr	r5, r5, #2
4000196c:	e3844002 	orr	r4, r4, #2
40001970:	e38cc002 	orr	ip, ip, #2
40001974:	e38ee002 	orr	lr, lr, #2
40001978:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
4000197c:	f5d2f044 	pld	[r2, #68]	; 0x44
40001980:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001984:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001988:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
4000198c:	e2822020 	add	r2, r2, #32
40001990:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001994:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001998:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
4000199c:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400019a0:	e501c004 	str	ip, [r1, #-4]
400019a4:	1affffd1 	bne	400018f0 <CoStartMmuAndDCache+0xa4>
400019a8:	e28000c8 	add	r0, r0, #200	; 0xc8
400019ac:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400019b0:	e2833001 	add	r3, r3, #1
400019b4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400019b8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400019bc:	e3822002 	orr	r2, r2, #2
400019c0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400019c4:	1afffff8 	bne	400019ac <CoStartMmuAndDCache+0x160>
400019c8:	e3a02fd6 	mov	r2, #856	; 0x358
400019cc:	e3a03000 	mov	r3, #0
400019d0:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400019d4:	e1a00a03 	lsl	r0, r3, #20
400019d8:	e2833008 	add	r3, r3, #8
400019dc:	e3530070 	cmp	r3, #112	; 0x70
400019e0:	e1a08000 	mov	r8, r0
400019e4:	e1a07000 	mov	r7, r0
400019e8:	e1a06000 	mov	r6, r0
400019ec:	e1a05000 	mov	r5, r0
400019f0:	e1a04000 	mov	r4, r0
400019f4:	e1a0e000 	mov	lr, r0
400019f8:	e1a0c000 	mov	ip, r0
400019fc:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001a00:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001a04:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001a08:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001a0c:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001a10:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001a14:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001a18:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001a1c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001a20:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001a24:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001a28:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001a2c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001a30:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001a34:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001a38:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001a3c:	e3800002 	orr	r0, r0, #2
40001a40:	e1a01002 	mov	r1, r2
40001a44:	e3888002 	orr	r8, r8, #2
40001a48:	e3877002 	orr	r7, r7, #2
40001a4c:	e3866002 	orr	r6, r6, #2
40001a50:	e3855002 	orr	r5, r5, #2
40001a54:	e3844002 	orr	r4, r4, #2
40001a58:	e38ee002 	orr	lr, lr, #2
40001a5c:	e38cc002 	orr	ip, ip, #2
40001a60:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001a64:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001a68:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001a6c:	e2630072 	rsb	r0, r3, #114	; 0x72
40001a70:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001a74:	e2822020 	add	r2, r2, #32
40001a78:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001a7c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001a80:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001a84:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001a88:	e501c004 	str	ip, [r1, #-4]
40001a8c:	1affffd0 	bne	400019d4 <CoStartMmuAndDCache+0x188>
40001a90:	e2800070 	add	r0, r0, #112	; 0x70
40001a94:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001a98:	e2833001 	add	r3, r3, #1
40001a9c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001aa0:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001aa4:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001aa8:	e3822002 	orr	r2, r2, #2
40001aac:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001ab0:	1afffff7 	bne	40001a94 <CoStartMmuAndDCache+0x248>
40001ab4:	e3a02e52 	mov	r2, #1312	; 0x520
40001ab8:	e3a03000 	mov	r3, #0
40001abc:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001ac0:	e1a04a03 	lsl	r4, r3, #20
40001ac4:	e2830001 	add	r0, r3, #1
40001ac8:	e2838002 	add	r8, r3, #2
40001acc:	e1a00a00 	lsl	r0, r0, #20
40001ad0:	e2837003 	add	r7, r3, #3
40001ad4:	e1a08a08 	lsl	r8, r8, #20
40001ad8:	e2836005 	add	r6, r3, #5
40001adc:	e1a07a07 	lsl	r7, r7, #20
40001ae0:	e2835006 	add	r5, r3, #6
40001ae4:	e1a06a06 	lsl	r6, r6, #20
40001ae8:	e283c007 	add	ip, r3, #7
40001aec:	e1a05a05 	lsl	r5, r5, #20
40001af0:	e1a0ca0c 	lsl	ip, ip, #20
40001af4:	e1a0e004 	mov	lr, r4
40001af8:	e2833008 	add	r3, r3, #8
40001afc:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001b00:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001b04:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001b08:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40001b0c:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001b10:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001b14:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001b18:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001b1c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b20:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001b24:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b28:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001b2c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b30:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b34:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b38:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b3c:	e3530fae 	cmp	r3, #696	; 0x2b8
40001b40:	e3800002 	orr	r0, r0, #2
40001b44:	e1a01002 	mov	r1, r2
40001b48:	e3888002 	orr	r8, r8, #2
40001b4c:	e3877002 	orr	r7, r7, #2
40001b50:	e3866002 	orr	r6, r6, #2
40001b54:	e3855002 	orr	r5, r5, #2
40001b58:	e38cc002 	orr	ip, ip, #2
40001b5c:	e3844002 	orr	r4, r4, #2
40001b60:	e38ee002 	orr	lr, lr, #2
40001b64:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001b68:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001b6c:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001b70:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001b74:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001b78:	e2822020 	add	r2, r2, #32
40001b7c:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001b80:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001b84:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001b88:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001b8c:	e501c004 	str	ip, [r1, #-4]
40001b90:	1affffca 	bne	40001ac0 <CoStartMmuAndDCache+0x274>
40001b94:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001b98:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001b9c:	e2833001 	add	r3, r3, #1
40001ba0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001ba4:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001ba8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001bac:	e3822002 	orr	r2, r2, #2
40001bb0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001bb4:	1afffff7 	bne	40001b98 <CoStartMmuAndDCache+0x34c>
40001bb8:	e3a03a01 	mov	r3, #4096	; 0x1000
40001bbc:	e3a00c11 	mov	r0, #4352	; 0x1100
40001bc0:	e3443400 	movt	r3, #17408	; 0x4400
40001bc4:	e3440400 	movt	r0, #17408	; 0x4400
40001bc8:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bcc:	e1a01a02 	lsl	r1, r2, #20
40001bd0:	e2822001 	add	r2, r2, #1
40001bd4:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
40001bd8:	e3811b87 	orr	r1, r1, #138240	; 0x21c00
40001bdc:	e381100e 	orr	r1, r1, #14
40001be0:	e4831004 	str	r1, [r3], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001be4:	e1530000 	cmp	r3, r0
40001be8:	1afffff7 	bne	40001bcc <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bec:	e3a03a01 	mov	r3, #4096	; 0x1000
40001bf0:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001bf4:	e3443400 	movt	r3, #17408	; 0x4400
40001bf8:	e3441402 	movt	r1, #17410	; 0x4402
40001bfc:	e3012124 	movw	r2, #4388	; 0x1124
40001c00:	e5831100 	str	r1, [r3, #256]	; 0x100
40001c04:	e3442400 	movt	r2, #17408	; 0x4400
40001c08:	e3a03000 	mov	r3, #0
40001c0c:	e1a00a03 	lsl	r0, r3, #20
40001c10:	e2833008 	add	r3, r3, #8
40001c14:	e3530068 	cmp	r3, #104	; 0x68
40001c18:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40001c1c:	e1a01002 	mov	r1, r2
40001c20:	e1a08000 	mov	r8, r0
40001c24:	e1a07000 	mov	r7, r0
40001c28:	e1a06000 	mov	r6, r0
40001c2c:	e1a05000 	mov	r5, r0
40001c30:	e1a04000 	mov	r4, r0
40001c34:	e1a0e000 	mov	lr, r0
40001c38:	e1a0c000 	mov	ip, r0
40001c3c:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001c40:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001c44:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001c48:	e2866501 	add	r6, r6, #4194304	; 0x400000
40001c4c:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001c50:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001c54:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40001c58:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40001c5c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001c60:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001c64:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001c68:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001c6c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001c70:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001c74:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001c78:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001c7c:	e3800002 	orr	r0, r0, #2
40001c80:	e3888002 	orr	r8, r8, #2
40001c84:	e3877002 	orr	r7, r7, #2
40001c88:	e3866002 	orr	r6, r6, #2
40001c8c:	e3855002 	orr	r5, r5, #2
40001c90:	e3844002 	orr	r4, r4, #2
40001c94:	e38ee002 	orr	lr, lr, #2
40001c98:	e38cc002 	orr	ip, ip, #2
40001c9c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001ca0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001ca4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001ca8:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001cac:	e263006f 	rsb	r0, r3, #111	; 0x6f
40001cb0:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001cb4:	e2822020 	add	r2, r2, #32
40001cb8:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001cbc:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001cc0:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001cc4:	e501c004 	str	ip, [r1, #-4]
40001cc8:	1affffcf 	bne	40001c0c <CoStartMmuAndDCache+0x3c0>
40001ccc:	e0810100 	add	r0, r1, r0, lsl #2
40001cd0:	e1a02a03 	lsl	r2, r3, #20
40001cd4:	e2833001 	add	r3, r3, #1
40001cd8:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001cdc:	e2822601 	add	r2, r2, #1048576	; 0x100000
40001ce0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001ce4:	e3822002 	orr	r2, r2, #2
40001ce8:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001cec:	e1510000 	cmp	r1, r0
40001cf0:	1afffff6 	bne	40001cd0 <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001cf4:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001cf8:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001cfc:	e3443400 	movt	r3, #17408	; 0x4400
40001d00:	e3a02a01 	mov	r2, #4096	; 0x1000
40001d04:	e3442400 	movt	r2, #17408	; 0x4400
40001d08:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40001d0c:	e1a0900a 	mov	r9, sl
40001d10:	e1a0800a 	mov	r8, sl
40001d14:	e1a0700a 	mov	r7, sl
40001d18:	e1a0600a 	mov	r6, sl
40001d1c:	e1a0500a 	mov	r5, sl
40001d20:	e1a0400a 	mov	r4, sl
40001d24:	e1a0e00a 	mov	lr, sl
40001d28:	e1a0c00a 	mov	ip, sl
40001d2c:	e1a0000a 	mov	r0, sl
40001d30:	e1a0100a 	mov	r1, sl
40001d34:	e1a0300a 	mov	r3, sl
40001d38:	e344ab00 	movt	sl, #19200	; 0x4b00
40001d3c:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40001d40:	e3445b50 	movt	r5, #19280	; 0x4b50
40001d44:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40001d48:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001d4c:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40001d50:	e3444b60 	movt	r4, #19296	; 0x4b60
40001d54:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40001d58:	e344abc0 	movt	sl, #19392	; 0x4bc0
40001d5c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001d60:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001d64:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40001d68:	e3449b10 	movt	r9, #19216	; 0x4b10
40001d6c:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40001d70:	e3448b20 	movt	r8, #19232	; 0x4b20
40001d74:	e3447b30 	movt	r7, #19248	; 0x4b30
40001d78:	e3446b40 	movt	r6, #19264	; 0x4b40
40001d7c:	e344eb70 	movt	lr, #19312	; 0x4b70
40001d80:	e344cb80 	movt	ip, #19328	; 0x4b80
40001d84:	e3440b90 	movt	r0, #19344	; 0x4b90
40001d88:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001d8c:	e1a04005 	mov	r4, r5
40001d90:	e1a0a003 	mov	sl, r3
40001d94:	e3445c10 	movt	r5, #19472	; 0x4c10
40001d98:	e3443c70 	movt	r3, #19568	; 0x4c70
40001d9c:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40001da0:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001da4:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40001da8:	e1a08009 	mov	r8, r9
40001dac:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40001db0:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001db4:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40001db8:	e1a06007 	mov	r6, r7
40001dbc:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40001dc0:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001dc4:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40001dc8:	e1a0c00e 	mov	ip, lr
40001dcc:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40001dd0:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001dd4:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40001dd8:	e1a01000 	mov	r1, r0
40001ddc:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40001de0:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40001de4:	e5825304 	str	r5, [r2, #772]	; 0x304
40001de8:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001dec:	e1a03005 	mov	r3, r5
40001df0:	e3448be0 	movt	r8, #19424	; 0x4be0
40001df4:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40001df8:	e3446c00 	movt	r6, #19456	; 0x4c00
40001dfc:	e3444c20 	movt	r4, #19488	; 0x4c20
40001e00:	e344ec30 	movt	lr, #19504	; 0x4c30
40001e04:	e344cc40 	movt	ip, #19520	; 0x4c40
40001e08:	e3440c50 	movt	r0, #19536	; 0x4c50
40001e0c:	e3441c60 	movt	r1, #19552	; 0x4c60
40001e10:	e3443ce0 	movt	r3, #19680	; 0x4ce0
40001e14:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40001e18:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001e1c:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40001e20:	e1a08009 	mov	r8, r9
40001e24:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001e28:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001e2c:	e5826300 	str	r6, [r2, #768]	; 0x300
40001e30:	e1a06007 	mov	r6, r7
40001e34:	e5824308 	str	r4, [r2, #776]	; 0x308
40001e38:	e344ac80 	movt	sl, #19584	; 0x4c80
40001e3c:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40001e40:	e3449c90 	movt	r9, #19600	; 0x4c90
40001e44:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001e48:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40001e4c:	e582c310 	str	ip, [r2, #784]	; 0x310
40001e50:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40001e54:	e5820314 	str	r0, [r2, #788]	; 0x314
40001e58:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001e5c:	e5821318 	str	r1, [r2, #792]	; 0x318
40001e60:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001e64:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001e68:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001e6c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001e70:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001e74:	e582a320 	str	sl, [r2, #800]	; 0x320
40001e78:	e1a0c00e 	mov	ip, lr
40001e7c:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001e80:	e1a01000 	mov	r1, r0
40001e84:	e5829324 	str	r9, [r2, #804]	; 0x324
40001e88:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001e8c:	e5828328 	str	r8, [r2, #808]	; 0x328
40001e90:	e1a0a004 	mov	sl, r4
40001e94:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001e98:	e1a08009 	mov	r8, r9
40001e9c:	e5826330 	str	r6, [r2, #816]	; 0x330
40001ea0:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001ea4:	e5825334 	str	r5, [r2, #820]	; 0x334
40001ea8:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001eac:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001eb0:	e344cd00 	movt	ip, #19712	; 0x4d00
40001eb4:	e3440d10 	movt	r0, #19728	; 0x4d10
40001eb8:	e3441d20 	movt	r1, #19744	; 0x4d20
40001ebc:	e3444d30 	movt	r4, #19760	; 0x4d30
40001ec0:	e344ad40 	movt	sl, #19776	; 0x4d40
40001ec4:	e3449d50 	movt	r9, #19792	; 0x4d50
40001ec8:	e3448d60 	movt	r8, #19808	; 0x4d60
40001ecc:	e3447d70 	movt	r7, #19824	; 0x4d70
40001ed0:	e5823338 	str	r3, [r2, #824]	; 0x338
40001ed4:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001ed8:	e3a06000 	mov	r6, #0
40001edc:	e582c340 	str	ip, [r2, #832]	; 0x340
40001ee0:	e5820344 	str	r0, [r2, #836]	; 0x344
40001ee4:	e5821348 	str	r1, [r2, #840]	; 0x348
40001ee8:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001eec:	e582a350 	str	sl, [r2, #848]	; 0x350
40001ef0:	e5829354 	str	r9, [r2, #852]	; 0x354
40001ef4:	e5828358 	str	r8, [r2, #856]	; 0x358
40001ef8:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001efc:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001f00:	e1a01a06 	lsl	r1, r6, #20
40001f04:	e2866008 	add	r6, r6, #8
40001f08:	e3560e32 	cmp	r6, #800	; 0x320
40001f0c:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001f10:	e1a02003 	mov	r2, r3
40001f14:	e1a08001 	mov	r8, r1
40001f18:	e1a07001 	mov	r7, r1
40001f1c:	e1a05001 	mov	r5, r1
40001f20:	e1a04001 	mov	r4, r1
40001f24:	e1a0e001 	mov	lr, r1
40001f28:	e1a0c001 	mov	ip, r1
40001f2c:	e1a00001 	mov	r0, r1
40001f30:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001f34:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001f38:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001f3c:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001f40:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001f44:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001f48:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001f4c:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001f50:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001f54:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001f58:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001f5c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001f60:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001f64:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001f68:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001f6c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001f70:	e3811002 	orr	r1, r1, #2
40001f74:	e3888002 	orr	r8, r8, #2
40001f78:	e3877002 	orr	r7, r7, #2
40001f7c:	e3855002 	orr	r5, r5, #2
40001f80:	e3844002 	orr	r4, r4, #2
40001f84:	e38ee002 	orr	lr, lr, #2
40001f88:	e38cc002 	orr	ip, ip, #2
40001f8c:	e3800002 	orr	r0, r0, #2
40001f90:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001f94:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001f98:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001f9c:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001fa0:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001fa4:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001fa8:	e2833020 	add	r3, r3, #32
40001fac:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001fb0:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001fb4:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001fb8:	e5020004 	str	r0, [r2, #-4]
40001fbc:	1affffcf 	bne	40001f00 <CoStartMmuAndDCache+0x6b4>
40001fc0:	e0821101 	add	r1, r2, r1, lsl #2
40001fc4:	e1a03a06 	lsl	r3, r6, #20
40001fc8:	e2866001 	add	r6, r6, #1
40001fcc:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001fd0:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001fd4:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001fd8:	e3833002 	orr	r3, r3, #2
40001fdc:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40001fe0:	e1520001 	cmp	r2, r1
40001fe4:	1afffff6 	bne	40001fc4 <CoStartMmuAndDCache+0x778>
40001fe8:	e3022020 	movw	r2, #8224	; 0x2020
40001fec:	e3a03000 	mov	r3, #0
40001ff0:	e3442400 	movt	r2, #17408	; 0x4400
40001ff4:	e30097f8 	movw	r9, #2040	; 0x7f8
40001ff8:	e2838001 	add	r8, r3, #1
40001ffc:	e2830002 	add	r0, r3, #2
40002000:	e2837003 	add	r7, r3, #3
40002004:	e2836004 	add	r6, r3, #4
40002008:	e2835005 	add	r5, r3, #5
4000200c:	e2834006 	add	r4, r3, #6
40002010:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002014:	e1a0ea03 	lsl	lr, r3, #20
40002018:	e1a08a08 	lsl	r8, r8, #20
4000201c:	e1a00a00 	lsl	r0, r0, #20
40002020:	e1a07a07 	lsl	r7, r7, #20
40002024:	e1a06a06 	lsl	r6, r6, #20
40002028:	e1a05a05 	lsl	r5, r5, #20
4000202c:	e1a04a04 	lsl	r4, r4, #20
40002030:	e1a0ca0c 	lsl	ip, ip, #20
40002034:	e2833008 	add	r3, r3, #8
40002038:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
4000203c:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40002040:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002044:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002048:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
4000204c:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40002050:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002054:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40002058:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000205c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002060:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002064:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002068:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000206c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002070:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002074:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002078:	e1530009 	cmp	r3, r9
4000207c:	e3800002 	orr	r0, r0, #2
40002080:	e1a01002 	mov	r1, r2
40002084:	e3888002 	orr	r8, r8, #2
40002088:	e3877002 	orr	r7, r7, #2
4000208c:	e3866002 	orr	r6, r6, #2
40002090:	e3855002 	orr	r5, r5, #2
40002094:	e3844002 	orr	r4, r4, #2
40002098:	e38cc002 	orr	ip, ip, #2
4000209c:	e38ee002 	orr	lr, lr, #2
400020a0:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400020a4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400020a8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400020ac:	e2630b02 	rsb	r0, r3, #2048	; 0x800
400020b0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400020b4:	e2822020 	add	r2, r2, #32
400020b8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400020bc:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400020c0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400020c4:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400020c8:	e501c004 	str	ip, [r1, #-4]
400020cc:	1affffc9 	bne	40001ff8 <CoStartMmuAndDCache+0x7ac>
400020d0:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
400020d4:	e2800008 	add	r0, r0, #8
400020d8:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400020dc:	e2833001 	add	r3, r3, #1
400020e0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400020e4:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
400020e8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400020ec:	e3822002 	orr	r2, r2, #2
400020f0:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400020f4:	1afffff7 	bne	400020d8 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
400020f8:	e3a00048 	mov	r0, #72	; 0x48
400020fc:	e3440400 	movt	r0, #17408	; 0x4400
40002100:	eb00125e 	bl	40006a80 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40002104:	e3050551 	movw	r0, #21841	; 0x5551
40002108:	e3450555 	movt	r0, #21845	; 0x5555
4000210c:	eb001263 	bl	40006aa0 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40002110:	eb00123a 	bl	40006a00 <CoEnableMmu>
	CoEnableICache();
40002114:	eb0011e8 	bl	400068bc <CoEnableICache>
	CoEnableDCache();
40002118:	eb0011f5 	bl	400068f4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
4000211c:	e24bd028 	sub	sp, fp, #40	; 0x28
40002120:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002124:	ea001245 	b	40006a40 <CoEnableBranchPrediction>

40002128 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40002128:	e1a0c00d 	mov	ip, sp
4000212c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40002130:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40002134:	eb0011e7 	bl	400068d8 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40002138:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
4000213c:	eb0011f0 	bl	40006904 <CoDisableDCache>
	CoDisableMmu();
40002140:	eb001232 	bl	40006a10 <CoDisableMmu>
40002144:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40002148:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000214c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002150:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002154:	eb001261 	bl	40006ae0 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002158:	e3540c01 	cmp	r4, #256	; 0x100
4000215c:	1afffffa 	bne	4000214c <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40002160:	e2866001 	add	r6, r6, #1
40002164:	e3560004 	cmp	r6, #4
40002168:	1afffff5 	bne	40002144 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
4000216c:	eb001250 	bl	40006ab4 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40002170:	eb0011cd 	bl	400068ac <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40002174:	e3a01000 	mov	r1, #0
40002178:	e3e00014 	mvn	r0, #20
4000217c:	e1a02001 	mov	r2, r1
40002180:	e1a03001 	mov	r3, r1
40002184:	eb0011b0 	bl	4000684c <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40002188:	e3a01000 	mov	r1, #0
4000218c:	e3e00017 	mvn	r0, #23
40002190:	e1a02001 	mov	r2, r1
40002194:	e1a03001 	mov	r3, r1
40002198:	eb0011ab 	bl	4000684c <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
4000219c:	eb001274 	bl	40006b74 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400021a0:	eb00122a 	bl	40006a50 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
400021a4:	ebfff962 	bl	40000734 <CoTTSet_L1L2>

	CoEnableMmu();
400021a8:	eb001214 	bl	40006a00 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400021ac:	e3a03007 	mov	r3, #7
400021b0:	e3e00015 	mvn	r0, #21
400021b4:	e3443100 	movt	r3, #16640	; 0x4100
400021b8:	e3a01e11 	mov	r1, #272	; 0x110
400021bc:	e3a02e12 	mov	r2, #288	; 0x120
400021c0:	eb0011a1 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400021c4:	e3a01000 	mov	r1, #0
400021c8:	e3a02001 	mov	r2, #1
400021cc:	e1a03001 	mov	r3, r1
400021d0:	e3472e47 	movt	r2, #32327	; 0x7e47
400021d4:	e3e00016 	mvn	r0, #22
400021d8:	eb00119b 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400021dc:	e3a02000 	mov	r2, #0
400021e0:	e3e00014 	mvn	r0, #20
400021e4:	e1a03002 	mov	r3, r2
400021e8:	e3a01001 	mov	r1, #1
400021ec:	eb001196 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400021f0:	eb0011a9 	bl	4000689c <CoEnableL2PrefetchHint>
	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	//CoEnableICache();
	CoEnableDCache();
400021f4:	eb0011be 	bl	400068f4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
400021f8:	e24bd01c 	sub	sp, fp, #28
400021fc:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	//CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002200:	ea00120e 	b	40006a40 <CoEnableBranchPrediction>

40002204 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40002204:	e1a0c00d 	mov	ip, sp
40002208:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
4000220c:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40002210:	eb0011b0 	bl	400068d8 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40002214:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40002218:	eb0011b9 	bl	40006904 <CoDisableDCache>
4000221c:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40002220:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40002224:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002228:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000222c:	eb00123f 	bl	40006b30 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40002230:	e3540c01 	cmp	r4, #256	; 0x100
40002234:	1afffffa 	bne	40002224 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40002238:	e2866001 	add	r6, r6, #1
4000223c:	e3560004 	cmp	r6, #4
40002240:	1afffff5 	bne	4000221c <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40002244:	eb00121a 	bl	40006ab4 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40002248:	eb001197 	bl	400068ac <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000224c:	e3a01000 	mov	r1, #0
40002250:	e3e00014 	mvn	r0, #20
40002254:	e1a02001 	mov	r2, r1
40002258:	e1a03001 	mov	r3, r1
4000225c:	eb00117a 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002260:	e3a03a02 	mov	r3, #8192	; 0x2000
40002264:	e30f1fff 	movw	r1, #65535	; 0xffff
40002268:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000226c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40002270:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40002274:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40002278:	e3a03a02 	mov	r3, #8192	; 0x2000
4000227c:	e3413050 	movt	r3, #4176	; 0x1050
40002280:	e3540000 	cmp	r4, #0
40002284:	1afffffa 	bne	40002274 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40002288:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000228c:	eb0011df 	bl	40006a10 <CoDisableMmu>
	CoInvalidateMainTlb();
40002290:	eb001237 	bl	40006b74 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40002294:	eb0011ed 	bl	40006a50 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40002298:	ebfff925 	bl	40000734 <CoTTSet_L1L2>

	CoEnableMmu();
4000229c:	eb0011d7 	bl	40006a00 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400022a0:	e3a03007 	mov	r3, #7
400022a4:	e3e00015 	mvn	r0, #21
400022a8:	e3443100 	movt	r3, #16640	; 0x4100
400022ac:	e3a01e11 	mov	r1, #272	; 0x110
400022b0:	e3a02e12 	mov	r2, #288	; 0x120
400022b4:	eb001164 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400022b8:	e3a02001 	mov	r2, #1
400022bc:	e1a01004 	mov	r1, r4
400022c0:	e1a03004 	mov	r3, r4
400022c4:	e3e00016 	mvn	r0, #22
400022c8:	e3472e47 	movt	r2, #32327	; 0x7e47
400022cc:	eb00115e 	bl	4000684c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400022d0:	e1a02004 	mov	r2, r4
400022d4:	e3e00014 	mvn	r0, #20
400022d8:	e1a03004 	mov	r3, r4
400022dc:	e3a01001 	mov	r1, #1
400022e0:	eb001159 	bl	4000684c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400022e4:	eb00116c 	bl	4000689c <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
400022e8:	eb001173 	bl	400068bc <CoEnableICache>
	CoEnableDCache();
400022ec:	eb001180 	bl	400068f4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
400022f0:	e24bd01c 	sub	sp, fp, #28
400022f4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
400022f8:	ea0011d0 	b	40006a40 <CoEnableBranchPrediction>

400022fc <CoTTSet_L1L2_app1>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
400022fc:	e1a0c00d 	mov	ip, sp
40002300:	e3a02020 	mov	r2, #32
40002304:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002308:	e24cb004 	sub	fp, ip, #4
4000230c:	e24dd014 	sub	sp, sp, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002310:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

void CoTTSet_L1L2_app1(void)
{
40002314:	e3442408 	movt	r2, #17416	; 0x4408
40002318:	e2838001 	add	r8, r3, #1
4000231c:	e2830002 	add	r0, r3, #2
40002320:	e2837003 	add	r7, r3, #3
40002324:	e2836004 	add	r6, r3, #4
40002328:	e2835005 	add	r5, r3, #5
4000232c:	e2834006 	add	r4, r3, #6
40002330:	e283c007 	add	ip, r3, #7

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002334:	e1a0ea03 	lsl	lr, r3, #20
40002338:	e1a08a08 	lsl	r8, r8, #20
4000233c:	e1a00a00 	lsl	r0, r0, #20
40002340:	e1a07a07 	lsl	r7, r7, #20
40002344:	e1a06a06 	lsl	r6, r6, #20
40002348:	e1a05a05 	lsl	r5, r5, #20
4000234c:	e1a04a04 	lsl	r4, r4, #20
40002350:	e1a0ca0c 	lsl	ip, ip, #20
40002354:	e2833008 	add	r3, r3, #8
40002358:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000235c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002360:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002364:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002368:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000236c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002370:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002374:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002378:	e35300c8 	cmp	r3, #200	; 0xc8
4000237c:	e3800002 	orr	r0, r0, #2
40002380:	e1a01002 	mov	r1, r2
40002384:	e3888002 	orr	r8, r8, #2
40002388:	e3877002 	orr	r7, r7, #2
4000238c:	e3866002 	orr	r6, r6, #2
40002390:	e3855002 	orr	r5, r5, #2
40002394:	e3844002 	orr	r4, r4, #2
40002398:	e38cc002 	orr	ip, ip, #2
4000239c:	e38ee002 	orr	lr, lr, #2
400023a0:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400023a4:	f5d2f044 	pld	[r2, #68]	; 0x44
400023a8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400023ac:	e26300ce 	rsb	r0, r3, #206	; 0xce
400023b0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400023b4:	e2822020 	add	r2, r2, #32
400023b8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400023bc:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400023c0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400023c4:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400023c8:	e501c004 	str	ip, [r1, #-4]
400023cc:	1affffd1 	bne	40002318 <CoTTSet_L1L2_app1+0x1c>
400023d0:	e0810100 	add	r0, r1, r0, lsl #2
400023d4:	e1a02a03 	lsl	r2, r3, #20
400023d8:	e2833001 	add	r3, r3, #1
400023dc:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400023e0:	e3822002 	orr	r2, r2, #2
400023e4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400023e8:	e1510000 	cmp	r1, r0
400023ec:	1afffff8 	bne	400023d4 <CoTTSet_L1L2_app1+0xd8>
400023f0:	e3a02fd6 	mov	r2, #856	; 0x358
400023f4:	e3a03000 	mov	r3, #0
400023f8:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400023fc:	e1a00a03 	lsl	r0, r3, #20
40002400:	e2833008 	add	r3, r3, #8
40002404:	e3530070 	cmp	r3, #112	; 0x70
40002408:	e1a08000 	mov	r8, r0
4000240c:	e1a07000 	mov	r7, r0
40002410:	e1a06000 	mov	r6, r0
40002414:	e1a05000 	mov	r5, r0
40002418:	e1a04000 	mov	r4, r0
4000241c:	e1a0e000 	mov	lr, r0
40002420:	e1a0c000 	mov	ip, r0
40002424:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40002428:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
4000242c:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40002430:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40002434:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40002438:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
4000243c:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40002440:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40002444:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40002448:	e3888b03 	orr	r8, r8, #3072	; 0xc00
4000244c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40002450:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40002454:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002458:	e3844b03 	orr	r4, r4, #3072	; 0xc00
4000245c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40002460:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40002464:	e3800002 	orr	r0, r0, #2
40002468:	e1a01002 	mov	r1, r2
4000246c:	e3888002 	orr	r8, r8, #2
40002470:	e3877002 	orr	r7, r7, #2
40002474:	e3866002 	orr	r6, r6, #2
40002478:	e3855002 	orr	r5, r5, #2
4000247c:	e3844002 	orr	r4, r4, #2
40002480:	e38ee002 	orr	lr, lr, #2
40002484:	e38cc002 	orr	ip, ip, #2
40002488:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
4000248c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002490:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40002494:	e2630072 	rsb	r0, r3, #114	; 0x72
40002498:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
4000249c:	e2822020 	add	r2, r2, #32
400024a0:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400024a4:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400024a8:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400024ac:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400024b0:	e501c004 	str	ip, [r1, #-4]
400024b4:	1affffd0 	bne	400023fc <CoTTSet_L1L2_app1+0x100>
400024b8:	e2800070 	add	r0, r0, #112	; 0x70
400024bc:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400024c0:	e2833001 	add	r3, r3, #1
400024c4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400024c8:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400024cc:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400024d0:	e3822002 	orr	r2, r2, #2
400024d4:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400024d8:	1afffff7 	bne	400024bc <CoTTSet_L1L2_app1+0x1c0>
400024dc:	e3a02e52 	mov	r2, #1312	; 0x520
400024e0:	e3a03000 	mov	r3, #0
400024e4:	e3442408 	movt	r2, #17416	; 0x4408
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400024e8:	e1a04a03 	lsl	r4, r3, #20
400024ec:	e2830001 	add	r0, r3, #1
400024f0:	e2838002 	add	r8, r3, #2
400024f4:	e1a00a00 	lsl	r0, r0, #20
400024f8:	e2837003 	add	r7, r3, #3
400024fc:	e1a08a08 	lsl	r8, r8, #20
40002500:	e2836005 	add	r6, r3, #5
40002504:	e1a07a07 	lsl	r7, r7, #20
40002508:	e2835006 	add	r5, r3, #6
4000250c:	e1a06a06 	lsl	r6, r6, #20
40002510:	e283c007 	add	ip, r3, #7
40002514:	e1a05a05 	lsl	r5, r5, #20
40002518:	e1a0ca0c 	lsl	ip, ip, #20
4000251c:	e1a0e004 	mov	lr, r4
40002520:	e2833008 	add	r3, r3, #8
40002524:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40002528:	e2888305 	add	r8, r8, #335544320	; 0x14000000
4000252c:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40002530:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40002534:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40002538:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
4000253c:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40002540:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40002544:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002548:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000254c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002550:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002554:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002558:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000255c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002560:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002564:	e3530fae 	cmp	r3, #696	; 0x2b8
40002568:	e3800002 	orr	r0, r0, #2
4000256c:	e1a01002 	mov	r1, r2
40002570:	e3888002 	orr	r8, r8, #2
40002574:	e3877002 	orr	r7, r7, #2
40002578:	e3866002 	orr	r6, r6, #2
4000257c:	e3855002 	orr	r5, r5, #2
40002580:	e38cc002 	orr	ip, ip, #2
40002584:	e3844002 	orr	r4, r4, #2
40002588:	e38ee002 	orr	lr, lr, #2
4000258c:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40002590:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002594:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40002598:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
4000259c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400025a0:	e2822020 	add	r2, r2, #32
400025a4:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400025a8:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400025ac:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400025b0:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400025b4:	e501c004 	str	ip, [r1, #-4]
400025b8:	1affffca 	bne	400024e8 <CoTTSet_L1L2_app1+0x1ec>
400025bc:	e2800fae 	add	r0, r0, #696	; 0x2b8
400025c0:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025c4:	e2833001 	add	r3, r3, #1
400025c8:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025cc:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400025d0:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400025d4:	e3822002 	orr	r2, r2, #2
400025d8:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
400025dc:	1afffff7 	bne	400025c0 <CoTTSet_L1L2_app1+0x2c4>
400025e0:	e3a02a01 	mov	r2, #4096	; 0x1000
400025e4:	e3a00c11 	mov	r0, #4352	; 0x1100
400025e8:	e3442408 	movt	r2, #17416	; 0x4408
400025ec:	e3440408 	movt	r0, #17416	; 0x4408
400025f0:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400025f4:	e1a03a01 	lsl	r3, r1, #20
400025f8:	e2811001 	add	r1, r1, #1
400025fc:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40002600:	e3833b03 	orr	r3, r3, #3072	; 0xc00
40002604:	e3833002 	orr	r3, r3, #2
40002608:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
4000260c:	e1520000 	cmp	r2, r0
40002610:	1afffff7 	bne	400025f4 <CoTTSet_L1L2_app1+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002614:	e3a03a01 	mov	r3, #4096	; 0x1000
40002618:	e3011c0e 	movw	r1, #7182	; 0x1c0e
4000261c:	e3443408 	movt	r3, #17416	; 0x4408
40002620:	e3441402 	movt	r1, #17410	; 0x4402
40002624:	e3012124 	movw	r2, #4388	; 0x1124
40002628:	e5831100 	str	r1, [r3, #256]	; 0x100
4000262c:	e3442408 	movt	r2, #17416	; 0x4408
40002630:	e3a03000 	mov	r3, #0
40002634:	e1a00a03 	lsl	r0, r3, #20
40002638:	e2833008 	add	r3, r3, #8
4000263c:	e3530068 	cmp	r3, #104	; 0x68
40002640:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40002644:	e1a01002 	mov	r1, r2
40002648:	e1a08000 	mov	r8, r0
4000264c:	e1a07000 	mov	r7, r0
40002650:	e1a06000 	mov	r6, r0
40002654:	e1a05000 	mov	r5, r0
40002658:	e1a04000 	mov	r4, r0
4000265c:	e1a0e000 	mov	lr, r0
40002660:	e1a0c000 	mov	ip, r0
40002664:	e2888602 	add	r8, r8, #2097152	; 0x200000
40002668:	e2800601 	add	r0, r0, #1048576	; 0x100000
4000266c:	e2877603 	add	r7, r7, #3145728	; 0x300000
40002670:	e2866501 	add	r6, r6, #4194304	; 0x400000
40002674:	e2855605 	add	r5, r5, #5242880	; 0x500000
40002678:	e2844606 	add	r4, r4, #6291456	; 0x600000
4000267c:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40002680:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40002684:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40002688:	e3888b03 	orr	r8, r8, #3072	; 0xc00
4000268c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40002690:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40002694:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40002698:	e3844b03 	orr	r4, r4, #3072	; 0xc00
4000269c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400026a0:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400026a4:	e3800002 	orr	r0, r0, #2
400026a8:	e3888002 	orr	r8, r8, #2
400026ac:	e3877002 	orr	r7, r7, #2
400026b0:	e3866002 	orr	r6, r6, #2
400026b4:	e3855002 	orr	r5, r5, #2
400026b8:	e3844002 	orr	r4, r4, #2
400026bc:	e38ee002 	orr	lr, lr, #2
400026c0:	e38cc002 	orr	ip, ip, #2
400026c4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400026c8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400026cc:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400026d0:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400026d4:	e263006f 	rsb	r0, r3, #111	; 0x6f
400026d8:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
400026dc:	e2822020 	add	r2, r2, #32
400026e0:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400026e4:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400026e8:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400026ec:	e501c004 	str	ip, [r1, #-4]
400026f0:	1affffcf 	bne	40002634 <CoTTSet_L1L2_app1+0x338>
400026f4:	e0810100 	add	r0, r1, r0, lsl #2
400026f8:	e1a02a03 	lsl	r2, r3, #20
400026fc:	e2833001 	add	r3, r3, #1
40002700:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40002704:	e2822601 	add	r2, r2, #1048576	; 0x100000
40002708:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000270c:	e3822002 	orr	r2, r2, #2
40002710:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002714:	e1510000 	cmp	r1, r0
40002718:	1afffff6 	bne	400026f8 <CoTTSet_L1L2_app1+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000271c:	e3a03d4e 	mov	r3, #4992	; 0x1380
40002720:	e300ac0a 	movw	sl, #3082	; 0xc0a
40002724:	e3443408 	movt	r3, #17416	; 0x4408
40002728:	e3a02a01 	mov	r2, #4096	; 0x1000
4000272c:	e3442408 	movt	r2, #17416	; 0x4408
40002730:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40002734:	e1a0900a 	mov	r9, sl
40002738:	e1a0800a 	mov	r8, sl
4000273c:	e1a0700a 	mov	r7, sl
40002740:	e1a0600a 	mov	r6, sl
40002744:	e1a0500a 	mov	r5, sl
40002748:	e1a0400a 	mov	r4, sl
4000274c:	e1a0e00a 	mov	lr, sl
40002750:	e1a0c00a 	mov	ip, sl
40002754:	e1a0000a 	mov	r0, sl
40002758:	e1a0100a 	mov	r1, sl
4000275c:	e1a0300a 	mov	r3, sl
40002760:	e344ab00 	movt	sl, #19200	; 0x4b00
40002764:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40002768:	e3445b50 	movt	r5, #19280	; 0x4b50
4000276c:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40002770:	e300ac0a 	movw	sl, #3082	; 0xc0a
40002774:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40002778:	e3449b10 	movt	r9, #19216	; 0x4b10
4000277c:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40002780:	e3447b30 	movt	r7, #19248	; 0x4b30
40002784:	e3444b60 	movt	r4, #19296	; 0x4b60
40002788:	e344eb70 	movt	lr, #19312	; 0x4b70
4000278c:	e3440b90 	movt	r0, #19344	; 0x4b90
40002790:	e344abc0 	movt	sl, #19392	; 0x4bc0
40002794:	e3005c0a 	movw	r5, #3082	; 0xc0a
40002798:	e3003c0a 	movw	r3, #3082	; 0xc0a
4000279c:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
400027a0:	e3448b20 	movt	r8, #19232	; 0x4b20
400027a4:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
400027a8:	e3446b40 	movt	r6, #19264	; 0x4b40
400027ac:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
400027b0:	e344cb80 	movt	ip, #19328	; 0x4b80
400027b4:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
400027b8:	e3441ba0 	movt	r1, #19360	; 0x4ba0
400027bc:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
400027c0:	e3009c0a 	movw	r9, #3082	; 0xc0a
400027c4:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
400027c8:	e3007c0a 	movw	r7, #3082	; 0xc0a
400027cc:	e1a04005 	mov	r4, r5
400027d0:	e300ec0a 	movw	lr, #3082	; 0xc0a
400027d4:	e3000c0a 	movw	r0, #3082	; 0xc0a
400027d8:	e1a0a003 	mov	sl, r3
400027dc:	e3443c70 	movt	r3, #19568	; 0x4c70
400027e0:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
400027e4:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
400027e8:	e1a08009 	mov	r8, r9
400027ec:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
400027f0:	e1a06007 	mov	r6, r7
400027f4:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
400027f8:	e3444c20 	movt	r4, #19488	; 0x4c20
400027fc:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40002800:	e1a0c00e 	mov	ip, lr
40002804:	e1a01000 	mov	r1, r0
40002808:	e3003c0a 	movw	r3, #3082	; 0xc0a
4000280c:	e5824308 	str	r4, [r2, #776]	; 0x308
40002810:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40002814:	e3448be0 	movt	r8, #19424	; 0x4be0
40002818:	e3447bf0 	movt	r7, #19440	; 0x4bf0
4000281c:	e3446c00 	movt	r6, #19456	; 0x4c00
40002820:	e3445c10 	movt	r5, #19472	; 0x4c10
40002824:	e344ec30 	movt	lr, #19504	; 0x4c30
40002828:	e344cc40 	movt	ip, #19520	; 0x4c40
4000282c:	e3440c50 	movt	r0, #19536	; 0x4c50
40002830:	e3441c60 	movt	r1, #19552	; 0x4c60
40002834:	e1a04003 	mov	r4, r3
40002838:	e3443cd0 	movt	r3, #19664	; 0x4cd0
4000283c:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40002840:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002844:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40002848:	e1a08009 	mov	r8, r9
4000284c:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40002850:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002854:	e5826300 	str	r6, [r2, #768]	; 0x300
40002858:	e1a06007 	mov	r6, r7
4000285c:	e5825304 	str	r5, [r2, #772]	; 0x304
40002860:	e344ac80 	movt	sl, #19584	; 0x4c80
40002864:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40002868:	e3449c90 	movt	r9, #19600	; 0x4c90
4000286c:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40002870:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40002874:	e582c310 	str	ip, [r2, #784]	; 0x310
40002878:	e3447cb0 	movt	r7, #19632	; 0x4cb0
4000287c:	e5820314 	str	r0, [r2, #788]	; 0x314
40002880:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40002884:	e5821318 	str	r1, [r2, #792]	; 0x318
40002888:	e300ec0a 	movw	lr, #3082	; 0xc0a
4000288c:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40002890:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002894:	e582a320 	str	sl, [r2, #800]	; 0x320
40002898:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000289c:	e5829324 	str	r9, [r2, #804]	; 0x324
400028a0:	e3009c0a 	movw	r9, #3082	; 0xc0a
400028a4:	e5828328 	str	r8, [r2, #808]	; 0x328
400028a8:	e1a0c00e 	mov	ip, lr
400028ac:	e582732c 	str	r7, [r2, #812]	; 0x32c
400028b0:	e1a01000 	mov	r1, r0
400028b4:	e5826330 	str	r6, [r2, #816]	; 0x330
400028b8:	e1a0a005 	mov	sl, r5
400028bc:	e582331c 	str	r3, [r2, #796]	; 0x31c
400028c0:	e1a08009 	mov	r8, r9
400028c4:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
400028c8:	e3007c0a 	movw	r7, #3082	; 0xc0a
400028cc:	e3444ce0 	movt	r4, #19680	; 0x4ce0
400028d0:	e344ecf0 	movt	lr, #19696	; 0x4cf0
400028d4:	e344cd00 	movt	ip, #19712	; 0x4d00
400028d8:	e3440d10 	movt	r0, #19728	; 0x4d10
400028dc:	e3441d20 	movt	r1, #19744	; 0x4d20
400028e0:	e3445d30 	movt	r5, #19760	; 0x4d30
400028e4:	e344ad40 	movt	sl, #19776	; 0x4d40
400028e8:	e3449d50 	movt	r9, #19792	; 0x4d50
400028ec:	e3448d60 	movt	r8, #19808	; 0x4d60
400028f0:	e3447d70 	movt	r7, #19824	; 0x4d70
400028f4:	e5823334 	str	r3, [r2, #820]	; 0x334
400028f8:	e3a06000 	mov	r6, #0
400028fc:	e5824338 	str	r4, [r2, #824]	; 0x338
40002900:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40002904:	e582c340 	str	ip, [r2, #832]	; 0x340
40002908:	e5820344 	str	r0, [r2, #836]	; 0x344
4000290c:	e5821348 	str	r1, [r2, #840]	; 0x348
40002910:	e582534c 	str	r5, [r2, #844]	; 0x34c
40002914:	e582a350 	str	sl, [r2, #848]	; 0x350
40002918:	e5829354 	str	r9, [r2, #852]	; 0x354
4000291c:	e5828358 	str	r8, [r2, #856]	; 0x358
40002920:	e582735c 	str	r7, [r2, #860]	; 0x35c
40002924:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40002928:	e1a01a06 	lsl	r1, r6, #20
4000292c:	e2866008 	add	r6, r6, #8
40002930:	e3560e32 	cmp	r6, #800	; 0x320
40002934:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40002938:	e1a02003 	mov	r2, r3
4000293c:	e1a08001 	mov	r8, r1
40002940:	e1a07001 	mov	r7, r1
40002944:	e1a05001 	mov	r5, r1
40002948:	e1a04001 	mov	r4, r1
4000294c:	e1a0e001 	mov	lr, r1
40002950:	e1a0c001 	mov	ip, r1
40002954:	e1a00001 	mov	r0, r1
40002958:	e2888609 	add	r8, r8, #9437184	; 0x900000
4000295c:	e2811502 	add	r1, r1, #8388608	; 0x800000
40002960:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40002964:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40002968:	e2844503 	add	r4, r4, #12582912	; 0xc00000
4000296c:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40002970:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40002974:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40002978:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
4000297c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002980:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002984:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002988:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000298c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002990:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002994:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002998:	e3811002 	orr	r1, r1, #2
4000299c:	e3888002 	orr	r8, r8, #2
400029a0:	e3877002 	orr	r7, r7, #2
400029a4:	e3855002 	orr	r5, r5, #2
400029a8:	e3844002 	orr	r4, r4, #2
400029ac:	e38ee002 	orr	lr, lr, #2
400029b0:	e38cc002 	orr	ip, ip, #2
400029b4:	e3800002 	orr	r0, r0, #2
400029b8:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
400029bc:	f5d3f03c 	pld	[r3, #60]	; 0x3c
400029c0:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
400029c4:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
400029c8:	e2661fca 	rsb	r1, r6, #808	; 0x328
400029cc:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
400029d0:	e2833020 	add	r3, r3, #32
400029d4:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
400029d8:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
400029dc:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
400029e0:	e5020004 	str	r0, [r2, #-4]
400029e4:	1affffcf 	bne	40002928 <CoTTSet_L1L2_app1+0x62c>
400029e8:	e0821101 	add	r1, r2, r1, lsl #2
400029ec:	e1a03a06 	lsl	r3, r6, #20
400029f0:	e2866001 	add	r6, r6, #1
400029f4:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
400029f8:	e2833502 	add	r3, r3, #8388608	; 0x800000
400029fc:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40002a00:	e3833002 	orr	r3, r3, #2
40002a04:	e4823004 	str	r3, [r2], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002a08:	e1520001 	cmp	r2, r1
40002a0c:	1afffff6 	bne	400029ec <CoTTSet_L1L2_app1+0x6f0>
40002a10:	e3022020 	movw	r2, #8224	; 0x2020
40002a14:	e3a03000 	mov	r3, #0
40002a18:	e3442408 	movt	r2, #17416	; 0x4408
40002a1c:	e30097f8 	movw	r9, #2040	; 0x7f8
40002a20:	e2838001 	add	r8, r3, #1
40002a24:	e2830002 	add	r0, r3, #2
40002a28:	e2837003 	add	r7, r3, #3
40002a2c:	e2836004 	add	r6, r3, #4
40002a30:	e2835005 	add	r5, r3, #5
40002a34:	e2834006 	add	r4, r3, #6
40002a38:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002a3c:	e1a0ea03 	lsl	lr, r3, #20
40002a40:	e1a08a08 	lsl	r8, r8, #20
40002a44:	e1a00a00 	lsl	r0, r0, #20
40002a48:	e1a07a07 	lsl	r7, r7, #20
40002a4c:	e1a06a06 	lsl	r6, r6, #20
40002a50:	e1a05a05 	lsl	r5, r5, #20
40002a54:	e1a04a04 	lsl	r4, r4, #20
40002a58:	e1a0ca0c 	lsl	ip, ip, #20
40002a5c:	e2833008 	add	r3, r3, #8
40002a60:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40002a64:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40002a68:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40002a6c:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40002a70:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40002a74:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40002a78:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40002a7c:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40002a80:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40002a84:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40002a88:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40002a8c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40002a90:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40002a94:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40002a98:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40002a9c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40002aa0:	e1530009 	cmp	r3, r9
40002aa4:	e3800002 	orr	r0, r0, #2
40002aa8:	e1a01002 	mov	r1, r2
40002aac:	e3888002 	orr	r8, r8, #2
40002ab0:	e3877002 	orr	r7, r7, #2
40002ab4:	e3866002 	orr	r6, r6, #2
40002ab8:	e3855002 	orr	r5, r5, #2
40002abc:	e3844002 	orr	r4, r4, #2
40002ac0:	e38cc002 	orr	ip, ip, #2
40002ac4:	e38ee002 	orr	lr, lr, #2
40002ac8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002acc:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002ad0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40002ad4:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40002ad8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002adc:	e2822020 	add	r2, r2, #32
40002ae0:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40002ae4:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002ae8:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002aec:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40002af0:	e501c004 	str	ip, [r1, #-4]
40002af4:	1affffc9 	bne	40002a20 <CoTTSet_L1L2_app1+0x724>
40002af8:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40002afc:	e2800008 	add	r0, r0, #8
40002b00:	e1a02a03 	lsl	r2, r3, #20
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002b04:	e2833001 	add	r3, r3, #1
40002b08:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002b0c:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40002b10:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40002b14:	e3822002 	orr	r2, r2, #2
40002b18:	e4812004 	str	r2, [r1], #4
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	pTT = (unsigned int *)0x44080000+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
	for(i=0; i<=nNumOfSec; i++)
40002b1c:	1afffff7 	bne	40002b00 <CoTTSet_L1L2_app1+0x804>
	SetTransTable_app1(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40002b20:	e3a00048 	mov	r0, #72	; 0x48
40002b24:	e3440400 	movt	r0, #17408	; 0x4400
40002b28:	eb000fd4 	bl	40006a80 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40002b2c:	e3050551 	movw	r0, #21841	; 0x5551
40002b30:	e3450555 	movt	r0, #21845	; 0x5555

}
40002b34:	e24bd028 	sub	sp, fp, #40	; 0x28
40002b38:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable_app1(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable_app1(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40002b3c:	ea000fd7 	b	40006aa0 <CoSetDomain>

40002b40 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40002b40:	e3a03000 	mov	r3, #0
40002b44:	e0500003 	subs	r0, r0, r3
40002b48:	e3413049 	movt	r3, #4169	; 0x1049
40002b4c:	13a00001 	movne	r0, #1
40002b50:	e5830000 	str	r0, [r3]
40002b54:	e12fff1e 	bx	lr

40002b58 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40002b58:	e30831b0 	movw	r3, #33200	; 0x81b0
40002b5c:	e3443001 	movt	r3, #16385	; 0x4001
40002b60:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40002b64:	e5831000 	str	r1, [r3]
40002b68:	e12fff1e 	bx	lr

40002b6c <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40002b6c:	e30831b0 	movw	r3, #33200	; 0x81b0
40002b70:	e3443001 	movt	r3, #16385	; 0x4001
40002b74:	e0830100 	add	r0, r3, r0, lsl #2
40002b78:	e5903010 	ldr	r3, [r0, #16]
40002b7c:	e5831000 	str	r1, [r3]
40002b80:	e12fff1e 	bx	lr

40002b84 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002b84:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40002b88:	e30831b0 	movw	r3, #33200	; 0x81b0
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40002b8c:	da000008 	ble	40002bb4 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40002b90:	e1a022c1 	asr	r2, r1, #5
40002b94:	e3443001 	movt	r3, #16385	; 0x4001
40002b98:	e201101f 	and	r1, r1, #31
40002b9c:	e0833102 	add	r3, r3, r2, lsl #2
40002ba0:	e3a02001 	mov	r2, #1
40002ba4:	e1a01112 	lsl	r1, r2, r1
40002ba8:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40002bac:	e5831000 	str	r1, [r3]
40002bb0:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40002bb4:	e3443001 	movt	r3, #16385	; 0x4001
40002bb8:	e3a02001 	mov	r2, #1
40002bbc:	e0833100 	add	r3, r3, r0, lsl #2
40002bc0:	e1a01112 	lsl	r1, r2, r1
40002bc4:	e5933020 	ldr	r3, [r3, #32]
40002bc8:	e5831000 	str	r1, [r3]
40002bcc:	e12fff1e 	bx	lr

40002bd0 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002bd0:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40002bd4:	e30831b0 	movw	r3, #33200	; 0x81b0
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002bd8:	da000008 	ble	40002c00 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002bdc:	e1a022c1 	asr	r2, r1, #5
40002be0:	e3443001 	movt	r3, #16385	; 0x4001
40002be4:	e201101f 	and	r1, r1, #31
40002be8:	e0833102 	add	r3, r3, r2, lsl #2
40002bec:	e3a02001 	mov	r2, #1
40002bf0:	e1a01112 	lsl	r1, r2, r1
40002bf4:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40002bf8:	e5831000 	str	r1, [r3]
40002bfc:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40002c00:	e3443001 	movt	r3, #16385	; 0x4001
40002c04:	e3a02001 	mov	r2, #1
40002c08:	e0833100 	add	r3, r3, r0, lsl #2
40002c0c:	e1a01112 	lsl	r1, r2, r1
40002c10:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40002c14:	e5831000 	str	r1, [r3]
40002c18:	e12fff1e 	bx	lr

40002c1c <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002c1c:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40002c20:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c24:	e30831b0 	movw	r3, #33200	; 0x81b0
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002c28:	da00000b 	ble	40002c5c <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c2c:	e3443001 	movt	r3, #16385	; 0x4001
40002c30:	e1a00141 	asr	r0, r1, #2
40002c34:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002c38:	e2011003 	and	r1, r1, #3
40002c3c:	e1a01181 	lsl	r1, r1, #3
40002c40:	e3a040ff 	mov	r4, #255	; 0xff
40002c44:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002c48:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002c4c:	e18c2112 	orr	r2, ip, r2, lsl r1
40002c50:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40002c54:	e8bd0030 	pop	{r4, r5}
40002c58:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002c5c:	e3443001 	movt	r3, #16385	; 0x4001
40002c60:	e1a04fc1 	asr	r4, r1, #31
40002c64:	e0833100 	add	r3, r3, r0, lsl #2
40002c68:	e1a0c141 	asr	ip, r1, #2
40002c6c:	e1a04f24 	lsr	r4, r4, #30
40002c70:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002c74:	e3a050ff 	mov	r5, #255	; 0xff
40002c78:	e0811004 	add	r1, r1, r4
40002c7c:	e2011003 	and	r1, r1, #3
40002c80:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002c84:	e0641001 	rsb	r1, r4, r1
40002c88:	e1a01181 	lsl	r1, r1, #3
40002c8c:	e1c00115 	bic	r0, r0, r5, lsl r1
40002c90:	e1802112 	orr	r2, r0, r2, lsl r1
40002c94:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40002c98:	e8bd0030 	pop	{r4, r5}
40002c9c:	e12fff1e 	bx	lr

40002ca0 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002ca0:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002ca4:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002ca8:	e30831b0 	movw	r3, #33200	; 0x81b0
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002cac:	da00000c 	ble	40002ce4 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002cb0:	e3443001 	movt	r3, #16385	; 0x4001
40002cb4:	e1a00141 	asr	r0, r1, #2
40002cb8:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002cbc:	e2011003 	and	r1, r1, #3
40002cc0:	e1a01181 	lsl	r1, r1, #3
40002cc4:	e3a040ff 	mov	r4, #255	; 0xff
40002cc8:	e202200f 	and	r2, r2, #15
40002ccc:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002cd0:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002cd4:	e18c1112 	orr	r1, ip, r2, lsl r1
40002cd8:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002cdc:	e8bd0030 	pop	{r4, r5}
40002ce0:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002ce4:	e3443001 	movt	r3, #16385	; 0x4001
40002ce8:	e1a04fc1 	asr	r4, r1, #31
40002cec:	e0833100 	add	r3, r3, r0, lsl #2
40002cf0:	e1a0c141 	asr	ip, r1, #2
40002cf4:	e1a04f24 	lsr	r4, r4, #30
40002cf8:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002cfc:	e3a050ff 	mov	r5, #255	; 0xff
40002d00:	e0811004 	add	r1, r1, r4
40002d04:	e202200f 	and	r2, r2, #15
40002d08:	e2011003 	and	r1, r1, #3
40002d0c:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002d10:	e0641001 	rsb	r1, r4, r1
40002d14:	e1a01181 	lsl	r1, r1, #3
40002d18:	e1c00115 	bic	r0, r0, r5, lsl r1
40002d1c:	e1801112 	orr	r1, r0, r2, lsl r1
40002d20:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002d24:	e8bd0030 	pop	{r4, r5}
40002d28:	e12fff1e 	bx	lr

40002d2c <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002d2c:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002d30:	e30831b0 	movw	r3, #33200	; 0x81b0
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002d34:	da000007 	ble	40002d58 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002d38:	e3443001 	movt	r3, #16385	; 0x4001
40002d3c:	e201201f 	and	r2, r1, #31
40002d40:	e3a00001 	mov	r0, #1
40002d44:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002d48:	e1a012c1 	asr	r1, r1, #5
40002d4c:	e1a02210 	lsl	r2, r0, r2
40002d50:	e7832101 	str	r2, [r3, r1, lsl #2]
40002d54:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002d58:	e3443001 	movt	r3, #16385	; 0x4001
40002d5c:	e3a02001 	mov	r2, #1
40002d60:	e0833100 	add	r3, r3, r0, lsl #2
40002d64:	e1a01112 	lsl	r1, r2, r1
40002d68:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002d6c:	e5831000 	str	r1, [r3]
40002d70:	e12fff1e 	bx	lr

40002d74 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
40002d74:	e30831b0 	movw	r3, #33200	; 0x81b0
40002d78:	e3443001 	movt	r3, #16385	; 0x4001
40002d7c:	e0830100 	add	r0, r3, r0, lsl #2
40002d80:	e5903090 	ldr	r3, [r0, #144]	; 0x90
40002d84:	e5930000 	ldr	r0, [r3]
}
40002d88:	e7ec0050 	ubfx	r0, r0, #0, #13
40002d8c:	e12fff1e 	bx	lr

40002d90 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40002d90:	e30831b0 	movw	r3, #33200	; 0x81b0
40002d94:	e3443001 	movt	r3, #16385	; 0x4001
40002d98:	e0830100 	add	r0, r3, r0, lsl #2
40002d9c:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40002da0:	e5831000 	str	r1, [r3]
40002da4:	e12fff1e 	bx	lr

40002da8 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002da8:	e1822801 	orr	r2, r2, r1, lsl #16
40002dac:	e3a03000 	mov	r3, #0
40002db0:	e3413049 	movt	r3, #4169	; 0x1049
40002db4:	e1820c00 	orr	r0, r2, r0, lsl #24
40002db8:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002dbc:	e12fff1e 	bx	lr

40002dc0 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002dc0:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002dc4:	e3071eec 	movw	r1, #32492	; 0x7eec
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002dc8:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002dcc:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002dd0:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002dd4:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002dd8:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002ddc:	e30357c8 	movw	r5, #14280	; 0x37c8
40002de0:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002de4:	e1a00004 	mov	r0, r4
40002de8:	e3441001 	movt	r1, #16385	; 0x4001
40002dec:	e1a02003 	mov	r2, r3
40002df0:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002df4:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002df8:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002dfc:	eb0012c2 	bl	4000790c <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002e00:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
40002e04:	e3085b68 	movw	r5, #35688	; 0x8b68
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e08:	e30f77d8 	movw	r7, #63448	; 0xf7d8
40002e0c:	e3445001 	movt	r5, #16385	; 0x4001
40002e10:	e3447000 	movt	r7, #16384	; 0x4000
40002e14:	e307c7b8 	movw	ip, #30648	; 0x77b8
40002e18:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002e1c:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
40002e20:	e1a0a005 	mov	sl, r5
40002e24:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e28:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
40002e2c:	e2844007 	add	r4, r4, #7
40002e30:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002e34:	e3a07000 	mov	r7, #0
40002e38:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40002e3c:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
40002e40:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
40002e44:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002e48:	e5d15000 	ldrb	r5, [r1]
40002e4c:	e3550000 	cmp	r5, #0
40002e50:	0a00011b 	beq	400032c4 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
40002e54:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002e58:	e2818001 	add	r8, r1, #1
40002e5c:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002e60:	9a000119 	bls	400032cc <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002e64:	e5d12001 	ldrb	r2, [r1, #1]
40002e68:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e6c:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002e70:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002e74:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002e78:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e7c:	e59c0000 	ldr	r0, [ip]
40002e80:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002e84:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40002e88:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002e8c:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002e90:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
40002e94:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002e98:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002e9c:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002ea0:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002ea4:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002ea8:	e0842082 	add	r2, r4, r2, lsl #1
40002eac:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40002eb0:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002eb4:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002eb8:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002ebc:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002ec0:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002ec4:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002ec8:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002ecc:	e0852003 	add	r2, r5, r3
40002ed0:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002ed4:	e0851001 	add	r1, r5, r1
40002ed8:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002edc:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
40002ee0:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002ee4:	1a000175 	bne	400034c0 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002ee8:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002eec:	e3530001 	cmp	r3, #1
40002ef0:	13530018 	cmpne	r3, #24
40002ef4:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002ef8:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002efc:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002f00:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002f04:	e0802282 	add	r2, r0, r2, lsl #5
40002f08:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002f0c:	e0811101 	add	r1, r1, r1, lsl #2
40002f10:	e1a0c005 	mov	ip, r5
40002f14:	e0882002 	add	r2, r8, r2
40002f18:	e0874381 	add	r4, r7, r1, lsl #7
40002f1c:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40002f20:	e0844283 	add	r4, r4, r3, lsl #5
40002f24:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002f28:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002f2c:	e5941004 	ldr	r1, [r4, #4]
40002f30:	e5942008 	ldr	r2, [r4, #8]
40002f34:	e594300c 	ldr	r3, [r4, #12]
40002f38:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002f3c:	e5940010 	ldr	r0, [r4, #16]
40002f40:	e5941014 	ldr	r1, [r4, #20]
40002f44:	e5942018 	ldr	r2, [r4, #24]
40002f48:	e594301c 	ldr	r3, [r4, #28]
40002f4c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002f50:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002f54:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002f58:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002f5c:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002f60:	f26221f6 	vorr	q9, q9, q11
40002f64:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002f68:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002f6c:	f26001f4 	vorr	q8, q8, q10
40002f70:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002f74:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002f78:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002f7c:	e3a01002 	mov	r1, #2
40002f80:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002f84:	e3a07001 	mov	r7, #1
40002f88:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002f8c:	e3a09000 	mov	r9, #0
40002f90:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002f94:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002f98:	e2888018 	add	r8, r8, #24
40002f9c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002fa0:	e28cc019 	add	ip, ip, #25
40002fa4:	e280001a 	add	r0, r0, #26
40002fa8:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002fac:	e0844007 	add	r4, r4, r7
40002fb0:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002fb4:	e0855001 	add	r5, r5, r1
40002fb8:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002fbc:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40002fc0:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002fc4:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002fc8:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002fcc:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40002fd0:	e2422001 	sub	r2, r2, #1
40002fd4:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002fd8:	e5d00000 	ldrb	r0, [r0]
40002fdc:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
40002fe0:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002fe4:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002fe8:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002fec:	e5d33001 	ldrb	r3, [r3, #1]
40002ff0:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002ff4:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002ff8:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002ffc:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
40003000:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
40003004:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003008:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
4000300c:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
40003010:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40003014:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003018:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
4000301c:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
40003020:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003024:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003028:	03a02000 	moveq	r2, #0
4000302c:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003030:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003034:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003038:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000303c:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003040:	03a03000 	moveq	r3, #0
40003044:	13e03000 	mvnne	r3, #0
40003048:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000304c:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40003050:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003054:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40003058:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000305c:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40003060:	e0258995 	mla	r5, r5, r9, r8
40003064:	e59a8000 	ldr	r8, [sl]
40003068:	e1a05085 	lsl	r5, r5, #1
4000306c:	e18820b5 	strh	r2, [r8, r5]
40003070:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003074:	e08a8285 	add	r8, sl, r5, lsl #5
40003078:	e59a5000 	ldr	r5, [sl]
4000307c:	e5988014 	ldr	r8, [r8, #20]
40003080:	e0280998 	mla	r8, r8, r9, r0
40003084:	e1a08088 	lsl	r8, r8, #1
40003088:	e18520b8 	strh	r2, [r5, r8]
4000308c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003090:	e08a8285 	add	r8, sl, r5, lsl #5
40003094:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40003098:	e5988014 	ldr	r8, [r8, #20]
4000309c:	e0285998 	mla	r8, r8, r9, r5
400030a0:	e59a5000 	ldr	r5, [sl]
400030a4:	e1a08088 	lsl	r8, r8, #1
400030a8:	e18520b8 	strh	r2, [r5, r8]
400030ac:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030b0:	e08a8285 	add	r8, sl, r5, lsl #5
400030b4:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400030b8:	e5988014 	ldr	r8, [r8, #20]
400030bc:	e0285798 	mla	r8, r8, r7, r5
400030c0:	e59a5000 	ldr	r5, [sl]
400030c4:	e1a08088 	lsl	r8, r8, #1
400030c8:	e18520b8 	strh	r2, [r5, r8]
400030cc:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030d0:	e08a8285 	add	r8, sl, r5, lsl #5
400030d4:	e59a5000 	ldr	r5, [sl]
400030d8:	e5988014 	ldr	r8, [r8, #20]
400030dc:	e0280798 	mla	r8, r8, r7, r0
400030e0:	e1a08088 	lsl	r8, r8, #1
400030e4:	e18520b8 	strh	r2, [r5, r8]
400030e8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400030ec:	e08a8285 	add	r8, sl, r5, lsl #5
400030f0:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400030f4:	e5988014 	ldr	r8, [r8, #20]
400030f8:	e0285798 	mla	r8, r8, r7, r5
400030fc:	e59a5000 	ldr	r5, [sl]
40003100:	e1a08088 	lsl	r8, r8, #1
40003104:	e18520b8 	strh	r2, [r5, r8]
40003108:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000310c:	e08a8285 	add	r8, sl, r5, lsl #5
40003110:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40003114:	e5988014 	ldr	r8, [r8, #20]
40003118:	e0285198 	mla	r8, r8, r1, r5
4000311c:	e2855003 	add	r5, r5, #3
40003120:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40003124:	e59a5000 	ldr	r5, [sl]
40003128:	e1a08088 	lsl	r8, r8, #1
4000312c:	e18520b8 	strh	r2, [r5, r8]
40003130:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003134:	e08a8285 	add	r8, sl, r5, lsl #5
40003138:	e59a5000 	ldr	r5, [sl]
4000313c:	e5988014 	ldr	r8, [r8, #20]
40003140:	e0280198 	mla	r8, r8, r1, r0
40003144:	e2800003 	add	r0, r0, #3
40003148:	e1a08088 	lsl	r8, r8, #1
4000314c:	e18520b8 	strh	r2, [r5, r8]
40003150:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40003154:	e08a8285 	add	r8, sl, r5, lsl #5
40003158:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
4000315c:	e5988014 	ldr	r8, [r8, #20]
40003160:	e0285198 	mla	r8, r8, r1, r5
40003164:	e2855003 	add	r5, r5, #3
40003168:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
4000316c:	e59a5000 	ldr	r5, [sl]
40003170:	e1a08088 	lsl	r8, r8, #1
40003174:	e18520b8 	strh	r2, [r5, r8]
40003178:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000317c:	e59a8000 	ldr	r8, [sl]
40003180:	e08a2282 	add	r2, sl, r2, lsl #5
40003184:	e5922014 	ldr	r2, [r2, #20]
40003188:	e0226992 	mla	r2, r2, r9, r6
4000318c:	e1a02082 	lsl	r2, r2, #1
40003190:	e18830b2 	strh	r3, [r8, r2]
40003194:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003198:	e59a8000 	ldr	r8, [sl]
4000319c:	e08a2282 	add	r2, sl, r2, lsl #5
400031a0:	e5922014 	ldr	r2, [r2, #20]
400031a4:	e0224992 	mla	r2, r2, r9, r4
400031a8:	e1a02082 	lsl	r2, r2, #1
400031ac:	e18830b2 	strh	r3, [r8, r2]
400031b0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031b4:	e59a8000 	ldr	r8, [sl]
400031b8:	e08a2282 	add	r2, sl, r2, lsl #5
400031bc:	e5922014 	ldr	r2, [r2, #20]
400031c0:	e022c992 	mla	r2, r2, r9, ip
400031c4:	e1a02082 	lsl	r2, r2, #1
400031c8:	e18830b2 	strh	r3, [r8, r2]
400031cc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031d0:	e59a8000 	ldr	r8, [sl]
400031d4:	e08a2282 	add	r2, sl, r2, lsl #5
400031d8:	e5922014 	ldr	r2, [r2, #20]
400031dc:	e0226792 	mla	r2, r2, r7, r6
400031e0:	e1a02082 	lsl	r2, r2, #1
400031e4:	e18830b2 	strh	r3, [r8, r2]
400031e8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400031ec:	e59a8000 	ldr	r8, [sl]
400031f0:	e08a2282 	add	r2, sl, r2, lsl #5
400031f4:	e5922014 	ldr	r2, [r2, #20]
400031f8:	e0224792 	mla	r2, r2, r7, r4
400031fc:	e1a02082 	lsl	r2, r2, #1
40003200:	e18830b2 	strh	r3, [r8, r2]
40003204:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003208:	e59a8000 	ldr	r8, [sl]
4000320c:	e08a2282 	add	r2, sl, r2, lsl #5
40003210:	e5922014 	ldr	r2, [r2, #20]
40003214:	e022c792 	mla	r2, r2, r7, ip
40003218:	e1a02082 	lsl	r2, r2, #1
4000321c:	e18830b2 	strh	r3, [r8, r2]
40003220:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003224:	e59a8000 	ldr	r8, [sl]
40003228:	e08a2282 	add	r2, sl, r2, lsl #5
4000322c:	e5922014 	ldr	r2, [r2, #20]
40003230:	e0226192 	mla	r2, r2, r1, r6
40003234:	e2866003 	add	r6, r6, #3
40003238:	e1a02082 	lsl	r2, r2, #1
4000323c:	e18830b2 	strh	r3, [r8, r2]
40003240:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003244:	e59a8000 	ldr	r8, [sl]
40003248:	e08a2282 	add	r2, sl, r2, lsl #5
4000324c:	e5922014 	ldr	r2, [r2, #20]
40003250:	e0224192 	mla	r2, r2, r1, r4
40003254:	e2844003 	add	r4, r4, #3
40003258:	e1a02082 	lsl	r2, r2, #1
4000325c:	e18830b2 	strh	r3, [r8, r2]
40003260:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40003264:	e59a8000 	ldr	r8, [sl]
40003268:	e08a2282 	add	r2, sl, r2, lsl #5
4000326c:	e5922014 	ldr	r2, [r2, #20]
40003270:	e022c192 	mla	r2, r2, r1, ip
40003274:	e28cc003 	add	ip, ip, #3
40003278:	e1a02082 	lsl	r2, r2, #1
4000327c:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003280:	1affff60 	bne	40003008 <Lcd_Printf.constprop.0+0x248>
40003284:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40003288:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
4000328c:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003290:	e2877003 	add	r7, r7, #3
40003294:	e2811003 	add	r1, r1, #3
40003298:	e2888002 	add	r8, r8, #2
4000329c:	e158000c 	cmp	r8, ip
400032a0:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
400032a4:	1affff46 	bne	40002fc4 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400032a8:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400032ac:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400032b0:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400032b4:	e28cc030 	add	ip, ip, #48	; 0x30
400032b8:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400032bc:	e3550000 	cmp	r5, #0
400032c0:	1afffee3 	bne	40002e54 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
400032c4:	e24bd028 	sub	sp, fp, #40	; 0x28
400032c8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400032cc:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
400032d0:	e24b3f55 	sub	r3, fp, #340	; 0x154
400032d4:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
400032d8:	e3a0c001 	mov	ip, #1
400032dc:	e5940000 	ldr	r0, [r4]
400032e0:	e5941004 	ldr	r1, [r4, #4]
400032e4:	e24b4f53 	sub	r4, fp, #332	; 0x14c
400032e8:	e0875205 	add	r5, r7, r5, lsl #4
400032ec:	e284900f 	add	r9, r4, #15
400032f0:	e2448001 	sub	r8, r4, #1
400032f4:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
400032f8:	e8a30003 	stmia	r3!, {r0, r1}
400032fc:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003300:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
40003304:	e2877002 	add	r7, r7, #2
40003308:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
4000330c:	e5951004 	ldr	r1, [r5, #4]
40003310:	e5952008 	ldr	r2, [r5, #8]
40003314:	e595300c 	ldr	r3, [r5, #12]
40003318:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
4000331c:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
40003320:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003324:	e5950010 	ldr	r0, [r5, #16]
40003328:	e5951014 	ldr	r1, [r5, #20]
4000332c:	e5952018 	ldr	r2, [r5, #24]
40003330:	e595301c 	ldr	r3, [r5, #28]
40003334:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40003338:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
4000333c:	e085500c 	add	r5, r5, ip
40003340:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
40003344:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40003348:	e24b0f55 	sub	r0, fp, #340	; 0x154
4000334c:	e2406001 	sub	r6, r0, #1
40003350:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
40003354:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40003358:	e24c5001 	sub	r5, ip, #1
4000335c:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40003360:	e28c4001 	add	r4, ip, #1
40003364:	e5f78001 	ldrb	r8, [r7, #1]!
40003368:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
4000336c:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003370:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003374:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003378:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000337c:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003380:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003384:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003388:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000338c:	03a03000 	moveq	r3, #0
40003390:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003394:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003398:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000339c:	e0270597 	mla	r7, r7, r5, r0
400033a0:	e1a07087 	lsl	r7, r7, #1
400033a4:	e18830b7 	strh	r3, [r8, r7]
400033a8:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033ac:	e59a8000 	ldr	r8, [sl]
400033b0:	e08a7287 	add	r7, sl, r7, lsl #5
400033b4:	e5977014 	ldr	r7, [r7, #20]
400033b8:	e0271597 	mla	r7, r7, r5, r1
400033bc:	e1a07087 	lsl	r7, r7, #1
400033c0:	e18830b7 	strh	r3, [r8, r7]
400033c4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033c8:	e59a8000 	ldr	r8, [sl]
400033cc:	e08a7287 	add	r7, sl, r7, lsl #5
400033d0:	e5977014 	ldr	r7, [r7, #20]
400033d4:	e0272597 	mla	r7, r7, r5, r2
400033d8:	e1a07087 	lsl	r7, r7, #1
400033dc:	e18830b7 	strh	r3, [r8, r7]
400033e0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400033e4:	e59a8000 	ldr	r8, [sl]
400033e8:	e08a7287 	add	r7, sl, r7, lsl #5
400033ec:	e5977014 	ldr	r7, [r7, #20]
400033f0:	e0270c97 	mla	r7, r7, ip, r0
400033f4:	e1a07087 	lsl	r7, r7, #1
400033f8:	e18830b7 	strh	r3, [r8, r7]
400033fc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003400:	e59a8000 	ldr	r8, [sl]
40003404:	e08a7287 	add	r7, sl, r7, lsl #5
40003408:	e5977014 	ldr	r7, [r7, #20]
4000340c:	e0271c97 	mla	r7, r7, ip, r1
40003410:	e1a07087 	lsl	r7, r7, #1
40003414:	e18830b7 	strh	r3, [r8, r7]
40003418:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000341c:	e59a8000 	ldr	r8, [sl]
40003420:	e08a7287 	add	r7, sl, r7, lsl #5
40003424:	e5977014 	ldr	r7, [r7, #20]
40003428:	e0272c97 	mla	r7, r7, ip, r2
4000342c:	e1a07087 	lsl	r7, r7, #1
40003430:	e18830b7 	strh	r3, [r8, r7]
40003434:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003438:	e59a8000 	ldr	r8, [sl]
4000343c:	e08a7287 	add	r7, sl, r7, lsl #5
40003440:	e5977014 	ldr	r7, [r7, #20]
40003444:	e0270497 	mla	r7, r7, r4, r0
40003448:	e2800003 	add	r0, r0, #3
4000344c:	e1a07087 	lsl	r7, r7, #1
40003450:	e18830b7 	strh	r3, [r8, r7]
40003454:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003458:	e59a8000 	ldr	r8, [sl]
4000345c:	e08a7287 	add	r7, sl, r7, lsl #5
40003460:	e5977014 	ldr	r7, [r7, #20]
40003464:	e0271497 	mla	r7, r7, r4, r1
40003468:	e2811003 	add	r1, r1, #3
4000346c:	e1a07087 	lsl	r7, r7, #1
40003470:	e18830b7 	strh	r3, [r8, r7]
40003474:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003478:	e59a8000 	ldr	r8, [sl]
4000347c:	e08a7287 	add	r7, sl, r7, lsl #5
40003480:	e5977014 	ldr	r7, [r7, #20]
40003484:	e0272497 	mla	r7, r7, r4, r2
40003488:	e2822003 	add	r2, r2, #3
4000348c:	e1a07087 	lsl	r7, r7, #1
40003490:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003494:	1affffb5 	bne	40003370 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003498:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
4000349c:	e28cc003 	add	ip, ip, #3
400034a0:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400034a4:	e1540005 	cmp	r4, r5
400034a8:	1affffa5 	bne	40003344 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400034ac:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400034b0:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400034b4:	e2844018 	add	r4, r4, #24
400034b8:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
400034bc:	eafffe61 	b	40002e48 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034c0:	e3530001 	cmp	r3, #1
400034c4:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400034c8:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034cc:	13a04d71 	movne	r4, #7232	; 0x1c40
400034d0:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400034d4:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
400034d8:	e0842282 	add	r2, r4, r2, lsl #5
400034dc:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400034e0:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400034e4:	e1a06286 	lsl	r6, r6, #5
400034e8:	e0800100 	add	r0, r0, r0, lsl #2
400034ec:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400034f0:	e0611181 	rsb	r1, r1, r1, lsl #3
400034f4:	e1a0c005 	mov	ip, r5
400034f8:	e0840380 	add	r0, r4, r0, lsl #7
400034fc:	e0882002 	add	r2, r8, r2
40003500:	e0861381 	add	r1, r6, r1, lsl #7
40003504:	e0804283 	add	r4, r0, r3, lsl #5
40003508:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
4000350c:	e0887001 	add	r7, r8, r1
40003510:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003514:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003518:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000351c:	e1a07006 	mov	r7, r6
40003520:	e2866010 	add	r6, r6, #16
40003524:	e5941004 	ldr	r1, [r4, #4]
40003528:	e5942008 	ldr	r2, [r4, #8]
4000352c:	e594300c 	ldr	r3, [r4, #12]
40003530:	f4676a0f 	vld1.8	{d22-d23}, [r7]
40003534:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003538:	e5940010 	ldr	r0, [r4, #16]
4000353c:	e5941014 	ldr	r1, [r4, #20]
40003540:	e5942018 	ldr	r2, [r4, #24]
40003544:	e594301c 	ldr	r3, [r4, #28]
40003548:	f4664a0f 	vld1.8	{d20-d21}, [r6]
4000354c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003550:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40003554:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003558:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
4000355c:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003560:	f26221fa 	vorr	q9, q9, q13
40003564:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003568:	f26221f6 	vorr	q9, q9, q11
4000356c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40003570:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40003574:	f26001f4 	vorr	q8, q8, q10
40003578:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
4000357c:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40003580:	eafffe7c 	b	40002f78 <Lcd_Printf.constprop.0+0x1b8>

40003584 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
40003584:	e12fff1e 	bx	lr

40003588 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003588:	e3a03903 	mov	r3, #49152	; 0xc000
4000358c:	e3413003 	movt	r3, #4099	; 0x1003
40003590:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003594:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003598:	e3c22001 	bic	r2, r2, #1
4000359c:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400035a0:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400035a4:	e3c2200f 	bic	r2, r2, #15
400035a8:	e3822006 	orr	r2, r2, #6
400035ac:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400035b0:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400035b4:	e3822001 	orr	r2, r2, #1
400035b8:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400035bc:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400035c0:	e3c2200f 	bic	r2, r2, #15
400035c4:	e3822004 	orr	r2, r2, #4
400035c8:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400035cc:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
400035d0:	e3a03903 	mov	r3, #49152	; 0xc000
400035d4:	e3413003 	movt	r3, #4099	; 0x1003
400035d8:	e3120001 	tst	r2, #1
400035dc:	1afffffa 	bne	400035cc <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400035e0:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400035e4:	e3822001 	orr	r2, r2, #1
400035e8:	e5832934 	str	r2, [r3, #2356]	; 0x934
400035ec:	e12fff1e 	bx	lr

400035f0 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400035f0:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
400035f4:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400035f8:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400035fc:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003600:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40003604:	e3c22001 	bic	r2, r2, #1
40003608:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
4000360c:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40003610:	e3c2200f 	bic	r2, r2, #15
40003614:	e3822006 	orr	r2, r2, #6
40003618:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
4000361c:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40003620:	e3822001 	orr	r2, r2, #1
40003624:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40003628:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
4000362c:	e3c2200f 	bic	r2, r2, #15
40003630:	e3822004 	orr	r2, r2, #4
40003634:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003638:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
4000363c:	e3a02903 	mov	r2, #49152	; 0xc000
40003640:	e3412003 	movt	r2, #4099	; 0x1003
40003644:	e2133001 	ands	r3, r3, #1
40003648:	1afffffa 	bne	40003638 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000364c:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003650:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003654:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003658:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
4000365c:	e3a01545 	mov	r1, #289406976	; 0x11400000
40003660:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003664:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003668:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
4000366c:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003670:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003674:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003678:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
4000367c:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003680:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40003684:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003688:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000368c:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003690:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003694:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003698:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
4000369c:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400036a0:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400036a4:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400036a8:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400036ac:	e3a02547 	mov	r2, #297795584	; 0x11c00000
400036b0:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
400036b4:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400036b8:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400036bc:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400036c0:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400036c4:	e1a04824 	lsr	r4, r4, #16
400036c8:	e1a04804 	lsl	r4, r4, #16
400036cc:	e3844c22 	orr	r4, r4, #8704	; 0x2200
400036d0:	e3844022 	orr	r4, r4, #34	; 0x22
400036d4:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
400036d8:	e5914188 	ldr	r4, [r1, #392]	; 0x188
400036dc:	e1a04824 	lsr	r4, r4, #16
400036e0:	e1a04804 	lsl	r4, r4, #16
400036e4:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
400036e8:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
400036ec:	e1a04824 	lsr	r4, r4, #16
400036f0:	e1a04804 	lsl	r4, r4, #16
400036f4:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
400036f8:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
400036fc:	e1a04824 	lsr	r4, r4, #16
40003700:	e1a04804 	lsl	r4, r4, #16
40003704:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40003708:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
4000370c:	e3c440ff 	bic	r4, r4, #255	; 0xff
40003710:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40003714:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40003718:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
4000371c:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40003720:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40003724:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40003728:	e3844080 	orr	r4, r4, #128	; 0x80
4000372c:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003730:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
40003734:	e3c4400f 	bic	r4, r4, #15
40003738:	e3844002 	orr	r4, r4, #2
4000373c:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003740:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40003744:	e3844002 	orr	r4, r4, #2
40003748:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
4000374c:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40003750:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40003754:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40003758:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
4000375c:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003760:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40003764:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40003768:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
4000376c:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40003770:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40003774:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40003778:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
4000377c:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40003780:	e3833080 	orr	r3, r3, #128	; 0x80
40003784:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003788:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
4000378c:	e3c3300f 	bic	r3, r3, #15
40003790:	e3833002 	orr	r3, r3, #2
40003794:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40003798:	e5923000 	ldr	r3, [r2]
4000379c:	e3833003 	orr	r3, r3, #3
400037a0:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
400037a4:	e5923034 	ldr	r3, [r2, #52]	; 0x34
400037a8:	e383301f 	orr	r3, r3, #31
400037ac:	e5823034 	str	r3, [r2, #52]	; 0x34
}
400037b0:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400037b4:	e12fff1e 	bx	lr

400037b8 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
400037b8:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037bc:	e3082b68 	movw	r2, #35688	; 0x8b68
400037c0:	e1a04280 	lsl	r4, r0, #5
400037c4:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037c8:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037cc:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037d0:	e2877004 	add	r7, r7, #4
400037d4:	e593a004 	ldr	sl, [r3, #4]
400037d8:	e1a07207 	lsl	r7, r7, #4
400037dc:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
400037e0:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037e4:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
400037e8:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037ec:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037f0:	e7eaa05a 	ubfx	sl, sl, #0, #11
400037f4:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400037f8:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
400037fc:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003800:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40003804:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003808:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
4000380c:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003810:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003814:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003818:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
4000381c:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003820:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40003824:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003828:	e5936004 	ldr	r6, [r3, #4]
4000382c:	e086700a 	add	r7, r6, sl
40003830:	e5936010 	ldr	r6, [r3, #16]
40003834:	e2477001 	sub	r7, r7, #1
40003838:	e58d7000 	str	r7, [sp]
4000383c:	e5937008 	ldr	r7, [r3, #8]
40003840:	e59d5000 	ldr	r5, [sp]
40003844:	e087a006 	add	sl, r7, r6
40003848:	e24aa001 	sub	sl, sl, #1
4000384c:	e7ea7055 	ubfx	r7, r5, #0, #11
40003850:	e7eaa05a 	ubfx	sl, sl, #0, #11
40003854:	e18a7587 	orr	r7, sl, r7, lsl #11
40003858:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
4000385c:	1a000026 	bne	400038fc <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40003860:	e5923010 	ldr	r3, [r2, #16]
40003864:	e592500c 	ldr	r5, [r2, #12]
40003868:	e0030395 	mul	r3, r5, r3
4000386c:	e1a030a3 	lsr	r3, r3, #1
40003870:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003874:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40003878:	e1a08080 	lsl	r8, r0, #1
4000387c:	e3083260 	movw	r3, #33376	; 0x8260
40003880:	e3443001 	movt	r3, #16385	; 0x4001
40003884:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003888:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
4000388c:	e2877014 	add	r7, r7, #20
40003890:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40003894:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40003898:	e280a647 	add	sl, r0, #74448896	; 0x4700000
4000389c:	e7ecc05c 	ubfx	ip, ip, #0, #13
400038a0:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400038a4:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038a8:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400038ac:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
400038b0:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038b4:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400038b8:	e089c005 	add	ip, r9, r5
400038bc:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400038c0:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
400038c4:	9a000013 	bls	40003918 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
400038c8:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
400038cc:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
400038d0:	e5923020 	ldr	r3, [r2, #32]
400038d4:	e1a03103 	lsl	r3, r3, #2
400038d8:	e3833b41 	orr	r3, r3, #66560	; 0x10400
400038dc:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
400038e0:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
400038e4:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
400038e8:	03c33001 	biceq	r3, r3, #1
400038ec:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
400038f0:	e28dd00c 	add	sp, sp, #12
400038f4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400038f8:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
400038fc:	e2405001 	sub	r5, r0, #1
40003900:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40003904:	95935010 	ldrls	r5, [r3, #16]
40003908:	9593300c 	ldrls	r3, [r3, #12]
4000390c:	90030593 	mulls	r3, r3, r5
40003910:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40003914:	eaffffd6 	b	40003874 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40003918:	e288c001 	add	ip, r8, #1
4000391c:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40003920:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40003924:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40003928:	e0899003 	add	r9, r9, r3
4000392c:	e5879034 	str	r9, [r7, #52]	; 0x34
40003930:	eaffffe4 	b	400038c8 <Lcd_Win_Init+0x110>

40003934 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003934:	e3083b68 	movw	r3, #35688	; 0x8b68
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40003938:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000393c:	e3443001 	movt	r3, #16385	; 0x4001
40003940:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40003944:	e593c000 	ldr	ip, [r3]
40003948:	e0833284 	add	r3, r3, r4, lsl #5
4000394c:	e5933014 	ldr	r3, [r3, #20]
40003950:	e0210193 	mla	r1, r3, r1, r0
40003954:	e1a03081 	lsl	r3, r1, #1
40003958:	e18c20b3 	strh	r2, [ip, r3]
}
4000395c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003960:	e12fff1e 	bx	lr

40003964 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40003964:	e3083b68 	movw	r3, #35688	; 0x8b68
40003968:	e3443001 	movt	r3, #16385	; 0x4001
4000396c:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003970:	e5932000 	ldr	r2, [r3]
40003974:	e083328c 	add	r3, r3, ip, lsl #5
40003978:	e5933014 	ldr	r3, [r3, #20]
4000397c:	e0210193 	mla	r1, r3, r1, r0
40003980:	e1a03081 	lsl	r3, r1, #1
40003984:	e19200b3 	ldrh	r0, [r2, r3]
}
40003988:	e12fff1e 	bx	lr

4000398c <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
4000398c:	e3083b68 	movw	r3, #35688	; 0x8b68
40003990:	e3443001 	movt	r3, #16385	; 0x4001
40003994:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40003998:	e5932000 	ldr	r2, [r3]
4000399c:	e083328c 	add	r3, r3, ip, lsl #5
400039a0:	e5933014 	ldr	r3, [r3, #20]
400039a4:	e0200193 	mla	r0, r3, r1, r0
}
400039a8:	e0820080 	add	r0, r2, r0, lsl #1
400039ac:	e12fff1e 	bx	lr

400039b0 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400039b0:	e3081b68 	movw	r1, #35688	; 0x8b68
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
400039b4:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400039b8:	e3441001 	movt	r1, #16385	; 0x4001
400039bc:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
400039c0:	e0812282 	add	r2, r1, r2, lsl #5
400039c4:	e5923018 	ldr	r3, [r2, #24]
400039c8:	e3530000 	cmp	r3, #0
400039cc:	0a000017 	beq	40003a30 <Lcd_Clr_Screen+0x80>
400039d0:	e5922014 	ldr	r2, [r2, #20]
400039d4:	e3a04000 	mov	r4, #0
400039d8:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
400039dc:	e1a05004 	mov	r5, r4
400039e0:	e3520000 	cmp	r2, #0
400039e4:	0a00000d 	beq	40003a20 <Lcd_Clr_Screen+0x70>
400039e8:	e3a00000 	mov	r0, #0
400039ec:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039f0:	e0220294 	mla	r2, r4, r2, r0
400039f4:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
400039f8:	e2833001 	add	r3, r3, #1
400039fc:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a00:	e1a02082 	lsl	r2, r2, #1
40003a04:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003a08:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003a0c:	e081c28c 	add	ip, r1, ip, lsl #5
40003a10:	e59c2014 	ldr	r2, [ip, #20]
40003a14:	e1530002 	cmp	r3, r2
40003a18:	3afffff4 	bcc	400039f0 <Lcd_Clr_Screen+0x40>
40003a1c:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003a20:	e2866001 	add	r6, r6, #1
40003a24:	e1560003 	cmp	r6, r3
40003a28:	e1a04006 	mov	r4, r6
40003a2c:	3affffeb 	bcc	400039e0 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40003a30:	e8bd0070 	pop	{r4, r5, r6}
40003a34:	e12fff1e 	bx	lr

40003a38 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003a38:	e3081b68 	movw	r1, #35688	; 0x8b68
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40003a3c:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003a40:	e3441001 	movt	r1, #16385	; 0x4001
40003a44:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003a48:	e0812282 	add	r2, r1, r2, lsl #5
40003a4c:	e5923018 	ldr	r3, [r2, #24]
40003a50:	e3530000 	cmp	r3, #0
40003a54:	0a000017 	beq	40003ab8 <Lcd_Draw_Back_Color+0x80>
40003a58:	e5922014 	ldr	r2, [r2, #20]
40003a5c:	e3a04000 	mov	r4, #0
40003a60:	e6ff5070 	uxth	r5, r0
40003a64:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003a68:	e3520000 	cmp	r2, #0
40003a6c:	0a00000d 	beq	40003aa8 <Lcd_Draw_Back_Color+0x70>
40003a70:	e3a00000 	mov	r0, #0
40003a74:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a78:	e0220294 	mla	r2, r4, r2, r0
40003a7c:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003a80:	e2833001 	add	r3, r3, #1
40003a84:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a88:	e1a02082 	lsl	r2, r2, #1
40003a8c:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40003a90:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003a94:	e081c28c 	add	ip, r1, ip, lsl #5
40003a98:	e59c2014 	ldr	r2, [ip, #20]
40003a9c:	e1530002 	cmp	r3, r2
40003aa0:	3afffff4 	bcc	40003a78 <Lcd_Draw_Back_Color+0x40>
40003aa4:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003aa8:	e2866001 	add	r6, r6, #1
40003aac:	e1560003 	cmp	r6, r3
40003ab0:	e1a04006 	mov	r4, r6
40003ab4:	3affffeb 	bcc	40003a68 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40003ab8:	e8bd0070 	pop	{r4, r5, r6}
40003abc:	e12fff1e 	bx	lr

40003ac0 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40003ac0:	e1d230b0 	ldrh	r3, [r2]
40003ac4:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003ac8:	e1d230b2 	ldrh	r3, [r2, #2]
40003acc:	e5813000 	str	r3, [r1]
40003ad0:	e12fff1e 	bx	lr

40003ad4 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003ad4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003ad8:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40003adc:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003ae0:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003ae4:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003ae8:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003aec:	0a00001e 	beq	40003b6c <Lcd_Draw_BMP+0x98>
40003af0:	e308cb68 	movw	ip, #35688	; 0x8b68
40003af4:	e1a03087 	lsl	r3, r7, #1
40003af8:	e344c001 	movt	ip, #16385	; 0x4001
40003afc:	e3a09000 	mov	r9, #0
40003b00:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40003b04:	e3570000 	cmp	r7, #0
40003b08:	0a000012 	beq	40003b58 <Lcd_Draw_BMP+0x84>
40003b0c:	e59d400c 	ldr	r4, [sp, #12]
40003b10:	e1a01002 	mov	r1, r2
40003b14:	e3a03000 	mov	r3, #0
40003b18:	e58d2004 	str	r2, [sp, #4]
40003b1c:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b20:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40003b24:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40003b28:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003b2c:	e2833001 	add	r3, r3, #1
40003b30:	e1570003 	cmp	r7, r3
40003b34:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b38:	e08c6282 	add	r6, ip, r2, lsl #5
40003b3c:	e5966014 	ldr	r6, [r6, #20]
40003b40:	e0255896 	mla	r5, r6, r8, r5
40003b44:	e59c6000 	ldr	r6, [ip]
40003b48:	e1a05085 	lsl	r5, r5, #1
40003b4c:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003b50:	cafffff2 	bgt	40003b20 <Lcd_Draw_BMP+0x4c>
40003b54:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003b58:	e2899001 	add	r9, r9, #1
40003b5c:	e59d3008 	ldr	r3, [sp, #8]
40003b60:	e15a0009 	cmp	sl, r9
40003b64:	e0822003 	add	r2, r2, r3
40003b68:	caffffe5 	bgt	40003b04 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40003b6c:	e28dd014 	add	sp, sp, #20
40003b70:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003b74:	e12fff1e 	bx	lr

40003b78 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40003b78:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003b7c:	e24dd00c 	sub	sp, sp, #12
40003b80:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003b84:	e35a0000 	cmp	sl, #0
40003b88:	da00001a 	ble	40003bf8 <Lcd_Draw_Image+0x80>
40003b8c:	e308cb68 	movw	ip, #35688	; 0x8b68
40003b90:	e1a09083 	lsl	r9, r3, #1
40003b94:	e08aa001 	add	sl, sl, r1
40003b98:	e2428002 	sub	r8, r2, #2
40003b9c:	e344c001 	movt	ip, #16385	; 0x4001
40003ba0:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40003ba4:	e3530000 	cmp	r3, #0
40003ba8:	da00000e 	ble	40003be8 <Lcd_Draw_Image+0x70>
40003bac:	e1a02000 	mov	r2, r0
40003bb0:	e1a04008 	mov	r4, r8
40003bb4:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bb8:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40003bbc:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bc0:	e08c5283 	add	r5, ip, r3, lsl #5
40003bc4:	e59c3000 	ldr	r3, [ip]
40003bc8:	e5955014 	ldr	r5, [r5, #20]
40003bcc:	e0252195 	mla	r5, r5, r1, r2
40003bd0:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003bd4:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bd8:	e1a05085 	lsl	r5, r5, #1
40003bdc:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003be0:	1afffff4 	bne	40003bb8 <Lcd_Draw_Image+0x40>
40003be4:	e59d3004 	ldr	r3, [sp, #4]
40003be8:	e2811001 	add	r1, r1, #1
40003bec:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003bf0:	e151000a 	cmp	r1, sl
40003bf4:	1affffea 	bne	40003ba4 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40003bf8:	e28dd00c 	add	sp, sp, #12
40003bfc:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003c00:	e12fff1e 	bx	lr

40003c04 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003c04:	e0812080 	add	r2, r1, r0, lsl #1
40003c08:	e3083260 	movw	r3, #33376	; 0x8260
40003c0c:	e3443001 	movt	r3, #16385	; 0x4001
40003c10:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40003c14:	e3083b68 	movw	r3, #35688	; 0x8b68
40003c18:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40003c1c:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003c20:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40003c24:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40003c28:	e12fff1e 	bx	lr

40003c2c <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003c2c:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40003c30:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003c34:	e2833008 	add	r3, r3, #8
40003c38:	e1a03103 	lsl	r3, r3, #2
40003c3c:	e5932000 	ldr	r2, [r3]
40003c40:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40003c44:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40003c48:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40003c4c:	e3083b68 	movw	r3, #35688	; 0x8b68
40003c50:	e3443001 	movt	r3, #16385	; 0x4001
40003c54:	e0833100 	add	r3, r3, r0, lsl #2
40003c58:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003c5c:	e12fff1e 	bx	lr

40003c60 <absf>:
}

__inline double absf(double data)
{
40003c60:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003c64:	eef50bc0 	vcmpe.f64	d16, #0.0
40003c68:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003c6c:	bef11b60 	vneglt.f64	d17, d16
40003c70:	bc510b31 	vmovlt	r0, r1, d17
40003c74:	ac510b30 	vmovge	r0, r1, d16
}
40003c78:	e12fff1e 	bx	lr

40003c7c <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40003c7c:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003c80:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003c84:	e3c2200f 	bic	r2, r2, #15
40003c88:	e3822001 	orr	r2, r2, #1
40003c8c:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003c90:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003c94:	e3822001 	orr	r2, r2, #1
40003c98:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40003c9c:	e12fff1e 	bx	lr

40003ca0 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003ca0:	e1a0c00d 	mov	ip, sp
40003ca4:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003ca8:	e24cb004 	sub	fp, ip, #4
40003cac:	e24dd01c 	sub	sp, sp, #28
40003cb0:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003cb4:	e3070efc 	movw	r0, #32508	; 0x7efc

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cb8:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003cbc:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cc0:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003cc4:	e5d2600b 	ldrb	r6, [r2, #11]
40003cc8:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003ccc:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cd0:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cd4:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cd8:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003cdc:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003ce0:	e0855406 	add	r5, r5, r6, lsl #8
40003ce4:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003ce8:	e0877804 	add	r7, r7, r4, lsl #16
40003cec:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cf0:	e5d2e018 	ldrb	lr, [r2, #24]
40003cf4:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003cf8:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003cfc:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d00:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d04:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d08:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d0c:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d10:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d14:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003d18:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003d1c:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d20:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40003d24:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d28:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d2c:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d30:	e1a02009 	mov	r2, r9
40003d34:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003d38:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003d3c:	eb00094f 	bl	40006280 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40003d40:	e25aa001 	subs	sl, sl, #1
40003d44:	4a000024 	bmi	40003ddc <Lcd_Draw_BMP_File_24bpp+0x13c>
40003d48:	e3084b68 	movw	r4, #35688	; 0x8b68
40003d4c:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40003d50:	e3570000 	cmp	r7, #0
40003d54:	0a00001c 	beq	40003dcc <Lcd_Draw_BMP_File_24bpp+0x12c>
40003d58:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40003d5c:	e1a03009 	mov	r3, r9
40003d60:	e3a02000 	mov	r2, #0
40003d64:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003d68:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d6c:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003d70:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d74:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003d78:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d7c:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003d80:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d84:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003d88:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d8c:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d90:	e20110fc 	and	r1, r1, #252	; 0xfc
40003d94:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d98:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003d9c:	e08111a0 	add	r1, r1, r0, lsr #3
40003da0:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003da4:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003da8:	e20000f8 	and	r0, r0, #248	; 0xf8
40003dac:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003db0:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003db4:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003db8:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003dbc:	1affffea 	bne	40003d6c <Lcd_Draw_BMP_File_24bpp+0xcc>
40003dc0:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003dc4:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003dc8:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003dcc:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003dd0:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003dd4:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003dd8:	5affffdc 	bpl	40003d50 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003ddc:	e24bd028 	sub	sp, fp, #40	; 0x28
40003de0:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003de4 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003de4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003de8:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003dec:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003df0:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003df4:	e30f47d8 	movw	r4, #63448	; 0xf7d8

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003df8:	e1a09001 	mov	r9, r1
40003dfc:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e00:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
40003e04:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e08:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
40003e0c:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e10:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e14:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e18:	e30377c8 	movw	r7, #14280	; 0x37c8
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e1c:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e20:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e24:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e28:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003e2c:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003e30:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40003e34:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e38:	e28d5030 	add	r5, sp, #48	; 0x30
40003e3c:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	//  Ʈ
	middle = (unsigned)(data&0x00ff);	//  Ʈ
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40003e40:	e0844082 	add	r4, r4, r2, lsl #1
40003e44:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
40003e48:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
40003e4c:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003e50:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e54:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003e58:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003e5c:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003e60:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e64:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003e68:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003e6c:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003e70:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003e74:	e3580000 	cmp	r8, #0
40003e78:	1a000097 	bne	400040dc <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003e7c:	e30727b8 	movw	r2, #30648	; 0x77b8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003e80:	e3530001 	cmp	r3, #1
40003e84:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003e88:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003e8c:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003e90:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003e94:	e0820001 	add	r0, r2, r1
40003e98:	e0841281 	add	r1, r4, r1, lsl #5
40003e9c:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003ea0:	e2872e57 	add	r2, r7, #1392	; 0x570
40003ea4:	e2822008 	add	r2, r2, #8
40003ea8:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003eac:	e0822001 	add	r2, r2, r1
40003eb0:	e1a0400a 	mov	r4, sl
40003eb4:	e0800100 	add	r0, r0, r0, lsl #2
40003eb8:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003ebc:	e0875380 	add	r5, r7, r0, lsl #7
40003ec0:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003ec4:	e0855283 	add	r5, r5, r3, lsl #5
40003ec8:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003ecc:	e5951004 	ldr	r1, [r5, #4]
40003ed0:	e5952008 	ldr	r2, [r5, #8]
40003ed4:	e595300c 	ldr	r3, [r5, #12]
40003ed8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003edc:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003ee0:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003ee4:	e5950010 	ldr	r0, [r5, #16]
40003ee8:	e5951014 	ldr	r1, [r5, #20]
40003eec:	e5952018 	ldr	r2, [r5, #24]
40003ef0:	e595301c 	ldr	r3, [r5, #28]
40003ef4:	f26221f6 	vorr	q9, q9, q11
40003ef8:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003efc:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003f00:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003f04:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003f08:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003f0c:	f26001f4 	vorr	q8, q8, q10
40003f10:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003f14:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003f18:	e28d4037 	add	r4, sp, #55	; 0x37
40003f1c:	e3083b68 	movw	r3, #35688	; 0x8b68
40003f20:	e1a0218c 	lsl	r2, ip, #3
40003f24:	e58d4000 	str	r4, [sp]
40003f28:	e3443001 	movt	r3, #16385	; 0x4001
40003f2c:	e58da028 	str	sl, [sp, #40]	; 0x28
40003f30:	e1a0400a 	mov	r4, sl
40003f34:	e28d1058 	add	r1, sp, #88	; 0x58
40003f38:	e58d9010 	str	r9, [sp, #16]
40003f3c:	e58d1004 	str	r1, [sp, #4]
40003f40:	e58d201c 	str	r2, [sp, #28]
40003f44:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40003f48:	e28d102f 	add	r1, sp, #47	; 0x2f
40003f4c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003f50:	e5d44000 	ldrb	r4, [r4]
40003f54:	e5d22001 	ldrb	r2, [r2, #1]
40003f58:	e58d100c 	str	r1, [sp, #12]
40003f5c:	e58d4020 	str	r4, [sp, #32]
40003f60:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003f64:	e5f1a001 	ldrb	sl, [r1, #1]!
40003f68:	e59d2020 	ldr	r2, [sp, #32]
40003f6c:	e59d8018 	ldr	r8, [sp, #24]
40003f70:	e59d4014 	ldr	r4, [sp, #20]
40003f74:	e11a0002 	tst	sl, r2
40003f78:	e58d100c 	str	r1, [sp, #12]
40003f7c:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003f80:	e3560000 	cmp	r6, #0
40003f84:	da00001d 	ble	40004000 <Lcd_Han_Putch+0x21c>
40003f88:	e58da008 	str	sl, [sp, #8]
40003f8c:	e3a07000 	mov	r7, #0
40003f90:	e59da010 	ldr	sl, [sp, #16]
40003f94:	e6ff8078 	uxth	r8, r8
40003f98:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003f9c:	e35c0000 	cmp	ip, #0
40003fa0:	da00000f 	ble	40003fe4 <Lcd_Han_Putch+0x200>
40003fa4:	e3a01000 	mov	r1, #0
40003fa8:	e087700a 	add	r7, r7, sl
40003fac:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fb0:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003fb4:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003fb8:	e2822001 	add	r2, r2, #1
40003fbc:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fc0:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003fc4:	e152000c 	cmp	r2, ip
40003fc8:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003fcc:	e5944014 	ldr	r4, [r4, #20]
40003fd0:	e0200794 	mla	r0, r4, r7, r0
40003fd4:	e5934000 	ldr	r4, [r3]
40003fd8:	e1a00080 	lsl	r0, r0, #1
40003fdc:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003fe0:	bafffff2 	blt	40003fb0 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003fe4:	e2899001 	add	r9, r9, #1
40003fe8:	e6ef9079 	uxtb	r9, r9
40003fec:	e1590006 	cmp	r9, r6
40003ff0:	e1a07009 	mov	r7, r9
40003ff4:	baffffe8 	blt	40003f9c <Lcd_Han_Putch+0x1b8>
40003ff8:	e59da008 	ldr	sl, [sp, #8]
40003ffc:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40004000:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40004004:	e59d9018 	ldr	r9, [sp, #24]
40004008:	e11a0001 	tst	sl, r1
4000400c:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
40004010:	e3560000 	cmp	r6, #0
40004014:	da00001f 	ble	40004098 <Lcd_Han_Putch+0x2b4>
40004018:	e59d101c 	ldr	r1, [sp, #28]
4000401c:	e3a07000 	mov	r7, #0
40004020:	e1a0a007 	mov	sl, r7
40004024:	e58d5008 	str	r5, [sp, #8]
40004028:	e6ff9079 	uxth	r9, r9
4000402c:	e0858001 	add	r8, r5, r1
40004030:	e1a05007 	mov	r5, r7
40004034:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40004038:	e35c0000 	cmp	ip, #0
4000403c:	da00000f 	ble	40004080 <Lcd_Han_Putch+0x29c>
40004040:	e3a01000 	mov	r1, #0
40004044:	e0855007 	add	r5, r5, r7
40004048:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000404c:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40004050:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004054:	e2822001 	add	r2, r2, #1
40004058:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000405c:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004060:	e15c0002 	cmp	ip, r2
40004064:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004068:	e5944014 	ldr	r4, [r4, #20]
4000406c:	e0200594 	mla	r0, r4, r5, r0
40004070:	e5934000 	ldr	r4, [r3]
40004074:	e1a00080 	lsl	r0, r0, #1
40004078:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000407c:	cafffff2 	bgt	4000404c <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004080:	e28aa001 	add	sl, sl, #1
40004084:	e6efa07a 	uxtb	sl, sl
40004088:	e156000a 	cmp	r6, sl
4000408c:	e1a0500a 	mov	r5, sl
40004090:	caffffe8 	bgt	40004038 <Lcd_Han_Putch+0x254>
40004094:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004098:	e59d100c 	ldr	r1, [sp, #12]
4000409c:	e085500c 	add	r5, r5, ip
400040a0:	e59d2000 	ldr	r2, [sp]
400040a4:	e1510002 	cmp	r1, r2
400040a8:	1affffad 	bne	40003f64 <Lcd_Han_Putch+0x180>
400040ac:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400040b0:	e59d2004 	ldr	r2, [sp, #4]
400040b4:	e59d1010 	ldr	r1, [sp, #16]
400040b8:	e2844002 	add	r4, r4, #2
400040bc:	e1540002 	cmp	r4, r2
400040c0:	e58d4028 	str	r4, [sp, #40]	; 0x28
400040c4:	e0811006 	add	r1, r1, r6
400040c8:	e58d1010 	str	r1, [sp, #16]
400040cc:	1affff9c 	bne	40003f44 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400040d0:	e28dd05c 	add	sp, sp, #92	; 0x5c
400040d4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400040d8:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400040dc:	e30707b8 	movw	r0, #30648	; 0x77b8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400040e0:	e3530001 	cmp	r3, #1
400040e4:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400040e8:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400040ec:	13a04d71 	movne	r4, #7232	; 0x1c40
400040f0:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400040f4:	e0800001 	add	r0, r0, r1
400040f8:	e1a08288 	lsl	r8, r8, #5
400040fc:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
40004100:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40004104:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
40004108:	e0841281 	add	r1, r4, r1, lsl #5
4000410c:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004110:	e0821001 	add	r1, r2, r1
40004114:	e28da038 	add	sl, sp, #56	; 0x38
40004118:	e0855105 	add	r5, r5, r5, lsl #2
4000411c:	e1a0400a 	mov	r4, sl
40004120:	e0600180 	rsb	r0, r0, r0, lsl #3
40004124:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40004128:	e0875385 	add	r5, r7, r5, lsl #7
4000412c:	e0880380 	add	r0, r8, r0, lsl #7
40004130:	f4618a0f 	vld1.8	{d24-d25}, [r1]
40004134:	e0855283 	add	r5, r5, r3, lsl #5
40004138:	e0822000 	add	r2, r2, r0
4000413c:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004140:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
40004144:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40004148:	e2877010 	add	r7, r7, #16
4000414c:	e5951004 	ldr	r1, [r5, #4]
40004150:	e5952008 	ldr	r2, [r5, #8]
40004154:	e595300c 	ldr	r3, [r5, #12]
40004158:	f4674a0f 	vld1.8	{d20-d21}, [r7]
4000415c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004160:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40004164:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40004168:	e5950010 	ldr	r0, [r5, #16]
4000416c:	e5951014 	ldr	r1, [r5, #20]
40004170:	e5952018 	ldr	r2, [r5, #24]
40004174:	e595301c 	ldr	r3, [r5, #28]
40004178:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000417c:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40004180:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40004184:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40004188:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
4000418c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40004190:	f26221f6 	vorr	q9, q9, q11
40004194:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40004198:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
4000419c:	f26001f4 	vorr	q8, q8, q10
400041a0:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
400041a4:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
400041a8:	eaffff5a 	b	40003f18 <Lcd_Han_Putch+0x134>

400041ac <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041ac:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400041b0:	e24dd04c 	sub	sp, sp, #76	; 0x4c
400041b4:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041b8:	e30f47d8 	movw	r4, #63448	; 0xf7d8
400041bc:	e3444000 	movt	r4, #16384	; 0x4000
400041c0:	e30757b8 	movw	r5, #30648	; 0x77b8
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041c4:	e1a0c001 	mov	ip, r1
400041c8:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041cc:	e5941004 	ldr	r1, [r4, #4]
400041d0:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041d4:	e58d001c 	str	r0, [sp, #28]
400041d8:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041dc:	e5940000 	ldr	r0, [r4]
400041e0:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400041e4:	e58d2010 	str	r2, [sp, #16]
400041e8:	e1a0900c 	mov	r9, ip
400041ec:	e58d3014 	str	r3, [sp, #20]
400041f0:	e308cb68 	movw	ip, #35688	; 0x8b68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400041f4:	e8a50003 	stmia	r5!, {r0, r1}
400041f8:	e28d5028 	add	r5, sp, #40	; 0x28
400041fc:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
40004200:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40004204:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
40004208:	e59da070 	ldr	sl, [sp, #112]	; 0x70
4000420c:	e5961004 	ldr	r1, [r6, #4]
40004210:	e5962008 	ldr	r2, [r6, #8]
40004214:	e596300c 	ldr	r3, [r6, #12]
40004218:	e58d7000 	str	r7, [sp]
4000421c:	e58d7018 	str	r7, [sp, #24]
40004220:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40004224:	e5960010 	ldr	r0, [r6, #16]
40004228:	e5961014 	ldr	r1, [r6, #20]
4000422c:	e5962018 	ldr	r2, [r6, #24]
40004230:	e596301c 	ldr	r3, [r6, #28]
40004234:	e28d6037 	add	r6, sp, #55	; 0x37
40004238:	e58d6004 	str	r6, [sp, #4]
4000423c:	e1a06007 	mov	r6, r7
40004240:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40004244:	e28d701f 	add	r7, sp, #31
40004248:	e5f60001 	ldrb	r0, [r6, #1]!
4000424c:	e58d7008 	str	r7, [sp, #8]
40004250:	e58d6018 	str	r6, [sp, #24]
40004254:	e59d601c 	ldr	r6, [sp, #28]
40004258:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000425c:	e59d7008 	ldr	r7, [sp, #8]
40004260:	e59d000c 	ldr	r0, [sp, #12]
40004264:	e59d2010 	ldr	r2, [sp, #16]
40004268:	e5f73001 	ldrb	r3, [r7, #1]!
4000426c:	e58d7008 	str	r7, [sp, #8]
40004270:	e1100003 	tst	r0, r3
40004274:	e59d7014 	ldr	r7, [sp, #20]
40004278:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
4000427c:	e35a0000 	cmp	sl, #0
40004280:	da000019 	ble	400042ec <Lcd_Eng_Putch+0x140>
40004284:	e3a05000 	mov	r5, #0
40004288:	e6ff7077 	uxth	r7, r7
4000428c:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40004290:	e3540000 	cmp	r4, #0
40004294:	da00000f 	ble	400042d8 <Lcd_Eng_Putch+0x12c>
40004298:	e3a02000 	mov	r2, #0
4000429c:	e0855009 	add	r5, r5, r9
400042a0:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042a4:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400042a8:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042ac:	e2833001 	add	r3, r3, #1
400042b0:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042b4:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042b8:	e1530004 	cmp	r3, r4
400042bc:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042c0:	e5900014 	ldr	r0, [r0, #20]
400042c4:	e0211590 	mla	r1, r0, r5, r1
400042c8:	e59c0000 	ldr	r0, [ip]
400042cc:	e1a01081 	lsl	r1, r1, #1
400042d0:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400042d4:	bafffff2 	blt	400042a4 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400042d8:	e2888001 	add	r8, r8, #1
400042dc:	e6ef8078 	uxtb	r8, r8
400042e0:	e158000a 	cmp	r8, sl
400042e4:	e1a05008 	mov	r5, r8
400042e8:	baffffe8 	blt	40004290 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400042ec:	e59d2008 	ldr	r2, [sp, #8]
400042f0:	e0866004 	add	r6, r6, r4
400042f4:	e59d7000 	ldr	r7, [sp]
400042f8:	e1520007 	cmp	r2, r7
400042fc:	1affffd6 	bne	4000425c <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004300:	e59d6018 	ldr	r6, [sp, #24]
40004304:	e089900a 	add	r9, r9, sl
40004308:	e59d7004 	ldr	r7, [sp, #4]
4000430c:	e1560007 	cmp	r6, r7
40004310:	1affffcb 	bne	40004244 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40004314:	e28dd04c 	add	sp, sp, #76	; 0x4c
40004318:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
4000431c:	e12fff1e 	bx	lr

40004320 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004320:	e1a0c00d 	mov	ip, sp
40004324:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004328:	e24cb004 	sub	fp, ip, #4
4000432c:	e24dd074 	sub	sp, sp, #116	; 0x74
40004330:	e3084b68 	movw	r4, #35688	; 0x8b68
40004334:	e3444001 	movt	r4, #16385	; 0x4001
40004338:	e59ba008 	ldr	sl, [fp, #8]
4000433c:	e59b600c 	ldr	r6, [fp, #12]
40004340:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
40004344:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004348:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000434c:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004350:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40004354:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40004358:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000435c:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004360:	e30fc7d8 	movw	ip, #63448	; 0xf7d8
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004364:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004368:	e344c000 	movt	ip, #16384	; 0x4000
4000436c:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40004370:	e307c7b8 	movw	ip, #30648	; 0x77b8
40004374:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40004378:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
4000437c:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40004380:	e5d53000 	ldrb	r3, [r5]
40004384:	e3530000 	cmp	r3, #0
40004388:	0a000015 	beq	400043e4 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
4000438c:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004390:	e285c001 	add	ip, r5, #1
40004394:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40004398:	9a000013 	bls	400043ec <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
4000439c:	e5d5c001 	ldrb	ip, [r5, #1]
400043a0:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043a4:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
400043a8:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043ac:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400043b0:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043b4:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
400043b8:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043bc:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
400043c0:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400043c4:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400043c8:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
400043cc:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
400043d0:	e58dc000 	str	ip, [sp]
400043d4:	ebfffe82 	bl	40003de4 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400043d8:	e5d53000 	ldrb	r3, [r5]
400043dc:	e3530000 	cmp	r3, #0
400043e0:	1affffe9 	bne	4000438c <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
400043e4:	e24bd028 	sub	sp, fp, #40	; 0x28
400043e8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
400043ec:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
400043f0:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400043f4:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
400043f8:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
400043fc:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
40004400:	e5950000 	ldr	r0, [r5]
40004404:	e08c5203 	add	r5, ip, r3, lsl #4
40004408:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
4000440c:	e24b3054 	sub	r3, fp, #84	; 0x54
40004410:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
40004414:	e59c1004 	ldr	r1, [ip, #4]
40004418:	e24bc04c 	sub	ip, fp, #76	; 0x4c
4000441c:	e8a30003 	stmia	r3!, {r0, r1}
40004420:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40004424:	e5951004 	ldr	r1, [r5, #4]
40004428:	e5952008 	ldr	r2, [r5, #8]
4000442c:	e595300c 	ldr	r3, [r5, #12]
40004430:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40004434:	e5950010 	ldr	r0, [r5, #16]
40004438:	e5951014 	ldr	r1, [r5, #20]
4000443c:	e5952018 	ldr	r2, [r5, #24]
40004440:	e595301c 	ldr	r3, [r5, #28]
40004444:	e24b503d 	sub	r5, fp, #61	; 0x3d
40004448:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
4000444c:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40004450:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40004454:	e24bc055 	sub	ip, fp, #85	; 0x55
40004458:	e5f50001 	ldrb	r0, [r5, #1]!
4000445c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004460:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
40004464:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004468:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000446c:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40004470:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
40004474:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40004478:	e5fc3001 	ldrb	r3, [ip, #1]!
4000447c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004480:	e1100003 	tst	r0, r3
40004484:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40004488:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
4000448c:	e3590000 	cmp	r9, #0
40004490:	da000019 	ble	400044fc <Lcd_Puts+0x1dc>
40004494:	e3a07000 	mov	r7, #0
40004498:	e6ff6076 	uxth	r6, r6
4000449c:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
400044a0:	e35a0000 	cmp	sl, #0
400044a4:	da00000f 	ble	400044e8 <Lcd_Puts+0x1c8>
400044a8:	e3a03000 	mov	r3, #0
400044ac:	e08cc008 	add	ip, ip, r8
400044b0:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044b4:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400044b8:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044bc:	e2833001 	add	r3, r3, #1
400044c0:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044c4:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044c8:	e15a0003 	cmp	sl, r3
400044cc:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400044d0:	e5900014 	ldr	r0, [r0, #20]
400044d4:	e0211c90 	mla	r1, r0, ip, r1
400044d8:	e5940000 	ldr	r0, [r4]
400044dc:	e1a01081 	lsl	r1, r1, #1
400044e0:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400044e4:	cafffff2 	bgt	400044b4 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400044e8:	e2877001 	add	r7, r7, #1
400044ec:	e6ef7077 	uxtb	r7, r7
400044f0:	e1590007 	cmp	r9, r7
400044f4:	e1a0c007 	mov	ip, r7
400044f8:	caffffe8 	bgt	400044a0 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400044fc:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
40004500:	e085500a 	add	r5, r5, sl
40004504:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
40004508:	e152000c 	cmp	r2, ip
4000450c:	1affffd6 	bne	4000446c <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004510:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40004514:	e0888009 	add	r8, r8, r9
40004518:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
4000451c:	e155000c 	cmp	r5, ip
40004520:	1affffcb 	bne	40004454 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004524:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004528:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
4000452c:	e085500c 	add	r5, r5, ip
40004530:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004534:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40004538:	eaffff90 	b	40004380 <Lcd_Puts+0x60>

4000453c <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
4000453c:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40004540:	e92d01f0 	push	{r4, r5, r6, r7, r8}
40004544:	a1a0c000 	movge	ip, r0
40004548:	a1a00002 	movge	r0, r2
4000454c:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004550:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40004554:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004558:	a1a0c001 	movge	ip, r1
4000455c:	a1a01003 	movge	r1, r3
40004560:	a1a0300c 	movge	r3, ip
40004564:	e3084b68 	movw	r4, #35688	; 0x8b68
40004568:	e6ff8078 	uxth	r8, r8
4000456c:	e3444001 	movt	r4, #16385	; 0x4001
40004570:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40004574:	e1500002 	cmp	r0, r2
40004578:	ca00000a 	bgt	400045a8 <Lcd_Draw_Bar+0x6c>
4000457c:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004580:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40004584:	e5946000 	ldr	r6, [r4]
40004588:	e0845285 	add	r5, r4, r5, lsl #5
4000458c:	e5955014 	ldr	r5, [r5, #20]
40004590:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40004594:	e28cc001 	add	ip, ip, #1
40004598:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000459c:	e1a05085 	lsl	r5, r5, #1
400045a0:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400045a4:	1afffff5 	bne	40004580 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
400045a8:	e2811001 	add	r1, r1, #1
400045ac:	e1510003 	cmp	r1, r3
400045b0:	daffffef 	ble	40004574 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
400045b4:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
400045b8:	e12fff1e 	bx	lr

400045bc <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400045bc:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
400045c0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400045c4:	ee07ca90 	vmov	s15, ip
400045c8:	e060c002 	rsb	ip, r0, r2
400045cc:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400045d0:	ee071a90 	vmov	s15, r1
400045d4:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
400045d8:	ee07ca90 	vmov	s15, ip
400045dc:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400045e0:	eef54bc0 	vcmpe.f64	d20, #0.0
400045e4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400045e8:	bef12b64 	vneglt.f64	d18, d20
400045ec:	eef55bc0 	vcmpe.f64	d21, #0.0
400045f0:	aef02b64 	vmovge.f64	d18, d20
400045f4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400045f8:	ee070a90 	vmov	s15, r0
400045fc:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004600:	ba000004 	blt	40004618 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40004604:	eef45be2 	vcmpe.f64	d21, d18
40004608:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000460c:	da000005 	ble	40004628 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004610:	eef06b65 	vmov.f64	d22, d21
40004614:	ea000032 	b	400046e4 <Lcd_Draw_Line+0x128>
40004618:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
4000461c:	eef42be3 	vcmpe.f64	d18, d19
40004620:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004624:	4a00002a 	bmi	400046d4 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004628:	eef54bc0 	vcmpe.f64	d20, #0.0
4000462c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004630:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
40004634:	da00004a 	ble	40004764 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40004638:	ee073a90 	vmov	s15, r3
4000463c:	e3083b68 	movw	r3, #35688	; 0x8b68
40004640:	eef82be7 	vcvt.f64.s32	d18, s15
40004644:	e3443001 	movt	r3, #16385	; 0x4001
40004648:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
4000464c:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40004650:	eef40b62 	vcmp.f64	d16, d18
40004654:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004658:	e6ff4072 	uxth	r4, r2
4000465c:	0a00000f 	beq	400046a0 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004660:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004664:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004668:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000466c:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004670:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004674:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004678:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
4000467c:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004680:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40004684:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004688:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
4000468c:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004690:	e0222c90 	mla	r2, r0, ip, r2
40004694:	e1a02082 	lsl	r2, r2, #1
40004698:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
4000469c:	1affffef 	bne	40004660 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046a0:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046a4:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046a8:	e5932000 	ldr	r2, [r3]
400046ac:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046b0:	ee17ca90 	vmov	ip, s15
400046b4:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046b8:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400046bc:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400046c0:	e0230c91 	mla	r3, r1, ip, r0
400046c4:	e1a03083 	lsl	r3, r3, #1
400046c8:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
400046cc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400046d0:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400046d4:	eef55bc0 	vcmpe.f64	d21, #0.0
400046d8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400046dc:	bef06b63 	vmovlt.f64	d22, d19
400046e0:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
400046e4:	ee072a90 	vmov	s15, r2
400046e8:	e3083b68 	movw	r3, #35688	; 0x8b68
400046ec:	eef82be7 	vcvt.f64.s32	d18, s15
400046f0:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
400046f4:	eef55bc0 	vcmpe.f64	d21, #0.0
400046f8:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
400046fc:	e59d2004 	ldr	r2, [sp, #4]
40004700:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004704:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40004708:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
4000470c:	cef03b65 	vmovgt.f64	d19, d21
40004710:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
40004714:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40004718:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
4000471c:	0affffdf 	beq	400046a0 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004720:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004724:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40004728:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
4000472c:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004730:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004734:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004738:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
4000473c:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004740:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004744:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004748:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000474c:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004750:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004754:	e1a02082 	lsl	r2, r2, #1
40004758:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
4000475c:	1affffef 	bne	40004720 <Lcd_Draw_Line+0x164>
40004760:	eaffffce 	b	400046a0 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004764:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004768:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
4000476c:	eaffffb1 	b	40004638 <Lcd_Draw_Line+0x7c>

40004770 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004770:	e1a0c00d 	mov	ip, sp
40004774:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004778:	e24cb004 	sub	fp, ip, #4
4000477c:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004780:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40004784:	e30767b8 	movw	r6, #30648	; 0x77b8
40004788:	e59ba004 	ldr	sl, [fp, #4]
4000478c:	e3084b68 	movw	r4, #35688	; 0x8b68
40004790:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004794:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40004798:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000479c:	e30fc7d8 	movw	ip, #63448	; 0xf7d8
400047a0:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400047a4:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
400047a8:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400047ac:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
400047b0:	e59b100c 	ldr	r1, [fp, #12]
400047b4:	e3444001 	movt	r4, #16385	; 0x4001
400047b8:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400047bc:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400047c0:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400047c4:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
400047c8:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400047cc:	eb000c4e 	bl	4000790c <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400047d0:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400047d4:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400047d8:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
400047dc:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
400047e0:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
400047e4:	e344c001 	movt	ip, #16385	; 0x4001
400047e8:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400047ec:	e5d65000 	ldrb	r5, [r6]
400047f0:	e3550000 	cmp	r5, #0
400047f4:	0a000014 	beq	4000484c <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
400047f8:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400047fc:	e286c001 	add	ip, r6, #1
40004800:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40004804:	9a000012 	bls	40004854 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40004808:	e5d63001 	ldrb	r3, [r6, #1]
4000480c:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004810:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40004814:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004818:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000481c:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004820:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40004824:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004828:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
4000482c:	e58d5000 	str	r5, [sp]
40004830:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40004834:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40004838:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000483c:	ebfffd68 	bl	40003de4 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004840:	e5d65000 	ldrb	r5, [r6]
40004844:	e3550000 	cmp	r5, #0
40004848:	1affffea 	bne	400047f8 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
4000484c:	e24bd028 	sub	sp, fp, #40	; 0x28
40004850:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40004854:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40004858:	e24b3f55 	sub	r3, fp, #340	; 0x154
4000485c:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004860:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40004864:	e5960000 	ldr	r0, [r6]
40004868:	e5961004 	ldr	r1, [r6, #4]
4000486c:	e24b6f55 	sub	r6, fp, #340	; 0x154
40004870:	e08c5205 	add	r5, ip, r5, lsl #4
40004874:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40004878:	e2866007 	add	r6, r6, #7
4000487c:	e8a30003 	stmia	r3!, {r0, r1}
40004880:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40004884:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40004888:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
4000488c:	e2866010 	add	r6, r6, #16
40004890:	e5951004 	ldr	r1, [r5, #4]
40004894:	e5952008 	ldr	r2, [r5, #8]
40004898:	e595300c 	ldr	r3, [r5, #12]
4000489c:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
400048a0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400048a4:	e5950010 	ldr	r0, [r5, #16]
400048a8:	e5951014 	ldr	r1, [r5, #20]
400048ac:	e5952018 	ldr	r2, [r5, #24]
400048b0:	e595301c 	ldr	r3, [r5, #28]
400048b4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400048b8:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
400048bc:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400048c0:	e5f6c001 	ldrb	ip, [r6, #1]!
400048c4:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
400048c8:	e24bcf55 	sub	ip, fp, #340	; 0x154
400048cc:	e24cc001 	sub	ip, ip, #1
400048d0:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
400048d4:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400048d8:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
400048dc:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
400048e0:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
400048e4:	e5fc3001 	ldrb	r3, [ip, #1]!
400048e8:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
400048ec:	e1100003 	tst	r0, r3
400048f0:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
400048f4:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
400048f8:	e3590000 	cmp	r9, #0
400048fc:	da000019 	ble	40004968 <Lcd_Printf+0x1f8>
40004900:	e3a07000 	mov	r7, #0
40004904:	e6ff6076 	uxth	r6, r6
40004908:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
4000490c:	e35a0000 	cmp	sl, #0
40004910:	da00000f 	ble	40004954 <Lcd_Printf+0x1e4>
40004914:	e3a03000 	mov	r3, #0
40004918:	e08cc008 	add	ip, ip, r8
4000491c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004920:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40004924:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004928:	e2833001 	add	r3, r3, #1
4000492c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004930:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004934:	e15a0003 	cmp	sl, r3
40004938:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000493c:	e5900014 	ldr	r0, [r0, #20]
40004940:	e0211c90 	mla	r1, r0, ip, r1
40004944:	e5940000 	ldr	r0, [r4]
40004948:	e1a01081 	lsl	r1, r1, #1
4000494c:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004950:	cafffff2 	bgt	40004920 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004954:	e2877001 	add	r7, r7, #1
40004958:	e6ef7077 	uxtb	r7, r7
4000495c:	e1590007 	cmp	r9, r7
40004960:	e1a0c007 	mov	ip, r7
40004964:	caffffe8 	bgt	4000490c <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004968:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
4000496c:	e085500a 	add	r5, r5, sl
40004970:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40004974:	e1520006 	cmp	r2, r6
40004978:	1affffd6 	bne	400048d8 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
4000497c:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40004980:	e0888009 	add	r8, r8, r9
40004984:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40004988:	e15c0006 	cmp	ip, r6
4000498c:	1affffc9 	bne	400048b8 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004990:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40004994:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40004998:	e086600c 	add	r6, r6, ip
4000499c:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400049a0:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
400049a4:	eaffff90 	b	400047ec <Lcd_Printf+0x7c>

400049a8 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049a8:	e1a0c00d 	mov	ip, sp
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049ac:	e3073eec 	movw	r3, #32492	; 0x7eec
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049b0:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049b4:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400049b8:	e24dd010 	sub	sp, sp, #16
400049bc:	e24cb004 	sub	fp, ip, #4
	//stack test,  sp,  stack guard, ݱ guard , errorȲ(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400049c0:	e3a02003 	mov	r2, #3
400049c4:	e3a0c001 	mov	ip, #1
400049c8:	e3443001 	movt	r3, #16385	; 0x4001
400049cc:	e1a01000 	mov	r1, r0
400049d0:	e58d3008 	str	r3, [sp, #8]
400049d4:	e58d2000 	str	r2, [sp]
400049d8:	e1a03000 	mov	r3, r0
400049dc:	e58d2004 	str	r2, [sp, #4]
400049e0:	e30f2fff 	movw	r2, #65535	; 0xffff
400049e4:	e58dc00c 	str	ip, [sp, #12]
400049e8:	ebfff8f4 	bl	40002dc0 <Lcd_Printf.constprop.0>
}
400049ec:	e24bd00c 	sub	sp, fp, #12
400049f0:	e89da800 	ldm	sp, {fp, sp, pc}

400049f4 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
400049f4:	e3a03411 	mov	r3, #285212672	; 0x11000000
400049f8:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
400049fc:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004a00:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40004a04:	e12fff1e 	bx	lr

40004a08 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40004a08:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a0c:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004a10:	e1e00000 	mvn	r0, r0
}
40004a14:	e7e101d0 	ubfx	r0, r0, #3, #2
40004a18:	e12fff1e 	bx	lr

40004a1c <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40004a1c:	e3a02411 	mov	r2, #285212672	; 0x11000000
40004a20:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40004a24:	e1e03003 	mvn	r3, r3
40004a28:	e3130018 	tst	r3, #24
40004a2c:	1afffffb 	bne	40004a20 <Key_Wait_Key_Released+0x4>
}
40004a30:	e12fff1e 	bx	lr

40004a34 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40004a34:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a38:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004a3c:	e1e00000 	mvn	r0, r0
40004a40:	e7e101d0 	ubfx	r0, r0, #3, #2
40004a44:	e3500000 	cmp	r0, #0
40004a48:	0afffffa 	beq	40004a38 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40004a4c:	e12fff1e 	bx	lr

40004a50 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40004a50:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004a54:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004a58:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40004a5c:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004a60:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40004a64:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40004a68:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40004a6c:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40004a70:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004a74:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40004a78:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40004a7c:	e12fff1e 	bx	lr

40004a80 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40004a80:	e1a0c00d 	mov	ip, sp
40004a84:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40004a88:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40004a8c:	e24cb004 	sub	fp, ip, #4
	if(en)
40004a90:	1a000006 	bne	40004ab0 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40004a94:	e3a01033 	mov	r1, #51	; 0x33
40004a98:	ebfff84c 	bl	40002bd0 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40004a9c:	e1a00004 	mov	r0, r4
40004aa0:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40004aa4:	e24bd014 	sub	sp, fp, #20
40004aa8:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40004aac:	eafff847 	b	40002bd0 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40004ab0:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004ab4:	e3a02018 	mov	r2, #24
40004ab8:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40004abc:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004ac0:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004ac4:	e1a02000 	mov	r2, r0
40004ac8:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004acc:	e3ccc018 	bic	ip, ip, #24
40004ad0:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40004ad4:	ebfff850 	bl	40002c1c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004ad8:	e3a00000 	mov	r0, #0
40004adc:	e3a01033 	mov	r1, #51	; 0x33
40004ae0:	ebfff827 	bl	40002b84 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40004ae4:	e3a00000 	mov	r0, #0
40004ae8:	e3a01033 	mov	r1, #51	; 0x33
40004aec:	e3a02001 	mov	r2, #1
40004af0:	ebfff86a 	bl	40002ca0 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40004af4:	e3a00000 	mov	r0, #0
40004af8:	e3a01034 	mov	r1, #52	; 0x34
40004afc:	e1a02000 	mov	r2, r0
40004b00:	ebfff845 	bl	40002c1c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40004b04:	e3a00000 	mov	r0, #0
40004b08:	e3a01034 	mov	r1, #52	; 0x34
40004b0c:	ebfff81c 	bl	40002b84 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40004b10:	e3a00000 	mov	r0, #0
40004b14:	e3a01034 	mov	r1, #52	; 0x34
40004b18:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40004b1c:	e24bd014 	sub	sp, fp, #20
40004b20:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40004b24:	eafff85d 	b	40002ca0 <GIC_Set_Processor_Target>

40004b28 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40004b28:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004b2c:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40004b30:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004b34:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40004b38:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40004b3c:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004b40:	e3c22030 	bic	r2, r2, #48	; 0x30
40004b44:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40004b48:	e12fff1e 	bx	lr

40004b4c <LED_Display>:
40004b4c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004b50:	e2000003 	and	r0, r0, #3
40004b54:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004b58:	e3c22030 	bic	r2, r2, #48	; 0x30
40004b5c:	e1820200 	orr	r0, r2, r0, lsl #4
40004b60:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40004b64:	e12fff1e 	bx	lr

40004b68 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b68:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b6c:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b70:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b74:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b78:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b7c:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b80:	e1a04000 	mov	r4, r0
40004b84:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004b88:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b8c:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004b90:	e3a01001 	mov	r1, #1
40004b94:	e1a00004 	mov	r0, r4
40004b98:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004b9c:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40004ba0:	eb000476 	bl	40005d80 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004ba4:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004ba8:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004bac:	8afffff7 	bhi	40004b90 <App_Read+0x28>
40004bb0:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004bb4 <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004bb4:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004bb8:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40004bbc:	e92dd800 	push	{fp, ip, lr, pc}
40004bc0:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40004bc4:	ebfff557 	bl	40002128 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004bc8:	e3a00cc2 	mov	r0, #49664	; 0xc200
40004bcc:	e3400001 	movt	r0, #1
40004bd0:	eb000546 	bl	400060f0 <Uart1_Init>
	LED_Init();
40004bd4:	ebffffd3 	bl	40004b28 <LED_Init>
	Key_Poll_Init();
40004bd8:	ebffff85 	bl	400049f4 <Key_Poll_Init>

	Uart_Printf("\nOS Template\n");
40004bdc:	e3070f1c 	movw	r0, #32540	; 0x7f1c
40004be0:	e3440001 	movt	r0, #16385	; 0x4001
40004be4:	eb0005a5 	bl	40006280 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004be8:	e3083b6c 	movw	r3, #35692	; 0x8b6c
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004bec:	e3a02f96 	mov	r2, #600	; 0x258
	LED_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004bf0:	e3443001 	movt	r3, #16385	; 0x4001
40004bf4:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40004bf8:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40004bfc:	e3a00002 	mov	r0, #2
40004c00:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40004c04:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40004c08:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004c0c:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40004c10:	e5832014 	str	r2, [r3, #20]
	LED_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004c14:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004c18:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40004c1c:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
40004c20:	ebfffa72 	bl	400035f0 <Lcd_Init>
	Lcd_Win_Init(0, 1);
40004c24:	e3a01001 	mov	r1, #1
40004c28:	e1a00004 	mov	r0, r4
40004c2c:	ebfffae1 	bl	400037b8 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
40004c30:	e3a00008 	mov	r0, #8
40004c34:	ebfffc10 	bl	40003c7c <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40004c38:	e1a00004 	mov	r0, r4
40004c3c:	e1a01004 	mov	r1, r4
40004c40:	ebfffbf9 	bl	40003c2c <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40004c44:	e1a01004 	mov	r1, r4
40004c48:	e1a00004 	mov	r0, r4
40004c4c:	ebfffbec 	bl	40003c04 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
40004c50:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40004c54:	ebfffb77 	bl	40003a38 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004c58:	e1a00004 	mov	r0, r4
40004c5c:	e3a01001 	mov	r1, #1
40004c60:	ebfff7bc 	bl	40002b58 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40004c64:	e3a010ff 	mov	r1, #255	; 0xff
40004c68:	e1a00004 	mov	r0, r4
40004c6c:	ebfff7be 	bl	40002b6c <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004c70:	e3a00001 	mov	r0, #1
40004c74:	ebfff7b1 	bl	40002b40 <GIC_Distributor_Enable>
		App_Read(SECTOR_APP1, SIZE_APP0, RAM_APP1);
	}
#endif

	// PCB 할당, 초기화 그리고 linked list에 넣어주기
	pcb_malloc();
40004c78:	eb00012b 	bl	4000512c <pcb_malloc>
	pcb_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);
40004c7c:	e1a00004 	mov	r0, r4
40004c80:	e1a01004 	mov	r1, r4
40004c84:	e1a02004 	mov	r2, r4
40004c88:	e3440410 	movt	r0, #17424	; 0x4410
40004c8c:	e34414a0 	movt	r1, #17568	; 0x44a0
40004c90:	e34424b0 	movt	r2, #17584	; 0x44b0
40004c94:	eb000130 	bl	4000515c <pcb_init>
	pcb_add_to_list();
40004c98:	eb000152 	bl	400051e8 <pcb_add_to_list>

	for(;;)
	{
		Uart_Printf("\nAPP0 RUN\n");
40004c9c:	e3070f2c 	movw	r0, #32556	; 0x7f2c
40004ca0:	e3440001 	movt	r0, #16385	; 0x4001
40004ca4:	eb000575 	bl	40006280 <Uart1_Printf>
		//SetTransTable(RAM_APP0, (RAM_APP0+SIZE_APP0-1), RAM_APP0, RW_WBWA);
		SetTransTable(STACK_LIMIT_APP0, STACK_BASE_APP1-1, STACK_LIMIT_APP0, RW_WBWA);
40004ca8:	e3a00000 	mov	r0, #0
40004cac:	e30f1fff 	movw	r1, #65535	; 0xffff
40004cb0:	e3440490 	movt	r0, #17552	; 0x4490
40004cb4:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004cb8:	e1a02000 	mov	r2, r0
40004cbc:	e34414af 	movt	r1, #17583	; 0x44af
40004cc0:	e3403002 	movt	r3, #2
40004cc4:	ebfff1c3 	bl	400013d8 <SetTransTable>
		set_second_table_address_App0();
40004cc8:	ebfff1e5 	bl	40001464 <set_second_table_address_App0>
		init_second_table_descriptor_App0();
40004ccc:	ebfff202 	bl	400014dc <init_second_table_descriptor_App0>

		CoTTSet_L1L2_app1(); // make new transition table for app1
40004cd0:	ebfff589 	bl	400022fc <CoTTSet_L1L2_app1>
		//SetTransTable_app1(RAM_APP0, (RAM_APP0+SIZE_APP1-1), RAM_APP1, RW_WBWA);
		SetTransTable_app1(STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA);
40004cd4:	e3a00000 	mov	r0, #0
40004cd8:	e30f1fff 	movw	r1, #65535	; 0xffff
40004cdc:	e34404a0 	movt	r0, #17568	; 0x44a0
40004ce0:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40004ce4:	e1a02000 	mov	r2, r0
40004ce8:	e3403002 	movt	r3, #2
40004cec:	e34414af 	movt	r1, #17583	; 0x44af
40004cf0:	ebfff1c9 	bl	4000141c <SetTransTable_app1>
		set_second_table_address_App1();
40004cf4:	ebfff1e9 	bl	400014a0 <set_second_table_address_App1>
		init_second_table_descriptor_App1();
40004cf8:	ebfff250 	bl	40001640 <init_second_table_descriptor_App1>
		CoInvalidateMainTlb();
40004cfc:	eb00079c 	bl	40006b74 <CoInvalidateMainTlb>

		Timer0_Int_Delay(1, 1000); // IRQ Interrupt 실행
40004d00:	e3a01ffa 	mov	r1, #1000	; 0x3e8
40004d04:	e3a00001 	mov	r0, #1
40004d08:	eb0004ca 	bl	40006038 <Timer0_Int_Delay>
		Set_ASID(0); //App0 asid 0으로 설정
40004d0c:	e3a00000 	mov	r0, #0
40004d10:	eb0006c2 	bl	40006820 <Set_ASID>
		Run_App(RAM_APP0, STACK_BASE_APP0); //App0부터 실행 시작
40004d14:	e3a00000 	mov	r0, #0
40004d18:	e1a01000 	mov	r1, r0
40004d1c:	e3440410 	movt	r0, #17424	; 0x4410
40004d20:	e34414a0 	movt	r1, #17568	; 0x44a0
40004d24:	eb00067d 	bl	40006720 <Run_App>
40004d28:	eaffffdb 	b	40004c9c <Main+0xe8>

40004d2c <demand_paging>:
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
40004d2c:	e1a0c00d 	mov	ip, sp
40004d30:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40004d34:	e24cb004 	sub	fp, ip, #4
40004d38:	e24dd014 	sub	sp, sp, #20
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d3c:	e3084c20 	movw	r4, #35872	; 0x8c20
40004d40:	e3444001 	movt	r4, #16385	; 0x4001
struct PA_page_info PA_page_info_list[MAX_PA_PAGE]; //main.c 에서 동적 할당해줄 예정
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
40004d44:	e1a05000 	mov	r5, r0
	CoInvalidateMainTlb();
	unsigned int cur_asid = Get_ASID();
	unsigned int section_id = fault_addr >> 20;
40004d48:	e1a06a20 	lsr	r6, r0, #20
unsigned int page_counter = 0;
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	CoInvalidateMainTlb();
40004d4c:	eb000788 	bl	40006b74 <CoInvalidateMainTlb>
	unsigned int cur_asid = Get_ASID();
40004d50:	eb0006ae 	bl	40006810 <Get_ASID>
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d54:	e5948000 	ldr	r8, [r4]
unsigned int swap_flag = 0;

void demand_paging (unsigned int fault_addr)
{
	CoInvalidateMainTlb();
	unsigned int cur_asid = Get_ASID();
40004d58:	e1a07000 	mov	r7, r0
	unsigned int swapout_asid;
	unsigned int swapout_virtual_address;
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
40004d5c:	e3580000 	cmp	r8, #0
40004d60:	0a000053 	beq	40004eb4 <demand_paging+0x188>
	{
		page_counter %= MAX_PA_PAGE;
40004d64:	e5d43004 	ldrb	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
40004d68:	e2838911 	add	r8, r3, #278528	; 0x44000
	unsigned int swapout_physical_address;
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
40004d6c:	e5843004 	str	r3, [r4, #4]
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d70:	e0833083 	add	r3, r3, r3, lsl #1
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
40004d74:	e2888c0b 	add	r8, r8, #2816	; 0xb00
		swapout_physical_address <<= 12;
40004d78:	e1a08608 	lsl	r8, r8, #12
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d7c:	e0843103 	add	r3, r4, r3, lsl #2
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
40004d80:	e50b8030 	str	r8, [fp, #-48]	; 0xffffffd0
	unsigned int swapout_section_id;

	if (swap_flag) //메모리 공간이 꽉차서 swap out을 진행해야할 경우
	{
		page_counter %= MAX_PA_PAGE;
		swapout_asid = PA_page_info_list[page_counter].asid;
40004d84:	e593a00c 	ldr	sl, [r3, #12]
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
40004d88:	e5939010 	ldr	r9, [r3, #16]
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
40004d8c:	e35a0000 	cmp	sl, #0
		swapout_asid = PA_page_info_list[page_counter].asid;
		swapout_virtual_address = PA_page_info_list[page_counter].virtual_address;
		swapout_physical_address = (0x44b00000 + (page_counter*0x1000));
		swapout_physical_address >>= 12;
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;
40004d90:	e1a08a29 	lsr	r8, r9, #20

		if (swapout_asid == 0) //app0
40004d94:	0a00008a 	beq	40004fc4 <demand_paging+0x298>
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
40004d98:	e2892501 	add	r2, r9, #4194304	; 0x400000
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004d9c:	e3a01000 	mov	r1, #0
40004da0:	e1a02a22 	lsr	r2, r2, #20
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
			*fst_TT_entry = swapout_virtual_address >> 20 << 20;;
		}
		else
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
40004da4:	e1a0c108 	lsl	ip, r8, #2
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004da8:	e1a02a02 	lsl	r2, r2, #20
40004dac:	e3441408 	movt	r1, #17416	; 0x4408
40004db0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40004db4:	e3822002 	orr	r2, r2, #2
40004db8:	e7812108 	str	r2, [r1, r8, lsl #2]
		CoInvalidateMainTlb();
40004dbc:	e50bc038 	str	ip, [fp, #-56]	; 0xffffffc8
40004dc0:	eb00076b 	bl	40006b74 <CoInvalidateMainTlb>
		call_isb();
40004dc4:	eb00069b 	bl	40006838 <call_isb>

		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //swap_out 하는 페이지의 asid에 따라 ttbr 설정
40004dc8:	e51bc038 	ldr	ip, [fp, #-56]	; 0xffffffc8
40004dcc:	e35a0001 	cmp	sl, #1
40004dd0:	e3a00048 	mov	r0, #72	; 0x48
40004dd4:	13440400 	movtne	r0, #17408	; 0x4400
40004dd8:	03440408 	movteq	r0, #17416	; 0x4408
40004ddc:	e28cc311 	add	ip, ip, #1140850688	; 0x44000000
40004de0:	e50bc034 	str	ip, [fp, #-52]	; 0xffffffcc
40004de4:	eb000725 	bl	40006a80 <CoSetTTBase>
		memcpy((void *)(swapout_virtual_address >> 12 << 12), (void *)(swapout_physical_address), 0x1000); // swap file로 swap out
40004de8:	e3c90eff 	bic	r0, r9, #4080	; 0xff0
40004dec:	e3a02a01 	mov	r2, #4096	; 0x1000
40004df0:	e51b1030 	ldr	r1, [fp, #-48]	; 0xffffffd0
40004df4:	e3c0000f 	bic	r0, r0, #15
40004df8:	eb0009ca 	bl	40007528 <memcpy>

		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;

		//section 별 2차 table로 매핑을 위한 offset 설정
		if (swapout_section_id == 0x441)
40004dfc:	e3002441 	movw	r2, #1089	; 0x441
40004e00:	e1580002 	cmp	r8, r2
40004e04:	0a00007a 	beq	40004ff4 <demand_paging+0x2c8>
			snd_table_offset = 0x0;
		else if (swapout_section_id == 0x442)
40004e08:	e2822001 	add	r2, r2, #1
40004e0c:	e1580002 	cmp	r8, r2
40004e10:	0a000081 	beq	4000501c <demand_paging+0x2f0>
			snd_table_offset = 0x400;
		else if (swapout_section_id == 0x443)
40004e14:	e3003443 	movw	r3, #1091	; 0x443
40004e18:	e300ec01 	movw	lr, #3073	; 0xc01
40004e1c:	e300c801 	movw	ip, #2049	; 0x801
40004e20:	e1580003 	cmp	r8, r3
40004e24:	e1a0000e 	mov	r0, lr
40004e28:	e1a0100c 	mov	r1, ip
40004e2c:	e3a02b03 	mov	r2, #3072	; 0xc00
40004e30:	e344e404 	movt	lr, #17412	; 0x4404
40004e34:	e344c404 	movt	ip, #17412	; 0x4404
40004e38:	e1a03002 	mov	r3, r2
40004e3c:	e3a08b02 	mov	r8, #2048	; 0x800
40004e40:	11a0c00e 	movne	ip, lr
40004e44:	e3a0eb02 	mov	lr, #2048	; 0x800
40004e48:	e344840c 	movt	r8, #17420	; 0x440c
40004e4c:	e344040c 	movt	r0, #17420	; 0x440c
40004e50:	e344140c 	movt	r1, #17420	; 0x440c
40004e54:	e344240c 	movt	r2, #17420	; 0x440c
40004e58:	e3443404 	movt	r3, #17412	; 0x4404
40004e5c:	e344e404 	movt	lr, #17412	; 0x4404
40004e60:	01a02008 	moveq	r2, r8
40004e64:	11a01000 	movne	r1, r0
40004e68:	01a0300e 	moveq	r3, lr
40004e6c:	13a08b03 	movne	r8, #3072	; 0xc00
40004e70:	03a08b02 	moveq	r8, #2048	; 0x800
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e74:	e35a0000 	cmp	sl, #0
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004e78:	e3a0e048 	mov	lr, #72	; 0x48
		else if (swapout_section_id == 0x443)
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e7c:	11a0c001 	movne	ip, r1
		{
			snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;
40004e80:	e51b1034 	ldr	r1, [fp, #-52]	; 0xffffffcc
		else if (swapout_section_id == 0x443)
			snd_table_offset = 0x800;
		else
			snd_table_offset = 0xc00;

		if (swapout_asid == 0) //swap out 해야할 페이지가 app0의 페이지일 경우
40004e84:	11a03002 	movne	r3, r2
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004e88:	e1a0000e 	mov	r0, lr
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
40004e8c:	e3a02002 	mov	r2, #2
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004e90:	e344e400 	movt	lr, #17408	; 0x4400
40004e94:	e3570001 	cmp	r7, #1
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
40004e98:	e7e79659 	ubfx	r9, r9, #12, #8
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004e9c:	e3440408 	movt	r0, #17416	; 0x4408
		{
			snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
		}
		// mmu 번역 정보 업데이트: 2차 page table로 가도록 수정
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;
40004ea0:	e581c000 	str	ip, [r1]

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004ea4:	11a0000e 	movne	r0, lr
		*fst_TT_entry = snd_page_table_base;
		*fst_TT_entry |= 0x1;

		snd_page_table_index = (swapout_virtual_address % 0x100000)/0x1000;
		snd_TT_entry = (unsigned int *)snd_page_table_base + snd_page_table_index;
		*snd_TT_entry = 0x2; //접근 불가능으로 진행
40004ea8:	e7832109 	str	r2, [r3, r9, lsl #2]
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40004eac:	eb0006f3 	bl	40006a80 <CoSetTTBase>
		CoInvalidateMainTlb();
40004eb0:	eb00072f 	bl	40006b74 <CoInvalidateMainTlb>
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004eb4:	e5943004 	ldr	r3, [r4, #4]
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
40004eb8:	e3570000 	cmp	r7, #0
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
		CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ebc:	e3a02001 	mov	r2, #1
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004ec0:	11a09106 	lslne	r9, r6, #2
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
40004ec4:	01a09106 	lsleq	r9, r6, #2
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004ec8:	12899311 	addne	r9, r9, #1140850688	; 0x44000000
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
		CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ecc:	e0833083 	add	r3, r3, r3, lsl #1
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
40004ed0:	02899311 	addeq	r9, r9, #1140850688	; 0x44000000
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
40004ed4:	12899702 	addne	r9, r9, #524288	; 0x80000
		CoSetTTBase((cur_asid == 1 ? 0x44080000 : 0x44000000)|(1<<6)|(1<<3)|(0<<1)|(0<<0));
		CoInvalidateMainTlb();
	}

	// 구조체 업데이트
	PA_page_info_list[page_counter].is_allocated = 1;
40004ed8:	e0843103 	add	r3, r4, r3, lsl #2
40004edc:	e5832008 	str	r2, [r3, #8]
	PA_page_info_list[page_counter].asid = cur_asid; // 현재 app0의 pcb로부터 pid 저장;
40004ee0:	e583700c 	str	r7, [r3, #12]
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보
40004ee4:	e5835010 	str	r5, [r3, #16]
		*fst_TT_entry = fault_addr >> 20 << 20;
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
40004ee8:	12853501 	addne	r3, r5, #4194304	; 0x400000
40004eec:	11a03a23 	lsrne	r3, r3, #20
	PA_page_info_list[page_counter].virtual_address = fault_addr; // 나중에 swap out 할 때 필요한 정보

	if (cur_asid == 0) //app0
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + section_id;
		*fst_TT_entry = fault_addr >> 20 << 20;
40004ef0:	01a03a06 	lsleq	r3, r6, #20
	}
	else //app1
	{
		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + section_id;
		*fst_TT_entry = (fault_addr + 0x400000) >> 20 << 20;
40004ef4:	11a03a03 	lslne	r3, r3, #20
40004ef8:	e5893000 	str	r3, [r9]
	}

	// mmu 번역 정보 업데이트: 1차 desciptor table에서 바로 물리 메모리로 접근하도록 수정
	*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
	mask = ~(1u << 15);
	*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정
40004efc:	e3833b03 	orr	r3, r3, #3072	; 0xc00
40004f00:	e3833002 	orr	r3, r3, #2
40004f04:	e5893000 	str	r3, [r9]

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f08:	e594a004 	ldr	sl, [r4, #4]
	physical_address >>= 12;
	physical_address <<= 12;

	CoInvalidateMainTlb();
40004f0c:	eb000718 	bl	40006b74 <CoInvalidateMainTlb>
	call_isb();
40004f10:	eb000648 	bl	40006838 <call_isb>
	*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
	mask = ~(1u << 15);
	*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f14:	e28aa911 	add	sl, sl, #278528	; 0x44000

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f18:	e3c51eff 	bic	r1, r5, #4080	; 0xff0
	*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
	mask = ~(1u << 15);
	*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
40004f1c:	e28aac0b 	add	sl, sl, #2816	; 0xb00

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f20:	e3a02a01 	mov	r2, #4096	; 0x1000
	*fst_TT_entry &= mask; // 접근 허용하기 위한 AP bit 수정, 상위 AP bit 0으로 수정

	//적재할 물리 메모리 공간 찾기
	physical_address = (0x44b00000 + (page_counter*0x1000));
	physical_address >>= 12;
	physical_address <<= 12;
40004f24:	e1a0a60a 	lsl	sl, sl, #12

	CoInvalidateMainTlb();
	call_isb();

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재
40004f28:	e3c1100f 	bic	r1, r1, #15
40004f2c:	e1a0000a 	mov	r0, sl
40004f30:	eb00097c 	bl	40007528 <memcpy>

	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
40004f34:	e3003441 	movw	r3, #1089	; 0x441
40004f38:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x0;
40004f3c:	03a08000 	moveq	r8, #0

	// swap file에 있는 페이지를 메모리에 적재
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재

	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
40004f40:	0a00000a 	beq	40004f70 <demand_paging+0x244>
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
40004f44:	e2833001 	add	r3, r3, #1
40004f48:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x400;
40004f4c:	03a08b01 	moveq	r8, #1024	; 0x400
	memcpy((void *)physical_address, (void *)(fault_addr >> 12 << 12), 0x1000); //swap file에서 물리 메모리로 적재

	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
40004f50:	0a000006 	beq	40004f70 <demand_paging+0x244>
		snd_table_offset = 0x400;
	else if (section_id == 0x443)
40004f54:	e2833001 	add	r3, r3, #1
40004f58:	e1560003 	cmp	r6, r3
		snd_table_offset = 0x800;
40004f5c:	03a08b02 	moveq	r8, #2048	; 0x800
	//section 별 2차 table로 매핑을 위한 offset 설정
	if (section_id == 0x441)
		snd_table_offset = 0x0;
	else if (section_id == 0x442)
		snd_table_offset = 0x400;
	else if (section_id == 0x443)
40004f60:	0a000002 	beq	40004f70 <demand_paging+0x244>
		snd_table_offset = 0x800;
	else if (section_id == 0x444)
40004f64:	e2833001 	add	r3, r3, #1
		snd_table_offset = 0xc00;
40004f68:	e1560003 	cmp	r6, r3
40004f6c:	03a08b03 	moveq	r8, #3072	; 0xc00

	if (cur_asid == 0) //app0
40004f70:	e3570000 	cmp	r7, #0
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP0 + snd_table_offset;
40004f74:	e2888311 	add	r8, r8, #1140850688	; 0x44000000
40004f78:	02888701 	addeq	r8, r8, #262144	; 0x40000
	}
	else
	{
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
40004f7c:	12888703 	addne	r8, r8, #786432	; 0xc0000
	}

	// mmu 번역 정보 업데이트: 2차 page table까지 가서 메모리 접근하도록 수정
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
40004f80:	e3883001 	orr	r3, r8, #1

	//2차 page table access permission bit와 매핑할 주소 수정
	snd_page_table_index = (fault_addr >> 12) % 0x100;
40004f84:	e7e75655 	ubfx	r5, r5, #12, #8
	snd_tt_descriptor = (unsigned int *) snd_page_table_base + snd_page_table_index;
	*snd_tt_descriptor = physical_address;
	mask = ~(1u << 9);  // 9번째 비트를 0으로 만들기 위한 마스크
	*snd_tt_descriptor &= mask;
	*snd_tt_descriptor |= (0x3 << 4) | 0x2; //access bit 접근가능하도록 바꿔주기
40004f88:	e38aa032 	orr	sl, sl, #50	; 0x32
		snd_page_table_base = SND_PAGE_TABLE_BASE_APP1 + snd_table_offset;
	}

	// mmu 번역 정보 업데이트: 2차 page table까지 가서 메모리 접근하도록 수정
	*fst_TT_entry = snd_page_table_base;
	*fst_TT_entry |= 0x1;
40004f8c:	e5893000 	str	r3, [r9]
	snd_page_table_index = (fault_addr >> 12) % 0x100;
	snd_tt_descriptor = (unsigned int *) snd_page_table_base + snd_page_table_index;
	*snd_tt_descriptor = physical_address;
	mask = ~(1u << 9);  // 9번째 비트를 0으로 만들기 위한 마스크
	*snd_tt_descriptor &= mask;
	*snd_tt_descriptor |= (0x3 << 4) | 0x2; //access bit 접근가능하도록 바꿔주기
40004f90:	e788a105 	str	sl, [r8, r5, lsl #2]

	CoInvalidateMainTlb();
40004f94:	eb0006f6 	bl	40006b74 <CoInvalidateMainTlb>
	call_isb();
40004f98:	eb000626 	bl	40006838 <call_isb>
	page_counter++;
40004f9c:	e5942004 	ldr	r2, [r4, #4]
40004fa0:	e3083c20 	movw	r3, #35872	; 0x8c20
40004fa4:	e3443001 	movt	r3, #16385	; 0x4001
40004fa8:	e2822001 	add	r2, r2, #1
	if (page_counter >= MAX_PA_PAGE)
40004fac:	e35200ff 	cmp	r2, #255	; 0xff
	*snd_tt_descriptor &= mask;
	*snd_tt_descriptor |= (0x3 << 4) | 0x2; //access bit 접근가능하도록 바꿔주기

	CoInvalidateMainTlb();
	call_isb();
	page_counter++;
40004fb0:	e5842004 	str	r2, [r4, #4]
	if (page_counter >= MAX_PA_PAGE)
		swap_flag = 1;
40004fb4:	83a02001 	movhi	r2, #1
40004fb8:	85832000 	strhi	r2, [r3]
}
40004fbc:	e24bd028 	sub	sp, fp, #40	; 0x28
40004fc0:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004fc4:	e1a02a08 	lsl	r2, r8, #20
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40004fc8:	e1a01108 	lsl	r1, r8, #2
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004fcc:	e3822b03 	orr	r2, r2, #3072	; 0xc00
		swapout_physical_address <<= 12;
		swapout_section_id = swapout_virtual_address >> 20;

		if (swapout_asid == 0) //app0
		{
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;
40004fd0:	e2811311 	add	r1, r1, #1140850688	; 0x44000000
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004fd4:	e3822002 	orr	r2, r2, #2
		CoInvalidateMainTlb();
		call_isb();
40004fd8:	e50b1034 	str	r1, [fp, #-52]	; 0xffffffcc
			fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE_APP1 + swapout_section_id;
			*fst_TT_entry = (swapout_virtual_address + 0x400000) >> 20 << 20;
		}
		*fst_TT_entry |= 3<<10 | 2; // 접근 허용하기 위한 AP bit 수정, 하위 2bit 1,0으로 수정
		mask = ~(1u << 15);
		*fst_TT_entry &= mask; //ap bit
40004fdc:	e5812000 	str	r2, [r1]
		CoInvalidateMainTlb();
40004fe0:	eb0006e3 	bl	40006b74 <CoInvalidateMainTlb>
		call_isb();
40004fe4:	eb000613 	bl	40006838 <call_isb>

		CoSetTTBase((swapout_asid == 1 ? 0x44080000 : 0x44000000) |(1<<6)|(1<<3)|(0<<1)|(0<<0)); //swap_out 하는 페이지의 asid에 따라 ttbr 설정
40004fe8:	e3a00048 	mov	r0, #72	; 0x48
40004fec:	e3440400 	movt	r0, #17408	; 0x4400
40004ff0:	eaffff7b 	b	40004de4 <demand_paging+0xb8>
40004ff4:	e3a0c001 	mov	ip, #1
40004ff8:	e3a02000 	mov	r2, #0
40004ffc:	e1a0100c 	mov	r1, ip
40005000:	e1a03002 	mov	r3, r2
40005004:	e344c404 	movt	ip, #17412	; 0x4404
40005008:	e344140c 	movt	r1, #17420	; 0x440c
4000500c:	e344240c 	movt	r2, #17420	; 0x440c
40005010:	e3443404 	movt	r3, #17412	; 0x4404

		fst_TT_entry = (unsigned int *)MMU_PAGE_TABLE_BASE + swapout_section_id;

		//section 별 2차 table로 매핑을 위한 offset 설정
		if (swapout_section_id == 0x441)
			snd_table_offset = 0x0;
40005014:	e3a08000 	mov	r8, #0
40005018:	eaffff95 	b	40004e74 <demand_paging+0x148>
4000501c:	e300c401 	movw	ip, #1025	; 0x401
40005020:	e3a02b01 	mov	r2, #1024	; 0x400
40005024:	e1a0100c 	mov	r1, ip
40005028:	e1a03002 	mov	r3, r2
4000502c:	e344c404 	movt	ip, #17412	; 0x4404
40005030:	e344140c 	movt	r1, #17420	; 0x440c
40005034:	e344240c 	movt	r2, #17420	; 0x440c
40005038:	e3443404 	movt	r3, #17412	; 0x4404
		else if (swapout_section_id == 0x442)
			snd_table_offset = 0x400;
4000503c:	e3a08b01 	mov	r8, #1024	; 0x400
40005040:	eaffff8b 	b	40004e74 <demand_paging+0x148>

40005044 <allocate_pcb>:

PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
40005044:	e1a0c00d 	mov	ip, sp
40005048:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000504c:	e1a04000 	mov	r4, r0
40005050:	e24cb004 	sub	fp, ip, #4
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005054:	e3a0000c 	mov	r0, #12
40005058:	eb000757 	bl	40006dbc <malloc>
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
4000505c:	e3a02000 	mov	r2, #0
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
40005060:	e5804000 	str	r4, [r0]

	node->before = NULL;
40005064:	e5802004 	str	r2, [r0, #4]
	node->after = NULL;
40005068:	e5802008 	str	r2, [r0, #8]

	return node;
}
4000506c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40005070 <add_pcb>:

void add_pcb(PCB_ADR pcb_addr) {
40005070:	e1a0c00d 	mov	ip, sp
40005074:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40005078:	e1a04000 	mov	r4, r0
4000507c:	e24cb004 	sub	fp, ip, #4
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005080:	e3a0000c 	mov	r0, #12
40005084:	eb00074c 	bl	40006dbc <malloc>
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40005088:	e3091828 	movw	r1, #38952	; 0x9828
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
	if (node == NULL) {
		// error
	}

	node->pcb_addr = pcb_addr;
4000508c:	e5804000 	str	r4, [r0]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40005090:	e3441001 	movt	r1, #16385	; 0x4001
PCB_NODE * ptr_PCB_Creator;
PCB_NODE * ptr_PCB_Current;
PCB_NODE * ptr_PCB_Head;

PCB_NODE * allocate_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = (PCB_NODE*)malloc(sizeof(PCB_NODE));
40005094:	e1a03000 	mov	r3, r0
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
40005098:	e5912000 	ldr	r2, [r1]
		// error
	}

	node->pcb_addr = pcb_addr;

	node->before = NULL;
4000509c:	e3a00000 	mov	r0, #0
400050a0:	e5830004 	str	r0, [r3, #4]
	node->after = NULL;
400050a4:	e5830008 	str	r0, [r3, #8]
}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
400050a8:	e1520000 	cmp	r2, r0
400050ac:	0a000007 	beq	400050d0 <add_pcb+0x60>

		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
400050b0:	e5832004 	str	r2, [r3, #4]
		node->after = ptr_PCB_Creator->after;
400050b4:	e5920008 	ldr	r0, [r2, #8]
		ptr_PCB_Creator->after->before = node;
		ptr_PCB_Creator->after = node;
		ptr_PCB_Creator = node;
400050b8:	e5813000 	str	r3, [r1]
		node->after = ptr_PCB_Creator;
		node->before = ptr_PCB_Creator;
	}
	else {
		node->before = ptr_PCB_Creator;
		node->after = ptr_PCB_Creator->after;
400050bc:	e5830008 	str	r0, [r3, #8]
		ptr_PCB_Creator->after->before = node;
400050c0:	e5921008 	ldr	r1, [r2, #8]
400050c4:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Creator->after = node;
400050c8:	e5823008 	str	r3, [r2, #8]
400050cc:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

void add_pcb(PCB_ADR pcb_addr) {
	PCB_NODE * node = allocate_pcb(pcb_addr);

	if (ptr_PCB_Creator == NULL) {
		ptr_PCB_Creator = node;
400050d0:	e5813000 	str	r3, [r1]
		ptr_PCB_Current = node;
400050d4:	e5813004 	str	r3, [r1, #4]
		ptr_PCB_Head = node;
400050d8:	e5813008 	str	r3, [r1, #8]

		node->after = ptr_PCB_Creator;
400050dc:	e5833008 	str	r3, [r3, #8]
		node->before = ptr_PCB_Creator;
400050e0:	e5833004 	str	r3, [r3, #4]
400050e4:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

400050e8 <get_current_pcb_adr>:
		ptr_PCB_Creator = node;
	}
}

PCB_ADR get_current_pcb_adr() {
	return ptr_PCB_Current->pcb_addr;
400050e8:	e3093828 	movw	r3, #38952	; 0x9828
400050ec:	e3443001 	movt	r3, #16385	; 0x4001
400050f0:	e5933004 	ldr	r3, [r3, #4]
}
400050f4:	e5930000 	ldr	r0, [r3]
400050f8:	e12fff1e 	bx	lr

400050fc <set_current_pcb_adr>:

void set_current_pcb_adr(PCB_ADR pcb_addr) {
	ptr_PCB_Current->pcb_addr = pcb_addr;
400050fc:	e3093828 	movw	r3, #38952	; 0x9828
40005100:	e3443001 	movt	r3, #16385	; 0x4001
40005104:	e5933004 	ldr	r3, [r3, #4]
40005108:	e5830000 	str	r0, [r3]
4000510c:	e12fff1e 	bx	lr

40005110 <get_next_pcb_adr>:
}

PCB_ADR get_next_pcb_adr() {
	ptr_PCB_Current = ptr_PCB_Current->after;
40005110:	e3093828 	movw	r3, #38952	; 0x9828
40005114:	e3443001 	movt	r3, #16385	; 0x4001
40005118:	e5932004 	ldr	r2, [r3, #4]
4000511c:	e5922008 	ldr	r2, [r2, #8]
40005120:	e5832004 	str	r2, [r3, #4]
	return ptr_PCB_Current->pcb_addr;
}
40005124:	e5920000 	ldr	r0, [r2]
40005128:	e12fff1e 	bx	lr

4000512c <pcb_malloc>:

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
4000512c:	e1a0c00d 	mov	ip, sp
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005130:	e3a0004c 	mov	r0, #76	; 0x4c

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
40005134:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005138:	e3094834 	movw	r4, #38964	; 0x9834

struct PCB *pcb_app0_addr;
struct PCB *pcb_app1_addr;

// app 마다 pcb 동적 할당
void pcb_malloc(void) {
4000513c:	e24cb004 	sub	fp, ip, #4
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
40005140:	e3444001 	movt	r4, #16385	; 0x4001
40005144:	eb00071c 	bl	40006dbc <malloc>
40005148:	e5840000 	str	r0, [r4]
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
4000514c:	e3a0004c 	mov	r0, #76	; 0x4c
40005150:	eb000719 	bl	40006dbc <malloc>
40005154:	e5840004 	str	r0, [r4, #4]
40005158:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

4000515c <pcb_init>:
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
4000515c:	e1a0c00d 	mov	ip, sp
40005160:	e92dd9f8 	push	{r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005164:	e3094834 	movw	r4, #38964	; 0x9834
40005168:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
4000516c:	e1a05000 	mov	r5, r0
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005170:	e3a03000 	mov	r3, #0
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
40005174:	e1a07002 	mov	r7, r2
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005178:	e5940000 	ldr	r0, [r4]
	pcb_app0_addr = (struct PCB *) malloc(sizeof(struct PCB));
	pcb_app1_addr = (struct PCB *) malloc(sizeof(struct PCB));
}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
4000517c:	e24cb004 	sub	fp, ip, #4
40005180:	e1a06001 	mov	r6, r1
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
40005184:	e5803000 	str	r3, [r0]
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005188:	e8940104 	ldm	r4, {r2, r8}

// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
4000518c:	e5823004 	str	r3, [r2, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
40005190:	eb000580 	bl	40006798 <Get_CPSR>
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
40005194:	e5943000 	ldr	r3, [r4]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
40005198:	e3a0c001 	mov	ip, #1
// 각 app의 PCB 초기화
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
4000519c:	e588000c 	str	r0, [r8, #12]
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
400051a0:	e5942004 	ldr	r2, [r4, #4]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051a4:	e593100c 	ldr	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
400051a8:	e5836044 	str	r6, [r3, #68]	; 0x44
	pcb_app0_addr->PC = RAM_APP0; //VA 영역
400051ac:	e5835008 	str	r5, [r3, #8]
void pcb_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1) {
	// app0의 PCB 초기화
	pcb_app0_addr->PID = 0x0;
	pcb_app0_addr->ASID = 0x0;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app0_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051b0:	e381101f 	orr	r1, r1, #31
400051b4:	e583100c 	str	r1, [r3, #12]
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
400051b8:	e582c000 	str	ip, [r2]
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051bc:	e8940048 	ldm	r4, {r3, r6}
	pcb_app0_addr->registers[13] = STACK_BASE_APP0;
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
400051c0:	e583c004 	str	ip, [r3, #4]
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051c4:	eb000573 	bl	40006798 <Get_CPSR>
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051c8:	e5943004 	ldr	r3, [r4, #4]
	pcb_app0_addr->PC = RAM_APP0; //VA 영역

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
400051cc:	e586000c 	str	r0, [r6, #12]
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051d0:	e593200c 	ldr	r2, [r3, #12]
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
400051d4:	e5837044 	str	r7, [r3, #68]	; 0x44
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
400051d8:	e5835008 	str	r5, [r3, #8]

	// app1의 PCB 초기화
	pcb_app1_addr->PID = 0x1;
	pcb_app0_addr->ASID = 0x1;
	pcb_app1_addr->CPSR = Get_CPSR(); // 이미 T bit는 0
	pcb_app1_addr->CPSR |= 0x1F; //sys mode로 강제 변환
400051dc:	e382201f 	orr	r2, r2, #31
400051e0:	e583200c 	str	r2, [r3, #12]
400051e4:	e89da9f8 	ldm	sp, {r3, r4, r5, r6, r7, r8, fp, sp, pc}

400051e8 <pcb_add_to_list>:
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
400051e8:	e1a0c00d 	mov	ip, sp
400051ec:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	add_pcb((PCB_ADR) pcb_app0_addr);
400051f0:	e3094834 	movw	r4, #38964	; 0x9834
400051f4:	e3444001 	movt	r4, #16385	; 0x4001
	pcb_app1_addr->registers[13] = STACK_BASE_APP1;
	pcb_app1_addr->PC = RAM_APP0; //VA 영역
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
400051f8:	e24cb004 	sub	fp, ip, #4
	add_pcb((PCB_ADR) pcb_app0_addr);
400051fc:	e5940000 	ldr	r0, [r4]
40005200:	ebffff9a 	bl	40005070 <add_pcb>
	add_pcb((PCB_ADR) pcb_app1_addr);
40005204:	e5940004 	ldr	r0, [r4, #4]
}
40005208:	e24bd014 	sub	sp, fp, #20
4000520c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb linked list 구조체안에 생성된 pcb의 주소값 넣어주기
void pcb_add_to_list(void) {
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
40005210:	eaffff96 	b	40005070 <add_pcb>

40005214 <pcb_free>:
}

// pcb 공간 free
void pcb_free(void) {
40005214:	e1a0c00d 	mov	ip, sp
40005218:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	free(pcb_app0_addr);
4000521c:	e3094834 	movw	r4, #38964	; 0x9834
40005220:	e3444001 	movt	r4, #16385	; 0x4001
	add_pcb((PCB_ADR) pcb_app0_addr);
	add_pcb((PCB_ADR) pcb_app1_addr);
}

// pcb 공간 free
void pcb_free(void) {
40005224:	e24cb004 	sub	fp, ip, #4
	free(pcb_app0_addr);
40005228:	e5940000 	ldr	r0, [r4]
4000522c:	eb0006ea 	bl	40006ddc <free>
	free(pcb_app1_addr);
40005230:	e5940004 	ldr	r0, [r4, #4]
}
40005234:	e24bd014 	sub	sp, fp, #20
40005238:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

// pcb 공간 free
void pcb_free(void) {
	free(pcb_app0_addr);
	free(pcb_app1_addr);
4000523c:	ea0006e6 	b	40006ddc <free>

40005240 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005240:	e309383c 	movw	r3, #38972	; 0x983c

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40005244:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005248:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
4000524c:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005250:	e5932000 	ldr	r2, [r3]
40005254:	e3520000 	cmp	r2, #0
40005258:	059f0028 	ldreq	r0, [pc, #40]	; 40005288 <_sbrk+0x48>
4000525c:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005260:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40005264:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005268:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
4000526c:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40005270:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40005274:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005278:	e1510002 	cmp	r1, r2

	heap = nextHeap;
4000527c:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40005280:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40005284:	e12fff1e 	bx	lr
40005288:	4001988b 	andmi	r9, r1, fp, lsl #17

4000528c <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
4000528c:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40005290:	e12fff1e 	bx	lr

40005294 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40005294:	e3a00000 	mov	r0, #0
40005298:	e3440380 	movt	r0, #17280	; 0x4380
4000529c:	e12fff1e 	bx	lr

400052a0 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
400052a0:	e59f0004 	ldr	r0, [pc, #4]	; 400052ac <Get_Heap_Base+0xc>
}
400052a4:	e3c00007 	bic	r0, r0, #7
400052a8:	e12fff1e 	bx	lr
400052ac:	4001988b 	andmi	r9, r1, fp, lsl #17

400052b0 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
400052b0:	e30f0ff8 	movw	r0, #65528	; 0xfff8
400052b4:	e344037f 	movt	r0, #17279	; 0x437f
400052b8:	e12fff1e 	bx	lr

400052bc <Delay>:

void Delay(unsigned int v)
{
400052bc:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
400052c0:	e3a03000 	mov	r3, #0
400052c4:	e58d3004 	str	r3, [sp, #4]
400052c8:	e59d3004 	ldr	r3, [sp, #4]
400052cc:	e1500003 	cmp	r0, r3
400052d0:	9a000005 	bls	400052ec <Delay+0x30>
400052d4:	e59d3004 	ldr	r3, [sp, #4]
400052d8:	e2833001 	add	r3, r3, #1
400052dc:	e58d3004 	str	r3, [sp, #4]
400052e0:	e59d3004 	ldr	r3, [sp, #4]
400052e4:	e1530000 	cmp	r3, r0
400052e8:	3afffff9 	bcc	400052d4 <Delay+0x18>
}
400052ec:	e28dd008 	add	sp, sp, #8
400052f0:	e12fff1e 	bx	lr

400052f4 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400052f4:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
400052f8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400052fc:	e5924080 	ldr	r4, [r2, #128]	; 0x80
40005300:	e3020222 	movw	r0, #8738	; 0x2222
40005304:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40005308:	e3a03903 	mov	r3, #49152	; 0xc000
4000530c:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40005310:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005314:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40005318:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
4000531c:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005320:	e308cb50 	movw	ip, #35664	; 0x8b50
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40005324:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005328:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
4000532c:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40005330:	e1e00720 	mvn	r0, r0, lsr #14
40005334:	e1e00700 	mvn	r0, r0, lsl #14
40005338:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
4000533c:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40005340:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40005344:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40005348:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000534c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40005350:	e3c2200f 	bic	r2, r2, #15
40005354:	e3822007 	orr	r2, r2, #7
40005358:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
4000535c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40005360:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40005364:	e3822c01 	orr	r2, r2, #256	; 0x100
40005368:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
4000536c:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40005370:	e3822080 	orr	r2, r2, #128	; 0x80
40005374:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40005378:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
4000537c:	e1e03523 	mvn	r3, r3, lsr #10
40005380:	e1e03503 	mvn	r3, r3, lsl #10
40005384:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005388:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
4000538c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40005390:	e7e03853 	ubfx	r3, r3, #16, #1
40005394:	e58c3000 	str	r3, [ip]
}
40005398:	e12fff1e 	bx	lr

4000539c <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
4000539c:	e3a03000 	mov	r3, #0
400053a0:	e3a0200e 	mov	r2, #14
400053a4:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
400053a8:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400053ac:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400053b0:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400053b4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400053b8:	e3822001 	orr	r2, r2, #1
400053bc:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400053c0:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400053c4:	e3a03000 	mov	r3, #0
400053c8:	e3413253 	movt	r3, #4691	; 0x1253
400053cc:	e3120002 	tst	r2, #2
400053d0:	0afffffa 	beq	400053c0 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400053d4:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053d8:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400053dc:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400053e0:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400053e4:	e38cc004 	orr	ip, ip, #4
400053e8:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
400053ec:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
400053f0:	e38cc001 	orr	ip, ip, #1
400053f4:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
400053f8:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
400053fc:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005400:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005404:	e3a02000 	mov	r2, #0
40005408:	e3412253 	movt	r2, #4691	; 0x1253
4000540c:	e2131001 	ands	r1, r3, #1
40005410:	1afffffa 	bne	40005400 <SDHC_Card_Init+0x64>
40005414:	e3083b60 	movw	r3, #35680	; 0x8b60
	rARGUMENT2 = 0x0;
40005418:	e5821008 	str	r1, [r2, #8]
4000541c:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005420:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40005424:	e5932000 	ldr	r2, [r3]
40005428:	e308cb60 	movw	ip, #35680	; 0x8b60
4000542c:	e344c001 	movt	ip, #16385	; 0x4001
40005430:	e3520000 	cmp	r2, #0
40005434:	0afffffa 	beq	40005424 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005438:	e3a01000 	mov	r1, #0
4000543c:	e3095840 	movw	r5, #38976	; 0x9840

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005440:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005444:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005448:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
4000544c:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005450:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005454:	e1a02001 	mov	r2, r1
40005458:	e1a00001 	mov	r0, r1
4000545c:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40005460:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005464:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005468:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000546c:	e6ff9079 	uxth	r9, r9
40005470:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005474:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40005478:	e3110001 	tst	r1, #1
4000547c:	1afffffc 	bne	40005474 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40005480:	e1d510b0 	ldrh	r1, [r5]
40005484:	e1a01801 	lsl	r1, r1, #16
40005488:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000548c:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40005490:	e5931000 	ldr	r1, [r3]
40005494:	e3510000 	cmp	r1, #0
40005498:	0afffffc 	beq	40005490 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
4000549c:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400054a0:	e5921024 	ldr	r1, [r2, #36]	; 0x24
400054a4:	e3110001 	tst	r1, #1
400054a8:	1afffffc 	bne	400054a0 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
400054ac:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400054b0:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
400054b4:	e5931000 	ldr	r1, [r3]
400054b8:	e3510000 	cmp	r1, #0
400054bc:	0afffffc 	beq	400054b4 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
400054c0:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400054c4:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
400054c8:	e3510000 	cmp	r1, #0
400054cc:	aaffffe8 	bge	40005474 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400054d0:	e3a00000 	mov	r0, #0
400054d4:	e3410253 	movt	r0, #4691	; 0x1253
400054d8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400054dc:	e3a01000 	mov	r1, #0
400054e0:	e3411253 	movt	r1, #4691	; 0x1253
400054e4:	e2122001 	ands	r2, r2, #1
400054e8:	1afffffa 	bne	400054d8 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400054ec:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400054f0:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
400054f4:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400054f8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400054fc:	e5931000 	ldr	r1, [r3]
40005500:	e3082b60 	movw	r2, #35680	; 0x8b60
40005504:	e3442001 	movt	r2, #16385	; 0x4001
40005508:	e3510000 	cmp	r1, #0
4000550c:	0afffffa 	beq	400054fc <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005510:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005514:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005518:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000551c:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005520:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005524:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005528:	e6ff2072 	uxth	r2, r2
4000552c:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005530:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005534:	e3a01000 	mov	r1, #0
40005538:	e3411253 	movt	r1, #4691	; 0x1253
4000553c:	e2122001 	ands	r2, r2, #1
40005540:	1afffffa 	bne	40005530 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005544:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40005548:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
4000554c:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005550:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005554:	e5931000 	ldr	r1, [r3]
40005558:	e3082b60 	movw	r2, #35680	; 0x8b60
4000555c:	e3442001 	movt	r2, #16385	; 0x4001
40005560:	e3510000 	cmp	r1, #0
40005564:	0afffffa 	beq	40005554 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005568:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000556c:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005570:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005574:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005578:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000557c:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40005580:	e6ff2072 	uxth	r2, r2
40005584:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40005588:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
4000558c:	e1a02822 	lsr	r2, r2, #16
40005590:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005594:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005598:	e3a01000 	mov	r1, #0
4000559c:	e3411253 	movt	r1, #4691	; 0x1253
400055a0:	e2122003 	ands	r2, r2, #3
400055a4:	1afffffa 	bne	40005594 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
400055a8:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400055ac:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400055b0:	e1d500b0 	ldrh	r0, [r5]
400055b4:	e1a00800 	lsl	r0, r0, #16
400055b8:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400055bc:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
400055c0:	e5931000 	ldr	r1, [r3]
400055c4:	e3082b60 	movw	r2, #35680	; 0x8b60
400055c8:	e3442001 	movt	r2, #16385	; 0x4001
400055cc:	e3510000 	cmp	r1, #0
400055d0:	0afffffa 	beq	400055c0 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055d4:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055d8:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055dc:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055e0:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055e4:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055e8:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400055ec:	e6ff2072 	uxth	r2, r2
400055f0:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400055f4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400055f8:	e3a02000 	mov	r2, #0
400055fc:	e3412253 	movt	r2, #4691	; 0x1253
40005600:	e3110001 	tst	r1, #1
40005604:	1afffffa 	bne	400055f4 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
40005608:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000560c:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005610:	e1a00800 	lsl	r0, r0, #16
40005614:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005618:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
4000561c:	e5931000 	ldr	r1, [r3]
40005620:	e3082b60 	movw	r2, #35680	; 0x8b60
40005624:	e3442001 	movt	r2, #16385	; 0x4001
40005628:	e3510000 	cmp	r1, #0
4000562c:	0afffffa 	beq	4000561c <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005630:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005634:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005638:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000563c:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005640:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40005644:	e3a01000 	mov	r1, #0
40005648:	e3411253 	movt	r1, #4691	; 0x1253
4000564c:	e2122001 	ands	r2, r2, #1
40005650:	1afffffa 	bne	40005640 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005654:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005658:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
4000565c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40005660:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005664:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005668:	e5931000 	ldr	r1, [r3]
4000566c:	e3082b60 	movw	r2, #35680	; 0x8b60
40005670:	e3442001 	movt	r2, #16385	; 0x4001
40005674:	e3510000 	cmp	r1, #0
40005678:	0afffffa 	beq	40005668 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000567c:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005680:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005684:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005688:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000568c:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40005690:	e6ff2072 	uxth	r2, r2
40005694:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40005698:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
4000569c:	e3822002 	orr	r2, r2, #2
400056a0:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
400056a4:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400056a8:	e12fff1e 	bx	lr

400056ac <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400056ac:	e3a03411 	mov	r3, #285212672	; 0x11000000
400056b0:	e3022222 	movw	r2, #8738	; 0x2222
400056b4:	e5931080 	ldr	r1, [r3, #128]	; 0x80
400056b8:	e3402222 	movt	r2, #546	; 0x222
400056bc:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
400056c0:	e1812002 	orr	r2, r1, r2
400056c4:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400056c8:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
400056cc:	e1e02722 	mvn	r2, r2, lsr #14
400056d0:	e1e02702 	mvn	r2, r2, lsl #14
400056d4:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400056d8:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400056dc:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400056e0:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400056e4:	e5832088 	str	r2, [r3, #136]	; 0x88
400056e8:	e12fff1e 	bx	lr

400056ec <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400056ec:	e3a03000 	mov	r3, #0
400056f0:	e3a0200e 	mov	r2, #14
400056f4:	e3413253 	movt	r3, #4691	; 0x1253
400056f8:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400056fc:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40005700:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005704:	e3822001 	orr	r2, r2, #1
40005708:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
4000570c:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40005710:	e3a03000 	mov	r3, #0
40005714:	e3413253 	movt	r3, #4691	; 0x1253
40005718:	e3120002 	tst	r2, #2
4000571c:	0afffffa 	beq	4000570c <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40005720:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40005724:	e3822004 	orr	r2, r2, #4
40005728:	e583202c 	str	r2, [r3, #44]	; 0x2c
4000572c:	e12fff1e 	bx	lr

40005730 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40005730:	e3a03000 	mov	r3, #0
40005734:	e3413253 	movt	r3, #4691	; 0x1253
40005738:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
4000573c:	e3c22001 	bic	r2, r2, #1
40005740:	e583202c 	str	r2, [r3, #44]	; 0x2c
40005744:	e12fff1e 	bx	lr

40005748 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005748:	e3a01000 	mov	r1, #0
4000574c:	e3411253 	movt	r1, #4691	; 0x1253
40005750:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005754:	e3a02000 	mov	r2, #0
40005758:	e3412253 	movt	r2, #4691	; 0x1253
4000575c:	e2133001 	ands	r3, r3, #1
40005760:	1afffffa 	bne	40005750 <SDHC_CMD0+0x8>
40005764:	e3081b60 	movw	r1, #35680	; 0x8b60
	rARGUMENT2 = 0x0;
40005768:	e5823008 	str	r3, [r2, #8]
4000576c:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005770:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40005774:	e5912000 	ldr	r2, [r1]
40005778:	e3083b60 	movw	r3, #35680	; 0x8b60
4000577c:	e3443001 	movt	r3, #16385	; 0x4001
40005780:	e3520000 	cmp	r2, #0
40005784:	0afffffa 	beq	40005774 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005788:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000578c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005790:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005794:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40005798:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000579c:	e6ff3073 	uxth	r3, r3
400057a0:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
400057a4:	e12fff1e 	bx	lr

400057a8 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400057a8:	e3a01000 	mov	r1, #0
400057ac:	e3411253 	movt	r1, #4691	; 0x1253
400057b0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400057b4:	e3a02000 	mov	r2, #0
400057b8:	e3412253 	movt	r2, #4691	; 0x1253
400057bc:	e2133001 	ands	r3, r3, #1
400057c0:	1afffffa 	bne	400057b0 <SDHC_CMD8+0x8>
400057c4:	e3081b60 	movw	r1, #35680	; 0x8b60

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400057c8:	e3a00b02 	mov	r0, #2048	; 0x800
400057cc:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400057d0:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400057d4:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400057d8:	e5912000 	ldr	r2, [r1]
400057dc:	e3083b60 	movw	r3, #35680	; 0x8b60
400057e0:	e3443001 	movt	r3, #16385	; 0x4001
400057e4:	e3520000 	cmp	r2, #0
400057e8:	0afffffa 	beq	400057d8 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057ec:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057f0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057f4:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400057f8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400057fc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005800:	e6ff3073 	uxth	r3, r3
40005804:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40005808:	e5920010 	ldr	r0, [r2, #16]
}
4000580c:	e12fff1e 	bx	lr

40005810 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005810:	e3a01000 	mov	r1, #0
40005814:	e3411253 	movt	r1, #4691	; 0x1253
40005818:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000581c:	e3a03000 	mov	r3, #0
40005820:	e3413253 	movt	r3, #4691	; 0x1253
40005824:	e3120001 	tst	r2, #1
40005828:	1afffffa 	bne	40005818 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
4000582c:	e3092840 	movw	r2, #38976	; 0x9840
40005830:	e3081b60 	movw	r1, #35680	; 0x8b60
40005834:	e3442001 	movt	r2, #16385	; 0x4001
40005838:	e3441001 	movt	r1, #16385	; 0x4001
4000583c:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005840:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005844:	e1a00800 	lsl	r0, r0, #16
40005848:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000584c:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40005850:	e5912000 	ldr	r2, [r1]
40005854:	e3083b60 	movw	r3, #35680	; 0x8b60
40005858:	e3443001 	movt	r3, #16385	; 0x4001
4000585c:	e3520000 	cmp	r2, #0
40005860:	0afffffa 	beq	40005850 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40005864:	e3a02000 	mov	r2, #0
40005868:	e5832000 	str	r2, [r3]
4000586c:	e12fff1e 	bx	lr

40005870 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005870:	e3a01000 	mov	r1, #0
40005874:	e3411253 	movt	r1, #4691	; 0x1253
40005878:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000587c:	e3a03000 	mov	r3, #0
40005880:	e3413253 	movt	r3, #4691	; 0x1253
40005884:	e3120001 	tst	r2, #1
40005888:	1afffffa 	bne	40005878 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
4000588c:	e3091840 	movw	r1, #38976	; 0x9840
40005890:	e3082b60 	movw	r2, #35680	; 0x8b60
40005894:	e3441001 	movt	r1, #16385	; 0x4001
40005898:	e3442001 	movt	r2, #16385	; 0x4001
4000589c:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058a0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400058a4:	e1a00800 	lsl	r0, r0, #16
400058a8:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058ac:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400058b0:	e5921000 	ldr	r1, [r2]
400058b4:	e3083b60 	movw	r3, #35680	; 0x8b60
400058b8:	e3443001 	movt	r3, #16385	; 0x4001
400058bc:	e3510000 	cmp	r1, #0
400058c0:	0afffffa 	beq	400058b0 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058c4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058c8:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058cc:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400058d0:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400058d4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400058d8:	e3a03000 	mov	r3, #0
400058dc:	e3413253 	movt	r3, #4691	; 0x1253
400058e0:	e3110001 	tst	r1, #1
400058e4:	1afffffa 	bne	400058d4 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400058e8:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058ec:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400058f0:	e34010ff 	movt	r1, #255	; 0xff
400058f4:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400058f8:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
400058fc:	e5921000 	ldr	r1, [r2]
40005900:	e3083b60 	movw	r3, #35680	; 0x8b60
40005904:	e3443001 	movt	r3, #16385	; 0x4001
40005908:	e3510000 	cmp	r1, #0
4000590c:	0afffffa 	beq	400058fc <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005910:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005914:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005918:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000591c:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40005920:	e5920010 	ldr	r0, [r2, #16]
}
40005924:	e1a00fa0 	lsr	r0, r0, #31
40005928:	e12fff1e 	bx	lr

4000592c <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000592c:	e3a01000 	mov	r1, #0
40005930:	e3411253 	movt	r1, #4691	; 0x1253
40005934:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005938:	e3a02000 	mov	r2, #0
4000593c:	e3412253 	movt	r2, #4691	; 0x1253
40005940:	e2133001 	ands	r3, r3, #1
40005944:	1afffffa 	bne	40005934 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40005948:	e3081b60 	movw	r1, #35680	; 0x8b60
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000594c:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005950:	e3441001 	movt	r1, #16385	; 0x4001
40005954:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005958:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
4000595c:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005960:	e5912000 	ldr	r2, [r1]
40005964:	e3083b60 	movw	r3, #35680	; 0x8b60
40005968:	e3443001 	movt	r3, #16385	; 0x4001
4000596c:	e3520000 	cmp	r2, #0
40005970:	0afffffa 	beq	40005960 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005974:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005978:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000597c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005980:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005984:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005988:	e6ff3073 	uxth	r3, r3
4000598c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005990:	e12fff1e 	bx	lr

40005994 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005994:	e3a01000 	mov	r1, #0
40005998:	e3411253 	movt	r1, #4691	; 0x1253
4000599c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400059a0:	e3a02000 	mov	r2, #0
400059a4:	e3412253 	movt	r2, #4691	; 0x1253
400059a8:	e2133001 	ands	r3, r3, #1
400059ac:	1afffffa 	bne	4000599c <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
400059b0:	e3081b60 	movw	r1, #35680	; 0x8b60
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059b4:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
400059b8:	e3441001 	movt	r1, #16385	; 0x4001
400059bc:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
400059c0:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400059c4:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400059c8:	e5912000 	ldr	r2, [r1]
400059cc:	e3083b60 	movw	r3, #35680	; 0x8b60
400059d0:	e3443001 	movt	r3, #16385	; 0x4001
400059d4:	e3520000 	cmp	r2, #0
400059d8:	0afffffa 	beq	400059c8 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400059dc:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059e0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400059e4:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400059e8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400059ec:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400059f0:	e6ff3073 	uxth	r3, r3
400059f4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400059f8:	e5920010 	ldr	r0, [r2, #16]
}
400059fc:	e12fff1e 	bx	lr

40005a00 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40005a00:	e3a01000 	mov	r1, #0
40005a04:	e3411253 	movt	r1, #4691	; 0x1253
40005a08:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005a0c:	e3a02000 	mov	r2, #0
40005a10:	e3412253 	movt	r2, #4691	; 0x1253
40005a14:	e2133003 	ands	r3, r3, #3
40005a18:	1afffffa 	bne	40005a08 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40005a1c:	e3081b60 	movw	r1, #35680	; 0x8b60

	if (en)
40005a20:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005a24:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005a28:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40005a2c:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a30:	13093840 	movwne	r3, #38976	; 0x9840
40005a34:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005a38:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a3c:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40005a40:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005a44:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005a48:	11a03803 	lslne	r3, r3, #16
40005a4c:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005a50:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40005a54:	e5912000 	ldr	r2, [r1]
40005a58:	e3083b60 	movw	r3, #35680	; 0x8b60
40005a5c:	e3443001 	movt	r3, #16385	; 0x4001
40005a60:	e3520000 	cmp	r2, #0
40005a64:	0afffffa 	beq	40005a54 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a68:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a6c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a70:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005a74:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005a78:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005a7c:	e6ff3073 	uxth	r3, r3
40005a80:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005a84:	e12fff1e 	bx	lr

40005a88 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005a88:	e3a01000 	mov	r1, #0
40005a8c:	e3411253 	movt	r1, #4691	; 0x1253
40005a90:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005a94:	e3a03000 	mov	r3, #0
40005a98:	e3413253 	movt	r3, #4691	; 0x1253
40005a9c:	e3120001 	tst	r2, #1
40005aa0:	1afffffa 	bne	40005a90 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005aa4:	e3091840 	movw	r1, #38976	; 0x9840
40005aa8:	e3082b60 	movw	r2, #35680	; 0x8b60
40005aac:	e3441001 	movt	r1, #16385	; 0x4001
40005ab0:	e3442001 	movt	r2, #16385	; 0x4001
40005ab4:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005ab8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005abc:	e1a00800 	lsl	r0, r0, #16
40005ac0:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005ac4:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005ac8:	e5921000 	ldr	r1, [r2]
40005acc:	e3083b60 	movw	r3, #35680	; 0x8b60
40005ad0:	e3443001 	movt	r3, #16385	; 0x4001
40005ad4:	e3510000 	cmp	r1, #0
40005ad8:	0afffffa 	beq	40005ac8 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005adc:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005ae0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005ae4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005ae8:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005aec:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005af0:	e3a01000 	mov	r1, #0
40005af4:	e3411253 	movt	r1, #4691	; 0x1253
40005af8:	e2133001 	ands	r3, r3, #1
40005afc:	1afffffa 	bne	40005aec <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005b00:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005b04:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005b08:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005b0c:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005b10:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005b14:	e5921000 	ldr	r1, [r2]
40005b18:	e3083b60 	movw	r3, #35680	; 0x8b60
40005b1c:	e3443001 	movt	r3, #16385	; 0x4001
40005b20:	e3510000 	cmp	r1, #0
40005b24:	0afffffa 	beq	40005b14 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b28:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b2c:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b30:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005b34:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005b38:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005b3c:	e6ff3073 	uxth	r3, r3
40005b40:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005b44:	e12fff1e 	bx	lr

40005b48 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005b48:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40005b4c:	e1a0c00d 	mov	ip, sp
40005b50:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40005b54:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005b58:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005b5c:	1a000014 	bne	40005bb4 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005b60:	e3413253 	movt	r3, #4691	; 0x1253
40005b64:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40005b68:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005b6c:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005b70:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005b74:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005b78:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005b7c:	e0065005 	and	r5, r6, r5
40005b80:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005b84:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40005b88:	e0054004 	and	r4, r5, r4
40005b8c:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005b90:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40005b94:	e004c00c 	and	ip, r4, ip
40005b98:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005b9c:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40005ba0:	e00c2002 	and	r2, ip, r2
40005ba4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40005ba8:	e24bd01c 	sub	sp, fp, #28
40005bac:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005bb0:	eafff406 	b	40002bd0 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005bb4:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005bb8:	e3413253 	movt	r3, #4691	; 0x1253
40005bbc:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005bc0:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005bc4:	e3822003 	orr	r2, r2, #3
40005bc8:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40005bcc:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005bd0:	e3822003 	orr	r2, r2, #3
40005bd4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40005bd8:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40005bdc:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005be0:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
40005be4:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005be8:	e38220f0 	orr	r2, r2, #240	; 0xf0
40005bec:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
40005bf0:	ebfff44d 	bl	40002d2c <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40005bf4:	e3a00000 	mov	r0, #0
40005bf8:	e3a0106b 	mov	r1, #107	; 0x6b
40005bfc:	e1a02000 	mov	r2, r0
40005c00:	ebfff405 	bl	40002c1c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40005c04:	e3a00000 	mov	r0, #0
40005c08:	e3a0106b 	mov	r1, #107	; 0x6b
40005c0c:	ebfff3dc 	bl	40002b84 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40005c10:	e3a00000 	mov	r0, #0
40005c14:	e3a0106b 	mov	r1, #107	; 0x6b
40005c18:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40005c1c:	e24bd01c 	sub	sp, fp, #28
40005c20:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40005c24:	eafff41d 	b	40002ca0 <GIC_Set_Processor_Target>

40005c28 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40005c28:	e3a03000 	mov	r3, #0
40005c2c:	e3413253 	movt	r3, #4691	; 0x1253
40005c30:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40005c34:	e7e22c52 	ubfx	r2, r2, #24, #3
40005c38:	e2422001 	sub	r2, r2, #1
40005c3c:	e3520006 	cmp	r2, #6
40005c40:	8a000007 	bhi	40005c64 <SDHC_BusPower_Control+0x3c>
40005c44:	e3a01001 	mov	r1, #1
40005c48:	e1a02211 	lsl	r2, r1, r2
40005c4c:	e3120055 	tst	r2, #85	; 0x55
40005c50:	1a000009 	bne	40005c7c <SDHC_BusPower_Control+0x54>
40005c54:	e3120022 	tst	r2, #34	; 0x22
40005c58:	1a000010 	bne	40005ca0 <SDHC_BusPower_Control+0x78>
40005c5c:	e3120008 	tst	r2, #8
40005c60:	1a000009 	bne	40005c8c <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40005c64:	e3a03000 	mov	r3, #0
40005c68:	e3413253 	movt	r3, #4691	; 0x1253
40005c6c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005c70:	e3822001 	orr	r2, r2, #1
40005c74:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40005c78:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40005c7c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005c80:	e382200e 	orr	r2, r2, #14
40005c84:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005c88:	eafffff5 	b	40005c64 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40005c8c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005c90:	e20220f1 	and	r2, r2, #241	; 0xf1
40005c94:	e382200a 	orr	r2, r2, #10
40005c98:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005c9c:	eafffff0 	b	40005c64 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40005ca0:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005ca4:	e20220f1 	and	r2, r2, #241	; 0xf1
40005ca8:	e382200c 	orr	r2, r2, #12
40005cac:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005cb0:	eaffffeb 	b	40005c64 <SDHC_BusPower_Control+0x3c>

40005cb4 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005cb4:	e3a01000 	mov	r1, #0
40005cb8:	e3411253 	movt	r1, #4691	; 0x1253
40005cbc:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005cc0:	e3a03000 	mov	r3, #0
40005cc4:	e3413253 	movt	r3, #4691	; 0x1253
40005cc8:	e3120001 	tst	r2, #1
40005ccc:	1afffffa 	bne	40005cbc <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005cd0:	e3091840 	movw	r1, #38976	; 0x9840
40005cd4:	e3082b60 	movw	r2, #35680	; 0x8b60
40005cd8:	e3441001 	movt	r1, #16385	; 0x4001
40005cdc:	e3442001 	movt	r2, #16385	; 0x4001
40005ce0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005ce4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005ce8:	e1a00800 	lsl	r0, r0, #16
40005cec:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005cf0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005cf4:	e5921000 	ldr	r1, [r2]
40005cf8:	e3083b60 	movw	r3, #35680	; 0x8b60
40005cfc:	e3443001 	movt	r3, #16385	; 0x4001
40005d00:	e3510000 	cmp	r1, #0
40005d04:	0afffffa 	beq	40005cf4 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d08:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d0c:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d10:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d14:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005d18:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40005d1c:	e3a01000 	mov	r1, #0
40005d20:	e3411253 	movt	r1, #4691	; 0x1253
40005d24:	e2133001 	ands	r3, r3, #1
40005d28:	1afffffa 	bne	40005d18 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40005d2c:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d30:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005d34:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005d38:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005d3c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005d40:	e5921000 	ldr	r1, [r2]
40005d44:	e3083b60 	movw	r3, #35680	; 0x8b60
40005d48:	e3443001 	movt	r3, #16385	; 0x4001
40005d4c:	e3510000 	cmp	r1, #0
40005d50:	0afffffa 	beq	40005d40 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d54:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d58:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d5c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005d60:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005d64:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005d68:	e6ff3073 	uxth	r3, r3
40005d6c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40005d70:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40005d74:	e3833002 	orr	r3, r3, #2
40005d78:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40005d7c:	e12fff1e 	bx	lr

40005d80 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005d80:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005d84:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005d88:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005d8c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005d90:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005d94:	e6ff2071 	uxth	r2, r1
40005d98:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005d9c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005da0:	e3a02000 	mov	r2, #0
40005da4:	e3412253 	movt	r2, #4691	; 0x1253
40005da8:	e21cc002 	ands	ip, ip, #2
40005dac:	1afffffa 	bne	40005d9c <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005db0:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005db4:	e3084b60 	movw	r4, #35680	; 0x8b60

	if (n == 1)
40005db8:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005dbc:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005dc0:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005dc4:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005dc8:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40005dcc:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005dd0:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005dd4:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005dd8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ddc:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40005de0:	e5942000 	ldr	r2, [r4]
40005de4:	e3080b60 	movw	r0, #35680	; 0x8b60
40005de8:	e3440001 	movt	r0, #16385	; 0x4001
40005dec:	e3520000 	cmp	r2, #0
40005df0:	0afffffa 	beq	40005de0 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005df4:	e3a02000 	mov	r2, #0

	while (n--)
40005df8:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005dfc:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e00:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005e04:	e5806000 	str	r6, [r0]
40005e08:	e3085b54 	movw	r5, #35668	; 0x8b54
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e0c:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40005e10:	e1a00002 	mov	r0, r2
40005e14:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005e18:	e6ffc07c 	uxth	ip, ip
40005e1c:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40005e20:	3a00000f 	bcc	40005e64 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40005e24:	e5954000 	ldr	r4, [r5]
40005e28:	e308cb54 	movw	ip, #35668	; 0x8b54
40005e2c:	e344c001 	movt	ip, #16385	; 0x4001
40005e30:	e3540000 	cmp	r4, #0
40005e34:	0afffffa 	beq	40005e24 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40005e38:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40005e3c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005e40:	e31c0b02 	tst	ip, #2048	; 0x800
40005e44:	0afffffc 	beq	40005e3c <SD_Read_Sector+0xbc>
40005e48:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40005e4c:	e5902020 	ldr	r2, [r0, #32]
40005e50:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005e54:	e153000c 	cmp	r3, ip
40005e58:	1afffffb 	bne	40005e4c <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005e5c:	e2511001 	subs	r1, r1, #1
40005e60:	2affffef 	bcs	40005e24 <SD_Read_Sector+0xa4>
40005e64:	e3081b5c 	movw	r1, #35676	; 0x8b5c
40005e68:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40005e6c:	e5912000 	ldr	r2, [r1]
40005e70:	e3083b5c 	movw	r3, #35676	; 0x8b5c
40005e74:	e3443001 	movt	r3, #16385	; 0x4001
40005e78:	e3520000 	cmp	r2, #0
40005e7c:	0afffffa 	beq	40005e6c <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40005e80:	e3a02000 	mov	r2, #0
40005e84:	e5832000 	str	r2, [r3]
}
40005e88:	e8bd0070 	pop	{r4, r5, r6}
40005e8c:	e12fff1e 	bx	lr

40005e90 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005e90:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005e94:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005e98:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005e9c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005ea0:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005ea4:	e6ff2071 	uxth	r2, r1
40005ea8:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005eac:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005eb0:	e3a02000 	mov	r2, #0
40005eb4:	e3412253 	movt	r2, #4691	; 0x1253
40005eb8:	e21cc002 	ands	ip, ip, #2
40005ebc:	1afffffa 	bne	40005eac <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005ec0:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005ec4:	e3084b60 	movw	r4, #35680	; 0x8b60

	if (n == 0)
40005ec8:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005ecc:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005ed0:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40005ed4:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ed8:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005edc:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005ee0:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005ee4:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40005ee8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005eec:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40005ef0:	e5942000 	ldr	r2, [r4]
40005ef4:	e3080b60 	movw	r0, #35680	; 0x8b60
40005ef8:	e3440001 	movt	r0, #16385	; 0x4001
40005efc:	e3520000 	cmp	r2, #0
40005f00:	0afffffa 	beq	40005ef0 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f04:	e3a02000 	mov	r2, #0

	while (n--)
40005f08:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005f0c:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f10:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005f14:	e5806000 	str	r6, [r0]
40005f18:	e3085b58 	movw	r5, #35672	; 0x8b58
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f1c:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005f20:	e1a00002 	mov	r0, r2
40005f24:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f28:	e6ffc07c 	uxth	ip, ip
40005f2c:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40005f30:	3a00000f 	bcc	40005f74 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40005f34:	e5954000 	ldr	r4, [r5]
40005f38:	e308cb58 	movw	ip, #35672	; 0x8b58
40005f3c:	e344c001 	movt	ip, #16385	; 0x4001
40005f40:	e3540000 	cmp	r4, #0
40005f44:	0afffffa 	beq	40005f34 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40005f48:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005f4c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005f50:	e31c0b01 	tst	ip, #1024	; 0x400
40005f54:	0afffffc 	beq	40005f4c <SD_Write_Sector+0xbc>
40005f58:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40005f5c:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005f60:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40005f64:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005f68:	1afffffb 	bne	40005f5c <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005f6c:	e2511001 	subs	r1, r1, #1
40005f70:	2affffef 	bcs	40005f34 <SD_Write_Sector+0xa4>
40005f74:	e3081b5c 	movw	r1, #35676	; 0x8b5c
40005f78:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40005f7c:	e5912000 	ldr	r2, [r1]
40005f80:	e3083b5c 	movw	r3, #35676	; 0x8b5c
40005f84:	e3443001 	movt	r3, #16385	; 0x4001
40005f88:	e3520000 	cmp	r2, #0
40005f8c:	0afffffa 	beq	40005f7c <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f90:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005f94:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005f98:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005f9c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005fa0:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005fa4:	e6ff3073 	uxth	r3, r3
40005fa8:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40005fac:	e8bd0070 	pop	{r4, r5, r6}
40005fb0:	e12fff1e 	bx	lr

40005fb4 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fb4:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005fb8:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fbc:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005fc0:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fc4:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005fc8:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime) //delay ִ Լ
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005fcc:	e3c000ff 	bic	r0, r0, #255	; 0xff
40005fd0:	e380007c 	orr	r0, r0, #124	; 0x7c
40005fd4:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40005fd8:	e5930004 	ldr	r0, [r3, #4]
40005fdc:	e3c0000f 	bic	r0, r0, #15
40005fe0:	e3800004 	orr	r0, r0, #4
40005fe4:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005fe8:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40005fec:	e5932008 	ldr	r2, [r3, #8]
40005ff0:	e3c2201f 	bic	r2, r2, #31
40005ff4:	e3822002 	orr	r2, r2, #2
40005ff8:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40005ffc:	e5932008 	ldr	r2, [r3, #8]
40006000:	e3c2201f 	bic	r2, r2, #31
40006004:	e3822001 	orr	r2, r2, #1
40006008:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
4000600c:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40006010:	e3a03000 	mov	r3, #0
40006014:	e341339d 	movt	r3, #5021	; 0x139d
40006018:	e3120020 	tst	r2, #32
4000601c:	0afffffa 	beq	4000600c <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40006020:	e3a02020 	mov	r2, #32
40006024:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
40006028:	e5932008 	ldr	r2, [r3, #8]
4000602c:	e3c2201f 	bic	r2, r2, #31
40006030:	e5832008 	str	r2, [r3, #8]
40006034:	e12fff1e 	bx	lr

40006038 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
40006038:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
4000603c:	e1a0c00d 	mov	ip, sp
40006040:	e92dd800 	push	{fp, ip, lr, pc}
40006044:	e24cb004 	sub	fp, ip, #4
	if(en)
40006048:	1a000003 	bne	4000605c <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
4000604c:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40006050:	e24bd00c 	sub	sp, fp, #12
40006054:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40006058:	eafff2dc 	b	40002bd0 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000605c:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40006060:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40006064:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40006068:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000606c:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40006070:	e3a00000 	mov	r0, #0
40006074:	e1a02000 	mov	r2, r0
40006078:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime) //delay ִ Լ, mtime ֱ ִ , ֱ IRQ expection HandlerIRQ  crtt0.s
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000607c:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40006080:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40006084:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40006088:	e593e004 	ldr	lr, [r3, #4]
4000608c:	e3cee00f 	bic	lr, lr, #15
40006090:	e38ee004 	orr	lr, lr, #4
40006094:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40006098:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
4000609c:	e593c044 	ldr	ip, [r3, #68]	; 0x44
400060a0:	e38cc001 	orr	ip, ip, #1
400060a4:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
400060a8:	e593c008 	ldr	ip, [r3, #8]
400060ac:	e3ccc01f 	bic	ip, ip, #31
400060b0:	e38cc00a 	orr	ip, ip, #10
400060b4:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
400060b8:	e593c008 	ldr	ip, [r3, #8]
400060bc:	e3ccc01f 	bic	ip, ip, #31
400060c0:	e38cc009 	orr	ip, ip, #9
400060c4:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
400060c8:	ebfff2d3 	bl	40002c1c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
400060cc:	e3a00000 	mov	r0, #0
400060d0:	e3a01045 	mov	r1, #69	; 0x45
400060d4:	ebfff2aa 	bl	40002b84 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
400060d8:	e3a00000 	mov	r0, #0
400060dc:	e3a01045 	mov	r1, #69	; 0x45
400060e0:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
400060e4:	e24bd00c 	sub	sp, fp, #12
400060e8:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
400060ec:	eafff2eb 	b	40002ca0 <GIC_Set_Processor_Target>

400060f0 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400060f0:	e1a00200 	lsl	r0, r0, #4
400060f4:	eddf3b2f 	vldr	d19, [pc, #188]	; 400061b8 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400060f8:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400060fc:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006100:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
40006104:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006108:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
4000610c:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006110:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
40006114:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006118:	eef82be6 	vcvt.f64.s32	d18, s13
4000611c:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006120:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
40006124:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40006128:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
4000612c:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40006130:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006134:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40006138:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
4000613c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40006140:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40006144:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40006148:	e3855060 	orr	r5, r5, #96	; 0x60
4000614c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40006150:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40006154:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40006158:	e3855070 	orr	r5, r5, #112	; 0x70
4000615c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40006160:	e59c2000 	ldr	r2, [ip]
40006164:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40006168:	e3822822 	orr	r2, r2, #2228224	; 0x220000
4000616c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40006170:	ee377b61 	vsub.f64	d7, d7, d17
40006174:	eefc6bc7 	vcvt.u32.f64	s13, d7
40006178:	edcd6a01 	vstr	s13, [sp, #4]
4000617c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40006180:	e59d2004 	ldr	r2, [sp, #4]
40006184:	ee062a90 	vmov	s13, r2
40006188:	eef81b66 	vcvt.f64.u32	d17, s13
4000618c:	ee377b61 	vsub.f64	d7, d7, d17
40006190:	ee277b20 	vmul.f64	d7, d7, d16
40006194:	eebc7bc7 	vcvt.u32.f64	s14, d7
40006198:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
4000619c:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400061a0:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
400061a4:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
400061a8:	e583100c 	str	r1, [r3, #12]
}
400061ac:	e28dd008 	add	sp, sp, #8
400061b0:	e8bd0030 	pop	{r4, r5}
400061b4:	e12fff1e 	bx	lr
400061b8:	00000000 	andeq	r0, r0, r0
400061bc:	4197d784 	orrsmi	sp, r7, r4, lsl #15

400061c0 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400061c0:	e350000a 	cmp	r0, #10
400061c4:	0a000008 	beq	400061ec <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400061c8:	e3a01000 	mov	r1, #0
400061cc:	e3411381 	movt	r1, #4993	; 0x1381
400061d0:	e5912010 	ldr	r2, [r1, #16]
400061d4:	e3a03000 	mov	r3, #0
400061d8:	e3413381 	movt	r3, #4993	; 0x1381
400061dc:	e3120002 	tst	r2, #2
400061e0:	0afffffa 	beq	400061d0 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
400061e4:	e5830020 	str	r0, [r3, #32]
400061e8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400061ec:	e3a01000 	mov	r1, #0
400061f0:	e3411381 	movt	r1, #4993	; 0x1381
400061f4:	e5912010 	ldr	r2, [r1, #16]
400061f8:	e3a03000 	mov	r3, #0
400061fc:	e3413381 	movt	r3, #4993	; 0x1381
40006200:	e3120002 	tst	r2, #2
40006204:	0afffffa 	beq	400061f4 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40006208:	e3a0200d 	mov	r2, #13
4000620c:	e5832020 	str	r2, [r3, #32]
40006210:	eaffffec 	b	400061c8 <Uart1_Send_Byte+0x8>

40006214 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006214:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40006218:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
4000621c:	e35c0000 	cmp	ip, #0
40006220:	0a00000d 	beq	4000625c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006224:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40006228:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000622c:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006230:	e35c000a 	cmp	ip, #10
40006234:	0a00000a 	beq	40006264 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006238:	e5912010 	ldr	r2, [r1, #16]
4000623c:	e3a03000 	mov	r3, #0
40006240:	e3413381 	movt	r3, #4993	; 0x1381
40006244:	e3120002 	tst	r2, #2
40006248:	0afffffa 	beq	40006238 <Uart1_Send_String+0x24>
	rUTXH1 = data;
4000624c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40006250:	e5f0c001 	ldrb	ip, [r0, #1]!
40006254:	e35c0000 	cmp	ip, #0
40006258:	1afffff4 	bne	40006230 <Uart1_Send_String+0x1c>
}
4000625c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40006260:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006264:	e5912010 	ldr	r2, [r1, #16]
40006268:	e3a03000 	mov	r3, #0
4000626c:	e3413381 	movt	r3, #4993	; 0x1381
40006270:	e3120002 	tst	r2, #2
40006274:	0afffffa 	beq	40006264 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40006278:	e5834020 	str	r4, [r3, #32]
4000627c:	eaffffed 	b	40006238 <Uart1_Send_String+0x24>

40006280 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40006280:	e1a0c00d 	mov	ip, sp
40006284:	e92d000f 	push	{r0, r1, r2, r3}
40006288:	e92dd810 	push	{r4, fp, ip, lr, pc}
4000628c:	e24cb014 	sub	fp, ip, #20
40006290:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40006294:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
40006298:	e1a02003 	mov	r2, r3
4000629c:	e24b0f45 	sub	r0, fp, #276	; 0x114
400062a0:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400062a4:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400062a8:	eb000597 	bl	4000790c <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400062ac:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400062b0:	e3500000 	cmp	r0, #0
400062b4:	0a00000e 	beq	400062f4 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400062b8:	e3a01000 	mov	r1, #0
400062bc:	e24bcf45 	sub	ip, fp, #276	; 0x114
400062c0:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400062c4:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400062c8:	e350000a 	cmp	r0, #10
400062cc:	0a00000a 	beq	400062fc <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400062d0:	e5912010 	ldr	r2, [r1, #16]
400062d4:	e3a03000 	mov	r3, #0
400062d8:	e3413381 	movt	r3, #4993	; 0x1381
400062dc:	e3120002 	tst	r2, #2
400062e0:	0afffffa 	beq	400062d0 <Uart1_Printf+0x50>
	rUTXH1 = data;
400062e4:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400062e8:	e5fc0001 	ldrb	r0, [ip, #1]!
400062ec:	e3500000 	cmp	r0, #0
400062f0:	1afffff4 	bne	400062c8 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
400062f4:	e24bd010 	sub	sp, fp, #16
400062f8:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400062fc:	e5912010 	ldr	r2, [r1, #16]
40006300:	e3a03000 	mov	r3, #0
40006304:	e3413381 	movt	r3, #4993	; 0x1381
40006308:	e3120002 	tst	r2, #2
4000630c:	0afffffa 	beq	400062fc <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40006310:	e5834020 	str	r4, [r3, #32]
40006314:	eaffffed 	b	400062d0 <Uart1_Printf+0x50>

40006318 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006318:	e3a01000 	mov	r1, #0
4000631c:	e3411381 	movt	r1, #4993	; 0x1381
40006320:	e5912010 	ldr	r2, [r1, #16]
40006324:	e3a03000 	mov	r3, #0
40006328:	e3413381 	movt	r3, #4993	; 0x1381
4000632c:	e3120001 	tst	r2, #1
40006330:	0afffffa 	beq	40006320 <Uart1_Get_Char+0x8>
	return rURXH1;
40006334:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40006338:	e6ef0070 	uxtb	r0, r0
4000633c:	e12fff1e 	bx	lr

40006340 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40006340:	e3a03000 	mov	r3, #0
40006344:	e3413381 	movt	r3, #4993	; 0x1381
40006348:	e5930010 	ldr	r0, [r3, #16]
4000634c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40006350:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40006354:	16ef0070 	uxtbne	r0, r0
}
40006358:	e12fff1e 	bx	lr

4000635c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000635c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40006360:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006364:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40006368:	e3a04000 	mov	r4, #0
4000636c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006370:	e24cb004 	sub	fp, ip, #4
40006374:	e1a06000 	mov	r6, r0
40006378:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000637c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40006380:	e3a00000 	mov	r0, #0
40006384:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40006388:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000638c:	e18cc003 	orr	ip, ip, r3
40006390:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
40006394:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40006398:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
4000639c:	ebfff262 	bl	40002d2c <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063a0:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400063a4:	e3550000 	cmp	r5, #0
400063a8:	13a03008 	movne	r3, #8
400063ac:	03a0300c 	moveq	r3, #12
400063b0:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400063b4:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063b8:	e3c2200f 	bic	r2, r2, #15
400063bc:	03a07002 	moveq	r7, #2
400063c0:	13a07000 	movne	r7, #0
400063c4:	e3560000 	cmp	r6, #0
400063c8:	11a06002 	movne	r6, r2
400063cc:	03826001 	orreq	r6, r2, #1
400063d0:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400063d4:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400063d8:	e1867007 	orr	r7, r6, r7
400063dc:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400063e0:	1a000003 	bne	400063f4 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400063e4:	e3a01055 	mov	r1, #85	; 0x55
	}
}
400063e8:	e24bd01c 	sub	sp, fp, #28
400063ec:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400063f0:	eafff1f6 	b	40002bd0 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
400063f4:	e3a00000 	mov	r0, #0
400063f8:	e3a01055 	mov	r1, #85	; 0x55
400063fc:	e1a02000 	mov	r2, r0
40006400:	ebfff205 	bl	40002c1c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40006404:	e3a00000 	mov	r0, #0
40006408:	e3a01055 	mov	r1, #85	; 0x55
4000640c:	ebfff1dc 	bl	40002b84 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40006410:	e3a00000 	mov	r0, #0
40006414:	e3a01055 	mov	r1, #85	; 0x55
40006418:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
4000641c:	e24bd01c 	sub	sp, fp, #28
40006420:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40006424:	eafff21d 	b	40002ca0 <GIC_Set_Processor_Target>

40006428 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40006428:	e1a0c00d 	mov	ip, sp
4000642c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006430:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40006434:	e24cb004 	sub	fp, ip, #4
40006438:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000643c:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006440:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40006444:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006448:	e5942010 	ldr	r2, [r4, #16]
4000644c:	e3a03000 	mov	r3, #0
40006450:	e3413381 	movt	r3, #4993	; 0x1381
40006454:	e3120001 	tst	r2, #1
40006458:	0afffffa 	beq	40006448 <Uart1_GetString+0x20>
	return rURXH1;
4000645c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40006460:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40006464:	e351000d 	cmp	r1, #13
40006468:	0a00001a 	beq	400064d8 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
4000646c:	e3510008 	cmp	r1, #8
40006470:	0a000011 	beq	400064bc <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006474:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40006478:	e5c51000 	strb	r1, [r5]
4000647c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006480:	0a000006 	beq	400064a0 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006484:	e5942010 	ldr	r2, [r4, #16]
40006488:	e3a03000 	mov	r3, #0
4000648c:	e3413381 	movt	r3, #4993	; 0x1381
40006490:	e3120002 	tst	r2, #2
40006494:	0afffffa 	beq	40006484 <Uart1_GetString+0x5c>
	rUTXH1 = data;
40006498:	e5831020 	str	r1, [r3, #32]
4000649c:	eaffffe9 	b	40006448 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400064a0:	e5942010 	ldr	r2, [r4, #16]
400064a4:	e3a03000 	mov	r3, #0
400064a8:	e3413381 	movt	r3, #4993	; 0x1381
400064ac:	e3120002 	tst	r2, #2
400064b0:	0afffffa 	beq	400064a0 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400064b4:	e5837020 	str	r7, [r3, #32]
400064b8:	eafffff1 	b	40006484 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400064bc:	e1560005 	cmp	r6, r5
400064c0:	aaffffe0 	bge	40006448 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400064c4:	e3070f38 	movw	r0, #32568	; 0x7f38
                string--;
400064c8:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400064cc:	e3440001 	movt	r0, #16385	; 0x4001
400064d0:	ebffff6a 	bl	40006280 <Uart1_Printf>
400064d4:	eaffffdb 	b	40006448 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400064d8:	e3a02000 	mov	r2, #0
400064dc:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400064e0:	e5931010 	ldr	r1, [r3, #16]
400064e4:	e3a02000 	mov	r2, #0
400064e8:	e3412381 	movt	r2, #4993	; 0x1381
400064ec:	e3110002 	tst	r1, #2
400064f0:	0afffffa 	beq	400064e0 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400064f4:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400064f8:	e3a0300d 	mov	r3, #13
400064fc:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006500:	e5912010 	ldr	r2, [r1, #16]
40006504:	e3a03000 	mov	r3, #0
40006508:	e3413381 	movt	r3, #4993	; 0x1381
4000650c:	e3120002 	tst	r2, #2
40006510:	0afffffa 	beq	40006500 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40006514:	e3a0200a 	mov	r2, #10
40006518:	e5832020 	str	r2, [r3, #32]
4000651c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40006520 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40006520:	e1a0c00d 	mov	ip, sp
40006524:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40006528:	e24cb004 	sub	fp, ip, #4
4000652c:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40006530:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006534:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40006538:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000653c:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40006540:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40006544:	e5942010 	ldr	r2, [r4, #16]
40006548:	e3a03000 	mov	r3, #0
4000654c:	e3413381 	movt	r3, #4993	; 0x1381
40006550:	e3120001 	tst	r2, #1
40006554:	0afffffa 	beq	40006544 <Uart1_GetIntNum+0x24>
	return rURXH1;
40006558:	e5931024 	ldr	r1, [r3, #36]	; 0x24
4000655c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40006560:	e351000d 	cmp	r1, #13
40006564:	0a00001a 	beq	400065d4 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40006568:	e3510008 	cmp	r1, #8
4000656c:	0a000011 	beq	400065b8 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40006570:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40006574:	e5c51000 	strb	r1, [r5]
40006578:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000657c:	0a000006 	beq	4000659c <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40006580:	e5942010 	ldr	r2, [r4, #16]
40006584:	e3a03000 	mov	r3, #0
40006588:	e3413381 	movt	r3, #4993	; 0x1381
4000658c:	e3120002 	tst	r2, #2
40006590:	0afffffa 	beq	40006580 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
40006594:	e5831020 	str	r1, [r3, #32]
40006598:	eaffffe9 	b	40006544 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000659c:	e5942010 	ldr	r2, [r4, #16]
400065a0:	e3a03000 	mov	r3, #0
400065a4:	e3413381 	movt	r3, #4993	; 0x1381
400065a8:	e3120002 	tst	r2, #2
400065ac:	0afffffa 	beq	4000659c <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400065b0:	e5837020 	str	r7, [r3, #32]
400065b4:	eafffff1 	b	40006580 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400065b8:	e1550006 	cmp	r5, r6
400065bc:	daffffe0 	ble	40006544 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400065c0:	e3070f38 	movw	r0, #32568	; 0x7f38
                string--;
400065c4:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400065c8:	e3440001 	movt	r0, #16385	; 0x4001
400065cc:	ebffff2b 	bl	40006280 <Uart1_Printf>
400065d0:	eaffffdb 	b	40006544 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400065d4:	e3a02000 	mov	r2, #0
400065d8:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065dc:	e5931010 	ldr	r1, [r3, #16]
400065e0:	e3a02000 	mov	r2, #0
400065e4:	e3412381 	movt	r2, #4993	; 0x1381
400065e8:	e3110002 	tst	r1, #2
400065ec:	0afffffa 	beq	400065dc <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065f0:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400065f4:	e3a0300d 	mov	r3, #13
400065f8:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400065fc:	e5912010 	ldr	r2, [r1, #16]
40006600:	e3a03000 	mov	r3, #0
40006604:	e3413381 	movt	r3, #4993	; 0x1381
40006608:	e3120002 	tst	r2, #2
4000660c:	0afffffa 	beq	400065fc <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40006610:	e3a0200a 	mov	r2, #10
40006614:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40006618:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
4000661c:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40006620:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40006624:	03a04001 	moveq	r4, #1
        string++;
40006628:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
4000662c:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40006630:	e3530030 	cmp	r3, #48	; 0x30
40006634:	0a00002f 	beq	400066f8 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40006638:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000663c:	e1a00006 	mov	r0, r6
40006640:	eb000407 	bl	40007664 <strlen>
40006644:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40006648:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000664c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40006650:	ba00002f 	blt	40006714 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40006654:	e7d63000 	ldrb	r3, [r6, r0]
40006658:	e20330df 	and	r3, r3, #223	; 0xdf
4000665c:	e3530048 	cmp	r3, #72	; 0x48
40006660:	1a00001c 	bne	400066d8 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40006664:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006668:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000666c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40006670:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40006674:	0a000012 	beq	400066c4 <Uart1_GetIntNum+0x1a4>
40006678:	e3082288 	movw	r2, #33416	; 0x8288
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
4000667c:	e3a03000 	mov	r3, #0
40006680:	e3442001 	movt	r2, #16385	; 0x4001
40006684:	e1a0c003 	mov	ip, r3
40006688:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000668c:	e7d62003 	ldrb	r2, [r6, r3]
40006690:	e0871002 	add	r1, r7, r2
40006694:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40006698:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000669c:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400066a0:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400066a4:	0a000003 	beq	400066b8 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400066a8:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400066ac:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400066b0:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400066b4:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400066b8:	e2833001 	add	r3, r3, #1
400066bc:	e1550003 	cmp	r5, r3
400066c0:	aafffff1 	bge	4000668c <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400066c4:	e3540000 	cmp	r4, #0
400066c8:	126c0000 	rsbne	r0, ip, #0
400066cc:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400066d0:	e24bd01c 	sub	sp, fp, #28
400066d4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400066d8:	e357000a 	cmp	r7, #10
400066dc:	1affffe5 	bne	40006678 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400066e0:	e1a00006 	mov	r0, r6
400066e4:	eb0001a8 	bl	40006d8c <atoi>
        result = minus ? (-1*result):result;
400066e8:	e3540000 	cmp	r4, #0
400066ec:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
400066f0:	e24bd01c 	sub	sp, fp, #28
400066f4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
400066f8:	e5d63001 	ldrb	r3, [r6, #1]
400066fc:	e20330df 	and	r3, r3, #223	; 0xdf
40006700:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40006704:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40006708:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
4000670c:	0affffca 	beq	4000663c <Uart1_GetIntNum+0x11c>
40006710:	eaffffc8 	b	40006638 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40006714:	e3e00000 	mvn	r0, #0
40006718:	eaffffec 	b	400066d0 <Uart1_GetIntNum+0x1b0>
4000671c:	e320f000 	nop	{0}

40006720 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
40006720:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
40006724:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40006728:	f102001f 	cps	#31
	mov 	sp, r1
4000672c:	e1a0d001 	mov	sp, r1
	blx		r0
40006730:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
40006734:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40006738:	e8bd8010 	pop	{r4, pc}

4000673c <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
4000673c:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40006740:	f102001f 	cps	#31
	mov 	r0, sp
40006744:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40006748:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
4000674c:	e12fff1e 	bx	lr

40006750 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006750:	e59f00e8 	ldr	r0, [pc, #232]	; 40006840 <call_isb+0x8>
	bx 		lr
40006754:	e12fff1e 	bx	lr

40006758 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006758:	e59f00e4 	ldr	r0, [pc, #228]	; 40006844 <call_isb+0xc>
	bx 		lr
4000675c:	e12fff1e 	bx	lr

40006760 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40006760:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
40006764:	e12fff1e 	bx	lr

40006768 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40006768:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
4000676c:	e12fff1e 	bx	lr

40006770 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40006770:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
40006774:	e12fff1e 	bx	lr

40006778 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40006778:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
4000677c:	e12fff1e 	bx	lr

40006780 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40006780:	e1a0000d 	mov	r0, sp
	bx 		lr
40006784:	e12fff1e 	bx	lr

40006788 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40006788:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
4000678c:	e12fff1e 	bx	lr

40006790 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40006790:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40006794:	e12fff1e 	bx	lr

40006798 <Get_CPSR>:
@ unsigned int Get_CPSR(void);
@ CPSR 값을 리턴
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_CPSR
Get_CPSR:
	mrs		r0, cpsr
40006798:	e10f0000 	mrs	r0, CPSR
	bx 		lr
4000679c:	e12fff1e 	bx	lr

400067a0 <Save_Context>:
	.extern Timer0_ISR_context_switch
	.global Save_Context
Save_Context:

	@IRQ mode의  백업
	push	{r0, r14}
400067a0:	e92d4001 	push	{r0, lr}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
400067a4:	e59fe09c 	ldr	lr, [pc, #156]	; 40006848 <call_isb+0x10>
	ldr		r14, [r14]
400067a8:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
400067ac:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 백업하기
	add		r14, r14, #16
400067b0:	e28ee010 	add	lr, lr, #16
	stmia	r14, {r0-r14}^ @user/sys 모드의 register 복원, stmeqia를 안했다
400067b4:	e8ce7fff 	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
400067b8:	e24ee010 	sub	lr, lr, #16

	mov		r1, r14 //pcb node의 주소를 r1으로 변경, 이제 r1을 마음것 사용해도 됨
400067bc:	e1a0100e 	mov	r1, lr

	@IRQ mode의  복원
	pop		{r0, r14} //이제 r14는 복귀할 주소 가르킴
400067c0:	e8bd4001 	pop	{r0, lr}

	@현재까지 실행되던 app에서 다음 실행할 명령어의 주소를 pc에 저장
	sub		r0, r14, #4
400067c4:	e24e0004 	sub	r0, lr, #4
	str		r0, [r1, #8]
400067c8:	e5810008 	str	r0, [r1, #8]

	@현재까지 실행되던 app의 cpsr 상태 저장하기
	mrs		r0, spsr
400067cc:	e14f0000 	mrs	r0, SPSR
	str		r0, [r1, #12]
400067d0:	e581000c 	str	r0, [r1, #12]


	b		Timer0_ISR_context_switch
400067d4:	eaffe7b3 	b	400006a8 <Timer0_ISR_context_switch>

400067d8 <Get_Context_And_Switch>:
	.extern ptr_PCB_Current
	.global Get_Context_And_Switch
Get_Context_And_Switch:

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =ptr_PCB_Current
400067d8:	e59fe068 	ldr	lr, [pc, #104]	; 40006848 <call_isb+0x10>
	ldr		r14, [r14]
400067dc:	e59ee000 	ldr	lr, [lr]
	ldr 	r14, [r14, #0]
400067e0:	e59ee000 	ldr	lr, [lr]

	@r0-r14까지 복원
	add		r14, r14, #16
400067e4:	e28ee010 	add	lr, lr, #16
	ldmia	r14, {r0-r14}^ //user,sys 모든 register 저장
400067e8:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	sub		r14, r14, #16
400067ec:	e24ee010 	sub	lr, lr, #16

	@r0를 사용하기 전에 미리 백업
	push	{r0-r1}
400067f0:	e92d0003 	push	{r0, r1}

	@spsr 복원
	add		r0, r14, #12
400067f4:	e28e000c 	add	r0, lr, #12
	ldr		r0, [r0]
400067f8:	e5900000 	ldr	r0, [r0]
	msr		spsr, r0
400067fc:	e169f000 	msr	SPSR_fc, r0

	@r0를 복원
	pop		{r0-r1}
40006800:	e8bd0003 	pop	{r0, r1}

	@ 다음 실행할 명령를 pc로 전달
	add 	r14, r14, #8
40006804:	e28ee008 	add	lr, lr, #8
	ldr		r14,[r14]
40006808:	e59ee000 	ldr	lr, [lr]
	movs	pc, r14
4000680c:	e1b0f00e 	movs	pc, lr

40006810 <Get_ASID>:
@ unsigned int Get_ASID(void);
@ 현재 process의 ASID 반환
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Get_ASID
Get_ASID:
	mrc		p15, 0, r0, c13, c0, 1
40006810:	ee1d0f30 	mrc	15, 0, r0, cr13, cr0, {1}
	and		r0, r0, #0xff
40006814:	e20000ff 	and	r0, r0, #255	; 0xff
	isb
40006818:	f57ff06f 	isb	sy
	bx		lr
4000681c:	e12fff1e 	bx	lr

40006820 <Set_ASID>:
@ void Set_ASID(unsigned int);
@ 현재 process의 ASID set
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
	.global Set_ASID
Set_ASID:
	mrc		p15, 0, r1, c13, c0, 1
40006820:	ee1d1f30 	mrc	15, 0, r1, cr13, cr0, {1}
	bic		r1, r1, #0xff
40006824:	e3c110ff 	bic	r1, r1, #255	; 0xff
	orr		r1, r1, r0
40006828:	e1811000 	orr	r1, r1, r0
	mcr		p15, 0, r1, c13, c0, 1
4000682c:	ee0d1f30 	mcr	15, 0, r1, cr13, cr0, {1}
	isb
40006830:	f57ff06f 	isb	sy
	bx		lr
40006834:	e12fff1e 	bx	lr

40006838 <call_isb>:

	.global call_isb
call_isb:
	isb
40006838:	f57ff06f 	isb	sy
	bx		lr
4000683c:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40006840:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40006844:	43800000 	orrmi	r0, r0, #0

	@IRQ mode의  백업
	push	{r0, r14}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기, r13 : pcb의 시작 주소
	ldr		r14, =ptr_PCB_Current
40006848:	4001982c 	andmi	r9, r1, ip, lsr #16

4000684c <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
4000684c:	f57ff04f 	dsb	sy
		        smc     #0
40006850:	e1600070 	smc	0
		        isb
40006854:	f57ff06f 	isb	sy
		        bx		lr
40006858:	e12fff1e 	bx	lr

4000685c <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
4000685c:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40006860:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006864:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006868:	e12fff1e 	bx	lr

4000686c <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
4000686c:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40006870:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006874:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006878:	e12fff1e 	bx	lr

4000687c <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
4000687c:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40006880:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006884:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006888:	e12fff1e 	bx	lr

4000688c <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
4000688c:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
40006890:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006894:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40006898:	e12fff1e 	bx	lr

4000689c <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
4000689c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
400068a0:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400068a4:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068a8:	e12fff1e 	bx	lr

400068ac <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
400068ac:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
400068b0:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
400068b4:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068b8:	e12fff1e 	bx	lr

400068bc <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
400068bc:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
400068c0:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
400068c4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
400068c8:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
400068cc:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
400068d0:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068d4:	e12fff1e 	bx	lr

400068d8 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
400068d8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
400068dc:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
400068e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
400068e4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
400068e8:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
400068ec:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
400068f0:	e12fff1e 	bx	lr

400068f4 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
400068f4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
400068f8:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
400068fc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006900:	e12fff1e 	bx	lr

40006904 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40006904:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40006908:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
4000690c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006910:	e12fff1e 	bx	lr

40006914 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40006914:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40006918:	e12fff1e 	bx	lr

4000691c <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
4000691c:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40006920:	e12fff1e 	bx	lr

40006924 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40006924:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40006928:	e12fff1e 	bx	lr

4000692c <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
4000692c:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40006930:	e12fff1e 	bx	lr

40006934 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
40006934:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
40006938:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
4000693c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006940:	e12fff1e 	bx	lr

40006944 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
40006944:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
40006948:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
4000694c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006950:	e12fff1e 	bx	lr

40006954 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
40006954:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40006958:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
4000695c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006960:	e12fff1e 	bx	lr

40006964 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
40006964:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40006968:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
4000696c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006970:	e12fff1e 	bx	lr

40006974 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
40006974:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
40006978:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
4000697c:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
40006980:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
40006984:	e12fff1e 	bx	lr

40006988 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
40006988:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
4000698c:	e12fff1e 	bx	lr

40006990 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
40006990:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40006994:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40006998:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
4000699c:	e12fff1e 	bx	lr

400069a0 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400069a0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
400069a4:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400069a8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069ac:	e12fff1e 	bx	lr

400069b0 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
400069b0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
400069b4:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
400069b8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069bc:	e12fff1e 	bx	lr

400069c0 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400069c0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
400069c4:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
400069c8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069cc:	e12fff1e 	bx	lr

400069d0 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
400069d0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
400069d4:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
400069d8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069dc:	e12fff1e 	bx	lr

400069e0 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
400069e0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
400069e4:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
400069e8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069ec:	e12fff1e 	bx	lr

400069f0 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
400069f0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
400069f4:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
400069f8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400069fc:	e12fff1e 	bx	lr

40006a00 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40006a00:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40006a04:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006a08:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a0c:	e12fff1e 	bx	lr

40006a10 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40006a10:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40006a14:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40006a18:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a1c:	e12fff1e 	bx	lr

40006a20 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40006a20:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40006a24:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006a28:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a2c:	e12fff1e 	bx	lr

40006a30 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40006a30:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
40006a34:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40006a38:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a3c:	e12fff1e 	bx	lr

40006a40 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006a40:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
40006a44:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006a48:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a4c:	e12fff1e 	bx	lr

40006a50 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40006a50:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
40006a54:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40006a58:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006a5c:	e12fff1e 	bx	lr

40006a60 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40006a60:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
40006a64:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40006a68:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006a6c:	e12fff1e 	bx	lr

40006a70 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40006a70:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
40006a74:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
40006a78:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40006a7c:	e12fff1e 	bx	lr

40006a80 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
40006a80:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                isb
40006a84:	f57ff06f 	isb	sy
                BX     lr
40006a88:	e12fff1e 	bx	lr

40006a8c <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
40006a8c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40006a90:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40006a94:	e12fff1e 	bx	lr

40006a98 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40006a98:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40006a9c:	e12fff1e 	bx	lr

40006aa0 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40006aa0:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40006aa4:	e12fff1e 	bx	lr

40006aa8 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40006aa8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40006aac:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40006ab0:	e12fff1e 	bx	lr

40006ab4 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40006ab4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40006ab8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40006abc:	f57ff04f 	dsb	sy
                BX     lr
40006ac0:	e12fff1e 	bx	lr

40006ac4 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40006ac4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40006ac8:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40006acc:	f57ff04f 	dsb	sy
                BX     lr
40006ad0:	e12fff1e 	bx	lr

40006ad4 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40006ad4:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40006ad8:	f57ff04f 	dsb	sy
                BX     lr
40006adc:	e12fff1e 	bx	lr

40006ae0 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40006ae0:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40006ae4:	f57ff04f 	dsb	sy
                BX     lr
40006ae8:	e12fff1e 	bx	lr

40006aec <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40006aec:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40006af0:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40006af4:	f57ff04f 	dsb	sy
                BX     lr
40006af8:	e12fff1e 	bx	lr

40006afc <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40006afc:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40006b00:	f57ff04f 	dsb	sy
                BX     lr
40006b04:	e12fff1e 	bx	lr

40006b08 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40006b08:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40006b0c:	f57ff04f 	dsb	sy
                BX     lr
40006b10:	e12fff1e 	bx	lr

40006b14 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40006b14:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40006b18:	e12fff1e 	bx	lr

40006b1c <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40006b1c:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40006b20:	e12fff1e 	bx	lr

40006b24 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40006b24:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40006b28:	f57ff04f 	dsb	sy
                BX     lr
40006b2c:	e12fff1e 	bx	lr

40006b30 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40006b30:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40006b34:	f57ff04f 	dsb	sy
                BX     lr
40006b38:	e12fff1e 	bx	lr

40006b3c <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40006b3c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40006b40:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40006b44:	e12fff1e 	bx	lr

40006b48 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40006b48:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40006b4c:	e12fff1e 	bx	lr

40006b50 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40006b50:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40006b54:	e12fff1e 	bx	lr

40006b58 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40006b58:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40006b5c:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40006b60:	e12fff1e 	bx	lr

40006b64 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40006b64:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40006b68:	e12fff1e 	bx	lr

40006b6c <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40006b6c:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40006b70:	e12fff1e 	bx	lr

40006b74 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40006b74:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40006b78:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
40006b7c:	e12fff1e 	bx	lr

40006b80 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40006b80:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40006b84:	e12fff1e 	bx	lr

40006b88 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40006b88:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
40006b8c:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40006b90:	e12fff1e 	bx	lr

40006b94 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40006b94:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40006b98:	e12fff1e 	bx	lr

40006b9c <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40006b9c:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40006ba0:	e12fff1e 	bx	lr

40006ba4 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006ba4:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006ba8:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006bac:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006bb0:	e12fff1e 	bx	lr

40006bb4 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006bb4:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006bb8:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40006bbc:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006bc0:	e12fff1e 	bx	lr

40006bc4 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40006bc4:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40006bc8:	e12fff1e 	bx	lr

40006bcc <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40006bcc:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40006bd0:	e12fff1e 	bx	lr

40006bd4 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40006bd4:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40006bd8:	e12fff1e 	bx	lr

40006bdc <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40006bdc:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40006be0:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40006be4:	e12fff1e 	bx	lr

40006be8 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006be8:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006bec:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006bf0:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40006bf4:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40006bf8:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40006bfc:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40006c00:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40006c04:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40006c08:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40006c0c:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c10:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006c14:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40006c18:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006c1c:	e3500003 	cmp	r0, #3
                BNE     1b
40006c20:	1afffffc 	bne	40006c18 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c24:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006c28:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c2c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40006c30:	e3500000 	cmp	r0, #0
                BNE     2b
40006c34:	1afffffc 	bne	40006c2c <CoCopyToL2Cache+0x44>

                BX     lr
40006c38:	e12fff1e 	bx	lr

40006c3c <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006c3c:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40006c40:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006c44:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40006c48:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40006c4c:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40006c50:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40006c54:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40006c58:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c5c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006c60:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c64:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40006c68:	e3500003 	cmp	r0, #3
                BNE     1b
40006c6c:	1afffffc 	bne	40006c64 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c70:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006c74:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40006c78:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40006c7c:	e3500000 	cmp	r0, #0
                BNE     2b
40006c80:	1afffffc 	bne	40006c78 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40006c84:	e12fff1e 	bx	lr

40006c88 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006c88:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006c8c:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40006c90:	e12fff1e 	bx	lr

40006c94 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40006c94:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40006c98:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40006c9c:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40006ca0:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40006ca4:	e12fff1e 	bx	lr

40006ca8 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40006ca8:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40006cac:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40006cb0:	e12fff1e 	bx	lr

40006cb4 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40006cb4:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40006cb8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40006cbc:	e12fff1e 	bx	lr

40006cc0 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40006cc0:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40006cc4:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40006cc8:	e12fff1e 	bx	lr

40006ccc <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40006ccc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40006cd0:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40006cd4:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40006cd8:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40006cdc:	0a00001b 	beq	40006d50 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40006ce0:	e3a0a000 	mov	sl, #0

40006ce4 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40006ce4:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40006ce8:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40006cec:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40006cf0:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40006cf4:	ba000012 	blt	40006d44 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40006cf8:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40006cfc:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40006d00:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40006d04:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40006d08:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40006d0c:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40006d10:	e59f403c 	ldr	r4, [pc, #60]	; 40006d54 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40006d14:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40006d18:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40006d1c:	e59f7034 	ldr	r7, [pc, #52]	; 40006d58 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40006d20:	e01776a1 	ands	r7, r7, r1, lsr #13

40006d24 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40006d24:	e1a09004 	mov	r9, r4

40006d28 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40006d28:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40006d2c:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40006d30:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40006d34:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40006d38:	aafffffa 	bge	40006d28 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40006d3c:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40006d40:	aafffff7 	bge	40006d24 <Loop2>

40006d44 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40006d44:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40006d48:	e153000a 	cmp	r3, sl
                BGT     Loop1
40006d4c:	caffffe4 	bgt	40006ce4 <Loop1>

40006d50 <Finished>:
Finished:
                POP     {r4-r10,pc}
40006d50:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40006d54:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40006d58:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40006d5c <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40006d5c:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40006d60:	e12fff1e 	bx	lr

40006d64 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40006d64:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40006d68:	e12fff1e 	bx	lr

40006d6c <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40006d6c:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40006d70:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40006d74:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40006d78:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40006d7c:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40006d80:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40006d84:	0afffffc 	beq	40006d7c <CoSetMpll+0x10>
                BX     lr
40006d88:	e12fff1e 	bx	lr

40006d8c <atoi>:
40006d8c:	e92d4008 	push	{r3, lr}
40006d90:	e3a01000 	mov	r1, #0
40006d94:	e3a0200a 	mov	r2, #10
40006d98:	eb0002bd 	bl	40007894 <strtol>
40006d9c:	e8bd4008 	pop	{r3, lr}
40006da0:	e12fff1e 	bx	lr

40006da4 <_atoi_r>:
40006da4:	e92d4008 	push	{r3, lr}
40006da8:	e3a02000 	mov	r2, #0
40006dac:	e3a0300a 	mov	r3, #10
40006db0:	eb000243 	bl	400076c4 <_strtol_r>
40006db4:	e8bd4008 	pop	{r3, lr}
40006db8:	e12fff1e 	bx	lr

40006dbc <malloc>:
40006dbc:	e92d4008 	push	{r3, lr}
40006dc0:	e59f3010 	ldr	r3, [pc, #16]	; 40006dd8 <malloc+0x1c>
40006dc4:	e1a01000 	mov	r1, r0
40006dc8:	e5930000 	ldr	r0, [r3]
40006dcc:	eb00000a 	bl	40006dfc <_malloc_r>
40006dd0:	e8bd4008 	pop	{r3, lr}
40006dd4:	e12fff1e 	bx	lr
40006dd8:	400186a0 	andmi	r8, r1, r0, lsr #13

40006ddc <free>:
40006ddc:	e92d4008 	push	{r3, lr}
40006de0:	e59f3010 	ldr	r3, [pc, #16]	; 40006df8 <free+0x1c>
40006de4:	e1a01000 	mov	r1, r0
40006de8:	e5930000 	ldr	r0, [r3]
40006dec:	eb000310 	bl	40007a34 <_free_r>
40006df0:	e8bd4008 	pop	{r3, lr}
40006df4:	e12fff1e 	bx	lr
40006df8:	400186a0 	andmi	r8, r1, r0, lsr #13

40006dfc <_malloc_r>:
40006dfc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006e00:	e281500b 	add	r5, r1, #11
40006e04:	e3550016 	cmp	r5, #22
40006e08:	83c55007 	bichi	r5, r5, #7
40006e0c:	81a03fa5 	lsrhi	r3, r5, #31
40006e10:	93a03000 	movls	r3, #0
40006e14:	93a05010 	movls	r5, #16
40006e18:	e1550001 	cmp	r5, r1
40006e1c:	21a01003 	movcs	r1, r3
40006e20:	33831001 	orrcc	r1, r3, #1
40006e24:	e3510000 	cmp	r1, #0
40006e28:	13a0300c 	movne	r3, #12
40006e2c:	e24dd00c 	sub	sp, sp, #12
40006e30:	e1a06000 	mov	r6, r0
40006e34:	15803000 	strne	r3, [r0]
40006e38:	13a04000 	movne	r4, #0
40006e3c:	1a000015 	bne	40006e98 <_malloc_r+0x9c>
40006e40:	eb0001f4 	bl	40007618 <__malloc_lock>
40006e44:	e3550f7e 	cmp	r5, #504	; 0x1f8
40006e48:	2a000016 	bcs	40006ea8 <_malloc_r+0xac>
40006e4c:	e59f76c8 	ldr	r7, [pc, #1736]	; 4000751c <_malloc_r+0x720>
40006e50:	e1a0e1a5 	lsr	lr, r5, #3
40006e54:	e087318e 	add	r3, r7, lr, lsl #3
40006e58:	e593400c 	ldr	r4, [r3, #12]
40006e5c:	e1540003 	cmp	r4, r3
40006e60:	0a000145 	beq	4000737c <_malloc_r+0x580>
40006e64:	e5943004 	ldr	r3, [r4, #4]
40006e68:	e3c33003 	bic	r3, r3, #3
40006e6c:	e0843003 	add	r3, r4, r3
40006e70:	e593c004 	ldr	ip, [r3, #4]
40006e74:	e2841008 	add	r1, r4, #8
40006e78:	e8910006 	ldm	r1, {r1, r2}
40006e7c:	e38cc001 	orr	ip, ip, #1
40006e80:	e581200c 	str	r2, [r1, #12]
40006e84:	e1a00006 	mov	r0, r6
40006e88:	e5821008 	str	r1, [r2, #8]
40006e8c:	e583c004 	str	ip, [r3, #4]
40006e90:	eb0001e1 	bl	4000761c <__malloc_unlock>
40006e94:	e2844008 	add	r4, r4, #8
40006e98:	e1a00004 	mov	r0, r4
40006e9c:	e28dd00c 	add	sp, sp, #12
40006ea0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006ea4:	e12fff1e 	bx	lr
40006ea8:	e1b0e4a5 	lsrs	lr, r5, #9
40006eac:	03a0107e 	moveq	r1, #126	; 0x7e
40006eb0:	03a0e03f 	moveq	lr, #63	; 0x3f
40006eb4:	1a000061 	bne	40007040 <_malloc_r+0x244>
40006eb8:	e59f765c 	ldr	r7, [pc, #1628]	; 4000751c <_malloc_r+0x720>
40006ebc:	e0871101 	add	r1, r7, r1, lsl #2
40006ec0:	e591400c 	ldr	r4, [r1, #12]
40006ec4:	e1510004 	cmp	r1, r4
40006ec8:	1a000005 	bne	40006ee4 <_malloc_r+0xe8>
40006ecc:	ea00000a 	b	40006efc <_malloc_r+0x100>
40006ed0:	e3530000 	cmp	r3, #0
40006ed4:	aa0000de 	bge	40007254 <_malloc_r+0x458>
40006ed8:	e594400c 	ldr	r4, [r4, #12]
40006edc:	e1510004 	cmp	r1, r4
40006ee0:	0a000005 	beq	40006efc <_malloc_r+0x100>
40006ee4:	e5942004 	ldr	r2, [r4, #4]
40006ee8:	e3c22003 	bic	r2, r2, #3
40006eec:	e0653002 	rsb	r3, r5, r2
40006ef0:	e353000f 	cmp	r3, #15
40006ef4:	dafffff5 	ble	40006ed0 <_malloc_r+0xd4>
40006ef8:	e24ee001 	sub	lr, lr, #1
40006efc:	e28ee001 	add	lr, lr, #1
40006f00:	e59f3614 	ldr	r3, [pc, #1556]	; 4000751c <_malloc_r+0x720>
40006f04:	e5974010 	ldr	r4, [r7, #16]
40006f08:	e2838008 	add	r8, r3, #8
40006f0c:	e1540008 	cmp	r4, r8
40006f10:	05931004 	ldreq	r1, [r3, #4]
40006f14:	0a000016 	beq	40006f74 <_malloc_r+0x178>
40006f18:	e5942004 	ldr	r2, [r4, #4]
40006f1c:	e3c22003 	bic	r2, r2, #3
40006f20:	e0651002 	rsb	r1, r5, r2
40006f24:	e351000f 	cmp	r1, #15
40006f28:	ca000101 	bgt	40007334 <_malloc_r+0x538>
40006f2c:	e3510000 	cmp	r1, #0
40006f30:	e5838014 	str	r8, [r3, #20]
40006f34:	e5838010 	str	r8, [r3, #16]
40006f38:	aa000046 	bge	40007058 <_malloc_r+0x25c>
40006f3c:	e3520c02 	cmp	r2, #512	; 0x200
40006f40:	2a0000dc 	bcs	400072b8 <_malloc_r+0x4bc>
40006f44:	e5930004 	ldr	r0, [r3, #4]
40006f48:	e1a021a2 	lsr	r2, r2, #3
40006f4c:	e1a01142 	asr	r1, r2, #2
40006f50:	e3a0c001 	mov	ip, #1
40006f54:	e180111c 	orr	r1, r0, ip, lsl r1
40006f58:	e0832182 	add	r2, r3, r2, lsl #3
40006f5c:	e5920008 	ldr	r0, [r2, #8]
40006f60:	e5831004 	str	r1, [r3, #4]
40006f64:	e5840008 	str	r0, [r4, #8]
40006f68:	e584200c 	str	r2, [r4, #12]
40006f6c:	e5824008 	str	r4, [r2, #8]
40006f70:	e580400c 	str	r4, [r0, #12]
40006f74:	e1a0314e 	asr	r3, lr, #2
40006f78:	e3a00001 	mov	r0, #1
40006f7c:	e1a00310 	lsl	r0, r0, r3
40006f80:	e1500001 	cmp	r0, r1
40006f84:	8a00003e 	bhi	40007084 <_malloc_r+0x288>
40006f88:	e1110000 	tst	r1, r0
40006f8c:	1a000008 	bne	40006fb4 <_malloc_r+0x1b8>
40006f90:	e1a00080 	lsl	r0, r0, #1
40006f94:	e3cee003 	bic	lr, lr, #3
40006f98:	e1110000 	tst	r1, r0
40006f9c:	e28ee004 	add	lr, lr, #4
40006fa0:	1a000003 	bne	40006fb4 <_malloc_r+0x1b8>
40006fa4:	e1a00080 	lsl	r0, r0, #1
40006fa8:	e1110000 	tst	r1, r0
40006fac:	e28ee004 	add	lr, lr, #4
40006fb0:	0afffffb 	beq	40006fa4 <_malloc_r+0x1a8>
40006fb4:	e087418e 	add	r4, r7, lr, lsl #3
40006fb8:	e1a0c004 	mov	ip, r4
40006fbc:	e1a0900e 	mov	r9, lr
40006fc0:	e59c300c 	ldr	r3, [ip, #12]
40006fc4:	e15c0003 	cmp	ip, r3
40006fc8:	1a000005 	bne	40006fe4 <_malloc_r+0x1e8>
40006fcc:	ea0000e5 	b	40007368 <_malloc_r+0x56c>
40006fd0:	e3520000 	cmp	r2, #0
40006fd4:	aa0000ee 	bge	40007394 <_malloc_r+0x598>
40006fd8:	e593300c 	ldr	r3, [r3, #12]
40006fdc:	e15c0003 	cmp	ip, r3
40006fe0:	0a0000e0 	beq	40007368 <_malloc_r+0x56c>
40006fe4:	e5931004 	ldr	r1, [r3, #4]
40006fe8:	e3c11003 	bic	r1, r1, #3
40006fec:	e0652001 	rsb	r2, r5, r1
40006ff0:	e352000f 	cmp	r2, #15
40006ff4:	dafffff5 	ble	40006fd0 <_malloc_r+0x1d4>
40006ff8:	e1a04003 	mov	r4, r3
40006ffc:	e5b4c008 	ldr	ip, [r4, #8]!
40007000:	e593100c 	ldr	r1, [r3, #12]
40007004:	e3859001 	orr	r9, r5, #1
40007008:	e382e001 	orr	lr, r2, #1
4000700c:	e0835005 	add	r5, r3, r5
40007010:	e5839004 	str	r9, [r3, #4]
40007014:	e1a00006 	mov	r0, r6
40007018:	e58c100c 	str	r1, [ip, #12]
4000701c:	e581c008 	str	ip, [r1, #8]
40007020:	e5875014 	str	r5, [r7, #20]
40007024:	e5875010 	str	r5, [r7, #16]
40007028:	e585800c 	str	r8, [r5, #12]
4000702c:	e5858008 	str	r8, [r5, #8]
40007030:	e585e004 	str	lr, [r5, #4]
40007034:	e7852002 	str	r2, [r5, r2]
40007038:	eb000177 	bl	4000761c <__malloc_unlock>
4000703c:	eaffff95 	b	40006e98 <_malloc_r+0x9c>
40007040:	e35e0004 	cmp	lr, #4
40007044:	8a000091 	bhi	40007290 <_malloc_r+0x494>
40007048:	e1a0e325 	lsr	lr, r5, #6
4000704c:	e28ee038 	add	lr, lr, #56	; 0x38
40007050:	e1a0108e 	lsl	r1, lr, #1
40007054:	eaffff97 	b	40006eb8 <_malloc_r+0xbc>
40007058:	e0842002 	add	r2, r4, r2
4000705c:	e5923004 	ldr	r3, [r2, #4]
40007060:	e3833001 	orr	r3, r3, #1
40007064:	e1a00006 	mov	r0, r6
40007068:	e5823004 	str	r3, [r2, #4]
4000706c:	eb00016a 	bl	4000761c <__malloc_unlock>
40007070:	e2844008 	add	r4, r4, #8
40007074:	e1a00004 	mov	r0, r4
40007078:	e28dd00c 	add	sp, sp, #12
4000707c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007080:	e12fff1e 	bx	lr
40007084:	e5974008 	ldr	r4, [r7, #8]
40007088:	e5949004 	ldr	r9, [r4, #4]
4000708c:	e3c99003 	bic	r9, r9, #3
40007090:	e1550009 	cmp	r5, r9
40007094:	8a000002 	bhi	400070a4 <_malloc_r+0x2a8>
40007098:	e0653009 	rsb	r3, r5, r9
4000709c:	e353000f 	cmp	r3, #15
400070a0:	ca00005e 	bgt	40007220 <_malloc_r+0x424>
400070a4:	e59fa474 	ldr	sl, [pc, #1140]	; 40007520 <_malloc_r+0x724>
400070a8:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
400070ac:	e59ab000 	ldr	fp, [sl]
400070b0:	e3730001 	cmn	r3, #1
400070b4:	e085b00b 	add	fp, r5, fp
400070b8:	128bba01 	addne	fp, fp, #4096	; 0x1000
400070bc:	128bb00f 	addne	fp, fp, #15
400070c0:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
400070c4:	028bb010 	addeq	fp, fp, #16
400070c8:	13cbb00f 	bicne	fp, fp, #15
400070cc:	e0842009 	add	r2, r4, r9
400070d0:	e1a00006 	mov	r0, r6
400070d4:	e1a0100b 	mov	r1, fp
400070d8:	e58d2004 	str	r2, [sp, #4]
400070dc:	eb00014f 	bl	40007620 <_sbrk_r>
400070e0:	e3700001 	cmn	r0, #1
400070e4:	e1a08000 	mov	r8, r0
400070e8:	e59d2004 	ldr	r2, [sp, #4]
400070ec:	0a0000ba 	beq	400073dc <_malloc_r+0x5e0>
400070f0:	e1520000 	cmp	r2, r0
400070f4:	8a0000b6 	bhi	400073d4 <_malloc_r+0x5d8>
400070f8:	e59a3004 	ldr	r3, [sl, #4]
400070fc:	e1520008 	cmp	r2, r8
40007100:	e08b3003 	add	r3, fp, r3
40007104:	e58a3004 	str	r3, [sl, #4]
40007108:	0a0000e8 	beq	400074b0 <_malloc_r+0x6b4>
4000710c:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40007110:	e3710001 	cmn	r1, #1
40007114:	10622008 	rsbne	r2, r2, r8
40007118:	e59f13fc 	ldr	r1, [pc, #1020]	; 4000751c <_malloc_r+0x720>
4000711c:	10833002 	addne	r3, r3, r2
40007120:	05818408 	streq	r8, [r1, #1032]	; 0x408
40007124:	158a3004 	strne	r3, [sl, #4]
40007128:	e2183007 	ands	r3, r8, #7
4000712c:	12632008 	rsbne	r2, r3, #8
40007130:	10888002 	addne	r8, r8, r2
40007134:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40007138:	12832008 	addne	r2, r3, #8
4000713c:	e088300b 	add	r3, r8, fp
40007140:	03a02a01 	moveq	r2, #4096	; 0x1000
40007144:	e1a03a03 	lsl	r3, r3, #20
40007148:	e042ba23 	sub	fp, r2, r3, lsr #20
4000714c:	e1a0100b 	mov	r1, fp
40007150:	e1a00006 	mov	r0, r6
40007154:	eb000131 	bl	40007620 <_sbrk_r>
40007158:	e3700001 	cmn	r0, #1
4000715c:	10682000 	rsbne	r2, r8, r0
40007160:	e59a3004 	ldr	r3, [sl, #4]
40007164:	108b2002 	addne	r2, fp, r2
40007168:	03a0b000 	moveq	fp, #0
4000716c:	13822001 	orrne	r2, r2, #1
40007170:	03a02001 	moveq	r2, #1
40007174:	e08b3003 	add	r3, fp, r3
40007178:	e1540007 	cmp	r4, r7
4000717c:	e5878008 	str	r8, [r7, #8]
40007180:	e58a3004 	str	r3, [sl, #4]
40007184:	e5882004 	str	r2, [r8, #4]
40007188:	e59fb390 	ldr	fp, [pc, #912]	; 40007520 <_malloc_r+0x724>
4000718c:	0a00000d 	beq	400071c8 <_malloc_r+0x3cc>
40007190:	e359000f 	cmp	r9, #15
40007194:	9a0000b1 	bls	40007460 <_malloc_r+0x664>
40007198:	e5940004 	ldr	r0, [r4, #4]
4000719c:	e249200c 	sub	r2, r9, #12
400071a0:	e3c22007 	bic	r2, r2, #7
400071a4:	e2000001 	and	r0, r0, #1
400071a8:	e1820000 	orr	r0, r2, r0
400071ac:	e3a01005 	mov	r1, #5
400071b0:	e352000f 	cmp	r2, #15
400071b4:	e0842002 	add	r2, r4, r2
400071b8:	e5840004 	str	r0, [r4, #4]
400071bc:	e5821004 	str	r1, [r2, #4]
400071c0:	e5821008 	str	r1, [r2, #8]
400071c4:	8a0000c0 	bhi	400074cc <_malloc_r+0x6d0>
400071c8:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
400071cc:	e1530002 	cmp	r3, r2
400071d0:	e59f2348 	ldr	r2, [pc, #840]	; 40007520 <_malloc_r+0x724>
400071d4:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
400071d8:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
400071dc:	e5974008 	ldr	r4, [r7, #8]
400071e0:	e1530002 	cmp	r3, r2
400071e4:	95943004 	ldrls	r3, [r4, #4]
400071e8:	e59f2330 	ldr	r2, [pc, #816]	; 40007520 <_malloc_r+0x724>
400071ec:	85941004 	ldrhi	r1, [r4, #4]
400071f0:	85823030 	strhi	r3, [r2, #48]	; 0x30
400071f4:	93c33003 	bicls	r3, r3, #3
400071f8:	83c13003 	bichi	r3, r1, #3
400071fc:	e1550003 	cmp	r5, r3
40007200:	e0653003 	rsb	r3, r5, r3
40007204:	8a000001 	bhi	40007210 <_malloc_r+0x414>
40007208:	e353000f 	cmp	r3, #15
4000720c:	ca000003 	bgt	40007220 <_malloc_r+0x424>
40007210:	e1a00006 	mov	r0, r6
40007214:	eb000100 	bl	4000761c <__malloc_unlock>
40007218:	e3a04000 	mov	r4, #0
4000721c:	eaffff1d 	b	40006e98 <_malloc_r+0x9c>
40007220:	e3852001 	orr	r2, r5, #1
40007224:	e3833001 	orr	r3, r3, #1
40007228:	e0845005 	add	r5, r4, r5
4000722c:	e5842004 	str	r2, [r4, #4]
40007230:	e1a00006 	mov	r0, r6
40007234:	e5875008 	str	r5, [r7, #8]
40007238:	e5853004 	str	r3, [r5, #4]
4000723c:	eb0000f6 	bl	4000761c <__malloc_unlock>
40007240:	e2844008 	add	r4, r4, #8
40007244:	e1a00004 	mov	r0, r4
40007248:	e28dd00c 	add	sp, sp, #12
4000724c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007250:	e12fff1e 	bx	lr
40007254:	e0842002 	add	r2, r4, r2
40007258:	e592c004 	ldr	ip, [r2, #4]
4000725c:	e2841008 	add	r1, r4, #8
40007260:	e891000a 	ldm	r1, {r1, r3}
40007264:	e38cc001 	orr	ip, ip, #1
40007268:	e581300c 	str	r3, [r1, #12]
4000726c:	e1a00006 	mov	r0, r6
40007270:	e5831008 	str	r1, [r3, #8]
40007274:	e582c004 	str	ip, [r2, #4]
40007278:	eb0000e7 	bl	4000761c <__malloc_unlock>
4000727c:	e2844008 	add	r4, r4, #8
40007280:	e1a00004 	mov	r0, r4
40007284:	e28dd00c 	add	sp, sp, #12
40007288:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000728c:	e12fff1e 	bx	lr
40007290:	e35e0014 	cmp	lr, #20
40007294:	928ee05b 	addls	lr, lr, #91	; 0x5b
40007298:	91a0108e 	lslls	r1, lr, #1
4000729c:	9affff05 	bls	40006eb8 <_malloc_r+0xbc>
400072a0:	e35e0054 	cmp	lr, #84	; 0x54
400072a4:	8a000067 	bhi	40007448 <_malloc_r+0x64c>
400072a8:	e1a0e625 	lsr	lr, r5, #12
400072ac:	e28ee06e 	add	lr, lr, #110	; 0x6e
400072b0:	e1a0108e 	lsl	r1, lr, #1
400072b4:	eafffeff 	b	40006eb8 <_malloc_r+0xbc>
400072b8:	e1a034a2 	lsr	r3, r2, #9
400072bc:	e3530004 	cmp	r3, #4
400072c0:	9a00003f 	bls	400073c4 <_malloc_r+0x5c8>
400072c4:	e3530014 	cmp	r3, #20
400072c8:	9283105b 	addls	r1, r3, #91	; 0x5b
400072cc:	91a00081 	lslls	r0, r1, #1
400072d0:	9a000004 	bls	400072e8 <_malloc_r+0x4ec>
400072d4:	e3530054 	cmp	r3, #84	; 0x54
400072d8:	8a000080 	bhi	400074e0 <_malloc_r+0x6e4>
400072dc:	e1a01622 	lsr	r1, r2, #12
400072e0:	e281106e 	add	r1, r1, #110	; 0x6e
400072e4:	e1a00081 	lsl	r0, r1, #1
400072e8:	e0870100 	add	r0, r7, r0, lsl #2
400072ec:	e5903008 	ldr	r3, [r0, #8]
400072f0:	e1530000 	cmp	r3, r0
400072f4:	e59fc220 	ldr	ip, [pc, #544]	; 4000751c <_malloc_r+0x720>
400072f8:	0a00005d 	beq	40007474 <_malloc_r+0x678>
400072fc:	e5931004 	ldr	r1, [r3, #4]
40007300:	e3c11003 	bic	r1, r1, #3
40007304:	e1520001 	cmp	r2, r1
40007308:	2a000002 	bcs	40007318 <_malloc_r+0x51c>
4000730c:	e5933008 	ldr	r3, [r3, #8]
40007310:	e1500003 	cmp	r0, r3
40007314:	1afffff8 	bne	400072fc <_malloc_r+0x500>
40007318:	e593200c 	ldr	r2, [r3, #12]
4000731c:	e5971004 	ldr	r1, [r7, #4]
40007320:	e584200c 	str	r2, [r4, #12]
40007324:	e5843008 	str	r3, [r4, #8]
40007328:	e5824008 	str	r4, [r2, #8]
4000732c:	e583400c 	str	r4, [r3, #12]
40007330:	eaffff0f 	b	40006f74 <_malloc_r+0x178>
40007334:	e385c001 	orr	ip, r5, #1
40007338:	e3812001 	orr	r2, r1, #1
4000733c:	e0845005 	add	r5, r4, r5
40007340:	e584c004 	str	ip, [r4, #4]
40007344:	e1a00006 	mov	r0, r6
40007348:	e5835014 	str	r5, [r3, #20]
4000734c:	e5835010 	str	r5, [r3, #16]
40007350:	e585800c 	str	r8, [r5, #12]
40007354:	e9850104 	stmib	r5, {r2, r8}
40007358:	e7851001 	str	r1, [r5, r1]
4000735c:	e2844008 	add	r4, r4, #8
40007360:	eb0000ad 	bl	4000761c <__malloc_unlock>
40007364:	eafffecb 	b	40006e98 <_malloc_r+0x9c>
40007368:	e2899001 	add	r9, r9, #1
4000736c:	e3190003 	tst	r9, #3
40007370:	e28cc008 	add	ip, ip, #8
40007374:	1affff11 	bne	40006fc0 <_malloc_r+0x1c4>
40007378:	ea00001f 	b	400073fc <_malloc_r+0x600>
4000737c:	e2843008 	add	r3, r4, #8
40007380:	e5944014 	ldr	r4, [r4, #20]
40007384:	e1530004 	cmp	r3, r4
40007388:	028ee002 	addeq	lr, lr, #2
4000738c:	0afffedb 	beq	40006f00 <_malloc_r+0x104>
40007390:	eafffeb3 	b	40006e64 <_malloc_r+0x68>
40007394:	e0831001 	add	r1, r3, r1
40007398:	e591c004 	ldr	ip, [r1, #4]
4000739c:	e1a04003 	mov	r4, r3
400073a0:	e5b42008 	ldr	r2, [r4, #8]!
400073a4:	e593300c 	ldr	r3, [r3, #12]
400073a8:	e38cc001 	orr	ip, ip, #1
400073ac:	e581c004 	str	ip, [r1, #4]
400073b0:	e1a00006 	mov	r0, r6
400073b4:	e582300c 	str	r3, [r2, #12]
400073b8:	e5832008 	str	r2, [r3, #8]
400073bc:	eb000096 	bl	4000761c <__malloc_unlock>
400073c0:	eafffeb4 	b	40006e98 <_malloc_r+0x9c>
400073c4:	e1a01322 	lsr	r1, r2, #6
400073c8:	e2811038 	add	r1, r1, #56	; 0x38
400073cc:	e1a00081 	lsl	r0, r1, #1
400073d0:	eaffffc4 	b	400072e8 <_malloc_r+0x4ec>
400073d4:	e1540007 	cmp	r4, r7
400073d8:	0affff46 	beq	400070f8 <_malloc_r+0x2fc>
400073dc:	e5974008 	ldr	r4, [r7, #8]
400073e0:	e5943004 	ldr	r3, [r4, #4]
400073e4:	e3c33003 	bic	r3, r3, #3
400073e8:	eaffff83 	b	400071fc <_malloc_r+0x400>
400073ec:	e5944000 	ldr	r4, [r4]
400073f0:	e1540003 	cmp	r4, r3
400073f4:	e24ee001 	sub	lr, lr, #1
400073f8:	1a000045 	bne	40007514 <_malloc_r+0x718>
400073fc:	e31e0003 	tst	lr, #3
40007400:	e2443008 	sub	r3, r4, #8
40007404:	1afffff8 	bne	400073ec <_malloc_r+0x5f0>
40007408:	e5973004 	ldr	r3, [r7, #4]
4000740c:	e1c33000 	bic	r3, r3, r0
40007410:	e5873004 	str	r3, [r7, #4]
40007414:	e1a00080 	lsl	r0, r0, #1
40007418:	e1500003 	cmp	r0, r3
4000741c:	8affff18 	bhi	40007084 <_malloc_r+0x288>
40007420:	e3500000 	cmp	r0, #0
40007424:	0affff16 	beq	40007084 <_malloc_r+0x288>
40007428:	e1130000 	tst	r3, r0
4000742c:	e1a0e009 	mov	lr, r9
40007430:	1afffedf 	bne	40006fb4 <_malloc_r+0x1b8>
40007434:	e1a00080 	lsl	r0, r0, #1
40007438:	e1130000 	tst	r3, r0
4000743c:	e28ee004 	add	lr, lr, #4
40007440:	0afffffb 	beq	40007434 <_malloc_r+0x638>
40007444:	eafffeda 	b	40006fb4 <_malloc_r+0x1b8>
40007448:	e35e0f55 	cmp	lr, #340	; 0x154
4000744c:	8a00000f 	bhi	40007490 <_malloc_r+0x694>
40007450:	e1a0e7a5 	lsr	lr, r5, #15
40007454:	e28ee077 	add	lr, lr, #119	; 0x77
40007458:	e1a0108e 	lsl	r1, lr, #1
4000745c:	eafffe95 	b	40006eb8 <_malloc_r+0xbc>
40007460:	e3a03001 	mov	r3, #1
40007464:	e5883004 	str	r3, [r8, #4]
40007468:	e1a04008 	mov	r4, r8
4000746c:	e3a03000 	mov	r3, #0
40007470:	eaffff61 	b	400071fc <_malloc_r+0x400>
40007474:	e59c2004 	ldr	r2, [ip, #4]
40007478:	e1a01141 	asr	r1, r1, #2
4000747c:	e3a00001 	mov	r0, #1
40007480:	e1821110 	orr	r1, r2, r0, lsl r1
40007484:	e1a02003 	mov	r2, r3
40007488:	e58c1004 	str	r1, [ip, #4]
4000748c:	eaffffa3 	b	40007320 <_malloc_r+0x524>
40007490:	e59f308c 	ldr	r3, [pc, #140]	; 40007524 <_malloc_r+0x728>
40007494:	e15e0003 	cmp	lr, r3
40007498:	91a0e925 	lsrls	lr, r5, #18
4000749c:	928ee07c 	addls	lr, lr, #124	; 0x7c
400074a0:	91a0108e 	lslls	r1, lr, #1
400074a4:	83a010fc 	movhi	r1, #252	; 0xfc
400074a8:	83a0e07e 	movhi	lr, #126	; 0x7e
400074ac:	eafffe81 	b	40006eb8 <_malloc_r+0xbc>
400074b0:	e1b01a02 	lsls	r1, r2, #20
400074b4:	1affff14 	bne	4000710c <_malloc_r+0x310>
400074b8:	e08b1009 	add	r1, fp, r9
400074bc:	e5972008 	ldr	r2, [r7, #8]
400074c0:	e3811001 	orr	r1, r1, #1
400074c4:	e5821004 	str	r1, [r2, #4]
400074c8:	eaffff3e 	b	400071c8 <_malloc_r+0x3cc>
400074cc:	e2841008 	add	r1, r4, #8
400074d0:	e1a00006 	mov	r0, r6
400074d4:	eb000156 	bl	40007a34 <_free_r>
400074d8:	e59b3004 	ldr	r3, [fp, #4]
400074dc:	eaffff39 	b	400071c8 <_malloc_r+0x3cc>
400074e0:	e3530f55 	cmp	r3, #340	; 0x154
400074e4:	91a017a2 	lsrls	r1, r2, #15
400074e8:	92811077 	addls	r1, r1, #119	; 0x77
400074ec:	91a00081 	lslls	r0, r1, #1
400074f0:	9affff7c 	bls	400072e8 <_malloc_r+0x4ec>
400074f4:	e59f1028 	ldr	r1, [pc, #40]	; 40007524 <_malloc_r+0x728>
400074f8:	e1530001 	cmp	r3, r1
400074fc:	91a01922 	lsrls	r1, r2, #18
40007500:	9281107c 	addls	r1, r1, #124	; 0x7c
40007504:	91a00081 	lslls	r0, r1, #1
40007508:	83a000fc 	movhi	r0, #252	; 0xfc
4000750c:	83a0107e 	movhi	r1, #126	; 0x7e
40007510:	eaffff74 	b	400072e8 <_malloc_r+0x4ec>
40007514:	e5973004 	ldr	r3, [r7, #4]
40007518:	eaffffbd 	b	40007414 <_malloc_r+0x618>
4000751c:	4001828c 	andmi	r8, r1, ip, lsl #5
40007520:	40019844 	andmi	r9, r1, r4, asr #16
40007524:	00000554 	andeq	r0, r0, r4, asr r5

40007528 <memcpy>:
40007528:	e352000f 	cmp	r2, #15
4000752c:	e92d00f0 	push	{r4, r5, r6, r7}
40007530:	9a00002a 	bls	400075e0 <memcpy+0xb8>
40007534:	e1803001 	orr	r3, r0, r1
40007538:	e3130003 	tst	r3, #3
4000753c:	1a000031 	bne	40007608 <memcpy+0xe0>
40007540:	e2426010 	sub	r6, r2, #16
40007544:	e1a06226 	lsr	r6, r6, #4
40007548:	e0805206 	add	r5, r0, r6, lsl #4
4000754c:	e2855010 	add	r5, r5, #16
40007550:	e1a0c001 	mov	ip, r1
40007554:	e1a03000 	mov	r3, r0
40007558:	e59c4000 	ldr	r4, [ip]
4000755c:	e5834000 	str	r4, [r3]
40007560:	e59c4004 	ldr	r4, [ip, #4]
40007564:	e5834004 	str	r4, [r3, #4]
40007568:	e59c4008 	ldr	r4, [ip, #8]
4000756c:	e5834008 	str	r4, [r3, #8]
40007570:	e59c400c 	ldr	r4, [ip, #12]
40007574:	e2833010 	add	r3, r3, #16
40007578:	e5034004 	str	r4, [r3, #-4]
4000757c:	e1530005 	cmp	r3, r5
40007580:	e28cc010 	add	ip, ip, #16
40007584:	1afffff3 	bne	40007558 <memcpy+0x30>
40007588:	e2863001 	add	r3, r6, #1
4000758c:	e202700f 	and	r7, r2, #15
40007590:	e1a03203 	lsl	r3, r3, #4
40007594:	e3570003 	cmp	r7, #3
40007598:	e0811003 	add	r1, r1, r3
4000759c:	e0803003 	add	r3, r0, r3
400075a0:	9a00001a 	bls	40007610 <memcpy+0xe8>
400075a4:	e1a05001 	mov	r5, r1
400075a8:	e1a04003 	mov	r4, r3
400075ac:	e1a0c007 	mov	ip, r7
400075b0:	e24cc004 	sub	ip, ip, #4
400075b4:	e4956004 	ldr	r6, [r5], #4
400075b8:	e35c0003 	cmp	ip, #3
400075bc:	e4846004 	str	r6, [r4], #4
400075c0:	8afffffa 	bhi	400075b0 <memcpy+0x88>
400075c4:	e247c004 	sub	ip, r7, #4
400075c8:	e3ccc003 	bic	ip, ip, #3
400075cc:	e28cc004 	add	ip, ip, #4
400075d0:	e083300c 	add	r3, r3, ip
400075d4:	e081100c 	add	r1, r1, ip
400075d8:	e2022003 	and	r2, r2, #3
400075dc:	ea000000 	b	400075e4 <memcpy+0xbc>
400075e0:	e1a03000 	mov	r3, r0
400075e4:	e3520000 	cmp	r2, #0
400075e8:	0a000004 	beq	40007600 <memcpy+0xd8>
400075ec:	e0812002 	add	r2, r1, r2
400075f0:	e4d1c001 	ldrb	ip, [r1], #1
400075f4:	e1510002 	cmp	r1, r2
400075f8:	e4c3c001 	strb	ip, [r3], #1
400075fc:	1afffffb 	bne	400075f0 <memcpy+0xc8>
40007600:	e8bd00f0 	pop	{r4, r5, r6, r7}
40007604:	e12fff1e 	bx	lr
40007608:	e1a03000 	mov	r3, r0
4000760c:	eafffff6 	b	400075ec <memcpy+0xc4>
40007610:	e1a02007 	mov	r2, r7
40007614:	eafffff2 	b	400075e4 <memcpy+0xbc>

40007618 <__malloc_lock>:
40007618:	e12fff1e 	bx	lr

4000761c <__malloc_unlock>:
4000761c:	e12fff1e 	bx	lr

40007620 <_sbrk_r>:
40007620:	e92d4038 	push	{r3, r4, r5, lr}
40007624:	e59f4034 	ldr	r4, [pc, #52]	; 40007660 <_sbrk_r+0x40>
40007628:	e3a03000 	mov	r3, #0
4000762c:	e1a05000 	mov	r5, r0
40007630:	e1a00001 	mov	r0, r1
40007634:	e5843000 	str	r3, [r4]
40007638:	ebfff700 	bl	40005240 <_sbrk>
4000763c:	e3700001 	cmn	r0, #1
40007640:	0a000001 	beq	4000764c <_sbrk_r+0x2c>
40007644:	e8bd4038 	pop	{r3, r4, r5, lr}
40007648:	e12fff1e 	bx	lr
4000764c:	e5943000 	ldr	r3, [r4]
40007650:	e3530000 	cmp	r3, #0
40007654:	15853000 	strne	r3, [r5]
40007658:	e8bd4038 	pop	{r3, r4, r5, lr}
4000765c:	e12fff1e 	bx	lr
40007660:	40019884 	andmi	r9, r1, r4, lsl #17

40007664 <strlen>:
40007664:	e3c01003 	bic	r1, r0, #3
40007668:	e2100003 	ands	r0, r0, #3
4000766c:	e2600000 	rsb	r0, r0, #0
40007670:	e4913004 	ldr	r3, [r1], #4
40007674:	e280c004 	add	ip, r0, #4
40007678:	e1a0c18c 	lsl	ip, ip, #3
4000767c:	e3e02000 	mvn	r2, #0
40007680:	11833c32 	orrne	r3, r3, r2, lsr ip
40007684:	e3a0c001 	mov	ip, #1
40007688:	e18cc40c 	orr	ip, ip, ip, lsl #8
4000768c:	e18cc80c 	orr	ip, ip, ip, lsl #16
40007690:	e043200c 	sub	r2, r3, ip
40007694:	e1c22003 	bic	r2, r2, r3
40007698:	e012238c 	ands	r2, r2, ip, lsl #7
4000769c:	04913004 	ldreq	r3, [r1], #4
400076a0:	02800004 	addeq	r0, r0, #4
400076a4:	0afffff9 	beq	40007690 <strlen+0x2c>
400076a8:	e31300ff 	tst	r3, #255	; 0xff
400076ac:	12800001 	addne	r0, r0, #1
400076b0:	13130cff 	tstne	r3, #65280	; 0xff00
400076b4:	12800001 	addne	r0, r0, #1
400076b8:	131308ff 	tstne	r3, #16711680	; 0xff0000
400076bc:	12800001 	addne	r0, r0, #1
400076c0:	e12fff1e 	bx	lr

400076c4 <_strtol_r>:
400076c4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400076c8:	e59fc1c0 	ldr	ip, [pc, #448]	; 40007890 <_strtol_r+0x1cc>
400076cc:	e24dd014 	sub	sp, sp, #20
400076d0:	e1a0b001 	mov	fp, r1
400076d4:	e59c7000 	ldr	r7, [ip]
400076d8:	e58d000c 	str	r0, [sp, #12]
400076dc:	e1a08003 	mov	r8, r3
400076e0:	ea000000 	b	400076e8 <_strtol_r+0x24>
400076e4:	e1a01004 	mov	r1, r4
400076e8:	e1a04001 	mov	r4, r1
400076ec:	e4d45001 	ldrb	r5, [r4], #1
400076f0:	e0873005 	add	r3, r7, r5
400076f4:	e5d33001 	ldrb	r3, [r3, #1]
400076f8:	e2133008 	ands	r3, r3, #8
400076fc:	1afffff8 	bne	400076e4 <_strtol_r+0x20>
40007700:	e355002d 	cmp	r5, #45	; 0x2d
40007704:	0a000051 	beq	40007850 <_strtol_r+0x18c>
40007708:	e355002b 	cmp	r5, #43	; 0x2b
4000770c:	05d15001 	ldrbeq	r5, [r1, #1]
40007710:	02814002 	addeq	r4, r1, #2
40007714:	e3d81010 	bics	r1, r8, #16
40007718:	1a000007 	bne	4000773c <_strtol_r+0x78>
4000771c:	e2781001 	rsbs	r1, r8, #1
40007720:	33a01000 	movcc	r1, #0
40007724:	e3550030 	cmp	r5, #48	; 0x30
40007728:	0a00004c 	beq	40007860 <_strtol_r+0x19c>
4000772c:	e3510000 	cmp	r1, #0
40007730:	13a0800a 	movne	r8, #10
40007734:	11a0a008 	movne	sl, r8
40007738:	1a000000 	bne	40007740 <_strtol_r+0x7c>
4000773c:	e1a0a008 	mov	sl, r8
40007740:	e3530000 	cmp	r3, #0
40007744:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40007748:	13a06102 	movne	r6, #-2147483648	; 0x80000000
4000774c:	e1a00006 	mov	r0, r6
40007750:	e1a0100a 	mov	r1, sl
40007754:	e98d000c 	stmib	sp, {r2, r3}
40007758:	eb001aed 	bl	4000e314 <__aeabi_uidivmod>
4000775c:	e1a00006 	mov	r0, r6
40007760:	e1a09001 	mov	r9, r1
40007764:	e3a06000 	mov	r6, #0
40007768:	e1a0100a 	mov	r1, sl
4000776c:	eb001aab 	bl	4000e220 <__aeabi_uidiv>
40007770:	e1a01006 	mov	r1, r6
40007774:	e99d000c 	ldmib	sp, {r2, r3}
40007778:	ea000009 	b	400077a4 <_strtol_r+0xe0>
4000777c:	e1550009 	cmp	r5, r9
40007780:	d3a0c000 	movle	ip, #0
40007784:	c3a0c001 	movgt	ip, #1
40007788:	e1510000 	cmp	r1, r0
4000778c:	13a0c000 	movne	ip, #0
40007790:	e35c0000 	cmp	ip, #0
40007794:	1a000014 	bne	400077ec <_strtol_r+0x128>
40007798:	e021519a 	mla	r1, sl, r1, r5
4000779c:	e3a06001 	mov	r6, #1
400077a0:	e4d45001 	ldrb	r5, [r4], #1
400077a4:	e087c005 	add	ip, r7, r5
400077a8:	e5dcc001 	ldrb	ip, [ip, #1]
400077ac:	e31c0004 	tst	ip, #4
400077b0:	12455030 	subne	r5, r5, #48	; 0x30
400077b4:	1a000005 	bne	400077d0 <_strtol_r+0x10c>
400077b8:	e21cc003 	ands	ip, ip, #3
400077bc:	0a00000c 	beq	400077f4 <_strtol_r+0x130>
400077c0:	e35c0001 	cmp	ip, #1
400077c4:	13a0c057 	movne	ip, #87	; 0x57
400077c8:	03a0c037 	moveq	ip, #55	; 0x37
400077cc:	e06c5005 	rsb	r5, ip, r5
400077d0:	e1580005 	cmp	r8, r5
400077d4:	da000006 	ble	400077f4 <_strtol_r+0x130>
400077d8:	e1510000 	cmp	r1, r0
400077dc:	93a0c000 	movls	ip, #0
400077e0:	83a0c001 	movhi	ip, #1
400077e4:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
400077e8:	0affffe3 	beq	4000777c <_strtol_r+0xb8>
400077ec:	e3e06000 	mvn	r6, #0
400077f0:	eaffffea 	b	400077a0 <_strtol_r+0xdc>
400077f4:	e3760001 	cmn	r6, #1
400077f8:	0a00000a 	beq	40007828 <_strtol_r+0x164>
400077fc:	e3530000 	cmp	r3, #0
40007800:	12611000 	rsbne	r1, r1, #0
40007804:	e3520000 	cmp	r2, #0
40007808:	e1a00001 	mov	r0, r1
4000780c:	0a000002 	beq	4000781c <_strtol_r+0x158>
40007810:	e3560000 	cmp	r6, #0
40007814:	1a00000b 	bne	40007848 <_strtol_r+0x184>
40007818:	e582b000 	str	fp, [r2]
4000781c:	e28dd014 	add	sp, sp, #20
40007820:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007824:	e12fff1e 	bx	lr
40007828:	e3530000 	cmp	r3, #0
4000782c:	e59d100c 	ldr	r1, [sp, #12]
40007830:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40007834:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40007838:	e3a03022 	mov	r3, #34	; 0x22
4000783c:	e3520000 	cmp	r2, #0
40007840:	e5813000 	str	r3, [r1]
40007844:	0afffff4 	beq	4000781c <_strtol_r+0x158>
40007848:	e244b001 	sub	fp, r4, #1
4000784c:	eafffff1 	b	40007818 <_strtol_r+0x154>
40007850:	e2814002 	add	r4, r1, #2
40007854:	e5d15001 	ldrb	r5, [r1, #1]
40007858:	e3a03001 	mov	r3, #1
4000785c:	eaffffac 	b	40007714 <_strtol_r+0x50>
40007860:	e5d40000 	ldrb	r0, [r4]
40007864:	e20000df 	and	r0, r0, #223	; 0xdf
40007868:	e3500058 	cmp	r0, #88	; 0x58
4000786c:	0a000002 	beq	4000787c <_strtol_r+0x1b8>
40007870:	e3510000 	cmp	r1, #0
40007874:	13a08008 	movne	r8, #8
40007878:	eaffffaf 	b	4000773c <_strtol_r+0x78>
4000787c:	e3a08010 	mov	r8, #16
40007880:	e5d45001 	ldrb	r5, [r4, #1]
40007884:	e1a0a008 	mov	sl, r8
40007888:	e2844002 	add	r4, r4, #2
4000788c:	eaffffab 	b	40007740 <_strtol_r+0x7c>
40007890:	40018288 	andmi	r8, r1, r8, lsl #5

40007894 <strtol>:
40007894:	e59fc01c 	ldr	ip, [pc, #28]	; 400078b8 <strtol+0x24>
40007898:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000789c:	e1a04001 	mov	r4, r1
400078a0:	e1a03002 	mov	r3, r2
400078a4:	e1a01000 	mov	r1, r0
400078a8:	e1a02004 	mov	r2, r4
400078ac:	e59c0000 	ldr	r0, [ip]
400078b0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400078b4:	eaffff82 	b	400076c4 <_strtol_r>
400078b8:	400186a0 	andmi	r8, r1, r0, lsr #13

400078bc <_vsprintf_r>:
400078bc:	e92d4030 	push	{r4, r5, lr}
400078c0:	e24dd06c 	sub	sp, sp, #108	; 0x6c
400078c4:	e1a0e001 	mov	lr, r1
400078c8:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
400078cc:	e3a05f82 	mov	r5, #520	; 0x208
400078d0:	e3e04000 	mvn	r4, #0
400078d4:	e1a0100d 	mov	r1, sp
400078d8:	e58de000 	str	lr, [sp]
400078dc:	e58de010 	str	lr, [sp, #16]
400078e0:	e1cd50bc 	strh	r5, [sp, #12]
400078e4:	e58dc008 	str	ip, [sp, #8]
400078e8:	e58dc014 	str	ip, [sp, #20]
400078ec:	e1cd40be 	strh	r4, [sp, #14]
400078f0:	eb000137 	bl	40007dd4 <_svfprintf_r>
400078f4:	e59d3000 	ldr	r3, [sp]
400078f8:	e3a02000 	mov	r2, #0
400078fc:	e5c32000 	strb	r2, [r3]
40007900:	e28dd06c 	add	sp, sp, #108	; 0x6c
40007904:	e8bd4030 	pop	{r4, r5, lr}
40007908:	e12fff1e 	bx	lr

4000790c <vsprintf>:
4000790c:	e59fc01c 	ldr	ip, [pc, #28]	; 40007930 <vsprintf+0x24>
40007910:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40007914:	e1a04001 	mov	r4, r1
40007918:	e1a03002 	mov	r3, r2
4000791c:	e1a01000 	mov	r1, r0
40007920:	e1a02004 	mov	r2, r4
40007924:	e59c0000 	ldr	r0, [ip]
40007928:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000792c:	eaffffe2 	b	400078bc <_vsprintf_r>
40007930:	400186a0 	andmi	r8, r1, r0, lsr #13

40007934 <_malloc_trim_r>:
40007934:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007938:	e59f50e8 	ldr	r5, [pc, #232]	; 40007a28 <_malloc_trim_r+0xf4>
4000793c:	e1a07001 	mov	r7, r1
40007940:	e1a04000 	mov	r4, r0
40007944:	ebffff33 	bl	40007618 <__malloc_lock>
40007948:	e5953008 	ldr	r3, [r5, #8]
4000794c:	e5936004 	ldr	r6, [r3, #4]
40007950:	e3c66003 	bic	r6, r6, #3
40007954:	e0677006 	rsb	r7, r7, r6
40007958:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000795c:	e287700f 	add	r7, r7, #15
40007960:	e1a07627 	lsr	r7, r7, #12
40007964:	e2477001 	sub	r7, r7, #1
40007968:	e1a07607 	lsl	r7, r7, #12
4000796c:	e3570a01 	cmp	r7, #4096	; 0x1000
40007970:	ba000006 	blt	40007990 <_malloc_trim_r+0x5c>
40007974:	e1a00004 	mov	r0, r4
40007978:	e3a01000 	mov	r1, #0
4000797c:	ebffff27 	bl	40007620 <_sbrk_r>
40007980:	e5953008 	ldr	r3, [r5, #8]
40007984:	e0833006 	add	r3, r3, r6
40007988:	e1500003 	cmp	r0, r3
4000798c:	0a000004 	beq	400079a4 <_malloc_trim_r+0x70>
40007990:	e1a00004 	mov	r0, r4
40007994:	ebffff20 	bl	4000761c <__malloc_unlock>
40007998:	e3a00000 	mov	r0, #0
4000799c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
400079a0:	e12fff1e 	bx	lr
400079a4:	e1a00004 	mov	r0, r4
400079a8:	e2671000 	rsb	r1, r7, #0
400079ac:	ebffff1b 	bl	40007620 <_sbrk_r>
400079b0:	e3700001 	cmn	r0, #1
400079b4:	0a00000c 	beq	400079ec <_malloc_trim_r+0xb8>
400079b8:	e59f306c 	ldr	r3, [pc, #108]	; 40007a2c <_malloc_trim_r+0xf8>
400079bc:	e5951008 	ldr	r1, [r5, #8]
400079c0:	e5932000 	ldr	r2, [r3]
400079c4:	e0676006 	rsb	r6, r7, r6
400079c8:	e3866001 	orr	r6, r6, #1
400079cc:	e1a00004 	mov	r0, r4
400079d0:	e0677002 	rsb	r7, r7, r2
400079d4:	e5816004 	str	r6, [r1, #4]
400079d8:	e5837000 	str	r7, [r3]
400079dc:	ebffff0e 	bl	4000761c <__malloc_unlock>
400079e0:	e3a00001 	mov	r0, #1
400079e4:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
400079e8:	e12fff1e 	bx	lr
400079ec:	e1a00004 	mov	r0, r4
400079f0:	e3a01000 	mov	r1, #0
400079f4:	ebffff09 	bl	40007620 <_sbrk_r>
400079f8:	e5953008 	ldr	r3, [r5, #8]
400079fc:	e0632000 	rsb	r2, r3, r0
40007a00:	e352000f 	cmp	r2, #15
40007a04:	daffffe1 	ble	40007990 <_malloc_trim_r+0x5c>
40007a08:	e59f1020 	ldr	r1, [pc, #32]	; 40007a30 <_malloc_trim_r+0xfc>
40007a0c:	e591c000 	ldr	ip, [r1]
40007a10:	e59f1014 	ldr	r1, [pc, #20]	; 40007a2c <_malloc_trim_r+0xf8>
40007a14:	e3822001 	orr	r2, r2, #1
40007a18:	e06c0000 	rsb	r0, ip, r0
40007a1c:	e5832004 	str	r2, [r3, #4]
40007a20:	e5810000 	str	r0, [r1]
40007a24:	eaffffd9 	b	40007990 <_malloc_trim_r+0x5c>
40007a28:	4001828c 	andmi	r8, r1, ip, lsl #5
40007a2c:	40019848 	andmi	r9, r1, r8, asr #16
40007a30:	40018694 	mulmi	r1, r4, r6

40007a34 <_free_r>:
40007a34:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
40007a38:	e2514000 	subs	r4, r1, #0
40007a3c:	e1a06000 	mov	r6, r0
40007a40:	0a000046 	beq	40007b60 <_free_r+0x12c>
40007a44:	ebfffef3 	bl	40007618 <__malloc_lock>
40007a48:	e514e004 	ldr	lr, [r4, #-4]
40007a4c:	e59f1238 	ldr	r1, [pc, #568]	; 40007c8c <_free_r+0x258>
40007a50:	e3ce3001 	bic	r3, lr, #1
40007a54:	e244c008 	sub	ip, r4, #8
40007a58:	e08c2003 	add	r2, ip, r3
40007a5c:	e5910008 	ldr	r0, [r1, #8]
40007a60:	e5925004 	ldr	r5, [r2, #4]
40007a64:	e1500002 	cmp	r0, r2
40007a68:	e3c55003 	bic	r5, r5, #3
40007a6c:	0a00004a 	beq	40007b9c <_free_r+0x168>
40007a70:	e21ee001 	ands	lr, lr, #1
40007a74:	e5825004 	str	r5, [r2, #4]
40007a78:	13a0e000 	movne	lr, #0
40007a7c:	1a000009 	bne	40007aa8 <_free_r+0x74>
40007a80:	e5144008 	ldr	r4, [r4, #-8]
40007a84:	e064c00c 	rsb	ip, r4, ip
40007a88:	e59c0008 	ldr	r0, [ip, #8]
40007a8c:	e2817008 	add	r7, r1, #8
40007a90:	e1500007 	cmp	r0, r7
40007a94:	e0833004 	add	r3, r3, r4
40007a98:	159c400c 	ldrne	r4, [ip, #12]
40007a9c:	1580400c 	strne	r4, [r0, #12]
40007aa0:	15840008 	strne	r0, [r4, #8]
40007aa4:	03a0e001 	moveq	lr, #1
40007aa8:	e0820005 	add	r0, r2, r5
40007aac:	e5900004 	ldr	r0, [r0, #4]
40007ab0:	e3100001 	tst	r0, #1
40007ab4:	1a000009 	bne	40007ae0 <_free_r+0xac>
40007ab8:	e35e0000 	cmp	lr, #0
40007abc:	e5920008 	ldr	r0, [r2, #8]
40007ac0:	e0833005 	add	r3, r3, r5
40007ac4:	1a000002 	bne	40007ad4 <_free_r+0xa0>
40007ac8:	e59f41c0 	ldr	r4, [pc, #448]	; 40007c90 <_free_r+0x25c>
40007acc:	e1500004 	cmp	r0, r4
40007ad0:	0a000047 	beq	40007bf4 <_free_r+0x1c0>
40007ad4:	e592200c 	ldr	r2, [r2, #12]
40007ad8:	e580200c 	str	r2, [r0, #12]
40007adc:	e5820008 	str	r0, [r2, #8]
40007ae0:	e3832001 	orr	r2, r3, #1
40007ae4:	e35e0000 	cmp	lr, #0
40007ae8:	e58c2004 	str	r2, [ip, #4]
40007aec:	e78c3003 	str	r3, [ip, r3]
40007af0:	1a000018 	bne	40007b58 <_free_r+0x124>
40007af4:	e3530c02 	cmp	r3, #512	; 0x200
40007af8:	3a00001a 	bcc	40007b68 <_free_r+0x134>
40007afc:	e1a024a3 	lsr	r2, r3, #9
40007b00:	e3520004 	cmp	r2, #4
40007b04:	8a000042 	bhi	40007c14 <_free_r+0x1e0>
40007b08:	e1a0e323 	lsr	lr, r3, #6
40007b0c:	e28ee038 	add	lr, lr, #56	; 0x38
40007b10:	e1a0008e 	lsl	r0, lr, #1
40007b14:	e0810100 	add	r0, r1, r0, lsl #2
40007b18:	e5902008 	ldr	r2, [r0, #8]
40007b1c:	e1520000 	cmp	r2, r0
40007b20:	e59f1164 	ldr	r1, [pc, #356]	; 40007c8c <_free_r+0x258>
40007b24:	0a000044 	beq	40007c3c <_free_r+0x208>
40007b28:	e5921004 	ldr	r1, [r2, #4]
40007b2c:	e3c11003 	bic	r1, r1, #3
40007b30:	e1530001 	cmp	r3, r1
40007b34:	2a000002 	bcs	40007b44 <_free_r+0x110>
40007b38:	e5922008 	ldr	r2, [r2, #8]
40007b3c:	e1500002 	cmp	r0, r2
40007b40:	1afffff8 	bne	40007b28 <_free_r+0xf4>
40007b44:	e592300c 	ldr	r3, [r2, #12]
40007b48:	e58c300c 	str	r3, [ip, #12]
40007b4c:	e58c2008 	str	r2, [ip, #8]
40007b50:	e583c008 	str	ip, [r3, #8]
40007b54:	e582c00c 	str	ip, [r2, #12]
40007b58:	e1a00006 	mov	r0, r6
40007b5c:	ebfffeae 	bl	4000761c <__malloc_unlock>
40007b60:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
40007b64:	e12fff1e 	bx	lr
40007b68:	e5912004 	ldr	r2, [r1, #4]
40007b6c:	e1a031a3 	lsr	r3, r3, #3
40007b70:	e1a00143 	asr	r0, r3, #2
40007b74:	e3a0e001 	mov	lr, #1
40007b78:	e182001e 	orr	r0, r2, lr, lsl r0
40007b7c:	e0813183 	add	r3, r1, r3, lsl #3
40007b80:	e5932008 	ldr	r2, [r3, #8]
40007b84:	e5810004 	str	r0, [r1, #4]
40007b88:	e58c2008 	str	r2, [ip, #8]
40007b8c:	e58c300c 	str	r3, [ip, #12]
40007b90:	e583c008 	str	ip, [r3, #8]
40007b94:	e582c00c 	str	ip, [r2, #12]
40007b98:	eaffffee 	b	40007b58 <_free_r+0x124>
40007b9c:	e31e0001 	tst	lr, #1
40007ba0:	e0853003 	add	r3, r5, r3
40007ba4:	1a000006 	bne	40007bc4 <_free_r+0x190>
40007ba8:	e5142008 	ldr	r2, [r4, #-8]
40007bac:	e062c00c 	rsb	ip, r2, ip
40007bb0:	e59c000c 	ldr	r0, [ip, #12]
40007bb4:	e59ce008 	ldr	lr, [ip, #8]
40007bb8:	e58e000c 	str	r0, [lr, #12]
40007bbc:	e580e008 	str	lr, [r0, #8]
40007bc0:	e0833002 	add	r3, r3, r2
40007bc4:	e59f20c8 	ldr	r2, [pc, #200]	; 40007c94 <_free_r+0x260>
40007bc8:	e5920000 	ldr	r0, [r2]
40007bcc:	e3832001 	orr	r2, r3, #1
40007bd0:	e1530000 	cmp	r3, r0
40007bd4:	e58c2004 	str	r2, [ip, #4]
40007bd8:	e581c008 	str	ip, [r1, #8]
40007bdc:	3affffdd 	bcc	40007b58 <_free_r+0x124>
40007be0:	e59f30b0 	ldr	r3, [pc, #176]	; 40007c98 <_free_r+0x264>
40007be4:	e1a00006 	mov	r0, r6
40007be8:	e5931000 	ldr	r1, [r3]
40007bec:	ebffff50 	bl	40007934 <_malloc_trim_r>
40007bf0:	eaffffd8 	b	40007b58 <_free_r+0x124>
40007bf4:	e3832001 	orr	r2, r3, #1
40007bf8:	e581c014 	str	ip, [r1, #20]
40007bfc:	e581c010 	str	ip, [r1, #16]
40007c00:	e58c000c 	str	r0, [ip, #12]
40007c04:	e58c0008 	str	r0, [ip, #8]
40007c08:	e58c2004 	str	r2, [ip, #4]
40007c0c:	e78c3003 	str	r3, [ip, r3]
40007c10:	eaffffd0 	b	40007b58 <_free_r+0x124>
40007c14:	e3520014 	cmp	r2, #20
40007c18:	9282e05b 	addls	lr, r2, #91	; 0x5b
40007c1c:	91a0008e 	lslls	r0, lr, #1
40007c20:	9affffbb 	bls	40007b14 <_free_r+0xe0>
40007c24:	e3520054 	cmp	r2, #84	; 0x54
40007c28:	8a00000a 	bhi	40007c58 <_free_r+0x224>
40007c2c:	e1a0e623 	lsr	lr, r3, #12
40007c30:	e28ee06e 	add	lr, lr, #110	; 0x6e
40007c34:	e1a0008e 	lsl	r0, lr, #1
40007c38:	eaffffb5 	b	40007b14 <_free_r+0xe0>
40007c3c:	e5913004 	ldr	r3, [r1, #4]
40007c40:	e1a0e14e 	asr	lr, lr, #2
40007c44:	e3a00001 	mov	r0, #1
40007c48:	e1830e10 	orr	r0, r3, r0, lsl lr
40007c4c:	e1a03002 	mov	r3, r2
40007c50:	e5810004 	str	r0, [r1, #4]
40007c54:	eaffffbb 	b	40007b48 <_free_r+0x114>
40007c58:	e3520f55 	cmp	r2, #340	; 0x154
40007c5c:	91a0e7a3 	lsrls	lr, r3, #15
40007c60:	928ee077 	addls	lr, lr, #119	; 0x77
40007c64:	91a0008e 	lslls	r0, lr, #1
40007c68:	9affffa9 	bls	40007b14 <_free_r+0xe0>
40007c6c:	e59f0028 	ldr	r0, [pc, #40]	; 40007c9c <_free_r+0x268>
40007c70:	e1520000 	cmp	r2, r0
40007c74:	91a0e923 	lsrls	lr, r3, #18
40007c78:	928ee07c 	addls	lr, lr, #124	; 0x7c
40007c7c:	91a0008e 	lslls	r0, lr, #1
40007c80:	83a000fc 	movhi	r0, #252	; 0xfc
40007c84:	83a0e07e 	movhi	lr, #126	; 0x7e
40007c88:	eaffffa1 	b	40007b14 <_free_r+0xe0>
40007c8c:	4001828c 	andmi	r8, r1, ip, lsl #5
40007c90:	40018294 	mulmi	r1, r4, r2
40007c94:	40018698 	mulmi	r1, r8, r6
40007c98:	40019844 	andmi	r9, r1, r4, asr #16
40007c9c:	00000554 	andeq	r0, r0, r4, asr r5

40007ca0 <cleanup_glue>:
40007ca0:	e92d4038 	push	{r3, r4, r5, lr}
40007ca4:	e1a04001 	mov	r4, r1
40007ca8:	e5911000 	ldr	r1, [r1]
40007cac:	e3510000 	cmp	r1, #0
40007cb0:	e1a05000 	mov	r5, r0
40007cb4:	1bfffff9 	blne	40007ca0 <cleanup_glue>
40007cb8:	e1a00005 	mov	r0, r5
40007cbc:	e1a01004 	mov	r1, r4
40007cc0:	ebffff5b 	bl	40007a34 <_free_r>
40007cc4:	e8bd4038 	pop	{r3, r4, r5, lr}
40007cc8:	e12fff1e 	bx	lr

40007ccc <_reclaim_reent>:
40007ccc:	e59f30fc 	ldr	r3, [pc, #252]	; 40007dd0 <_reclaim_reent+0x104>
40007cd0:	e5933000 	ldr	r3, [r3]
40007cd4:	e1500003 	cmp	r0, r3
40007cd8:	e92d4070 	push	{r4, r5, r6, lr}
40007cdc:	e1a05000 	mov	r5, r0
40007ce0:	0a00002e 	beq	40007da0 <_reclaim_reent+0xd4>
40007ce4:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
40007ce8:	e3520000 	cmp	r2, #0
40007cec:	0a000013 	beq	40007d40 <_reclaim_reent+0x74>
40007cf0:	e3a03000 	mov	r3, #0
40007cf4:	e1a06003 	mov	r6, r3
40007cf8:	e7921103 	ldr	r1, [r2, r3, lsl #2]
40007cfc:	e3510000 	cmp	r1, #0
40007d00:	1a000001 	bne	40007d0c <_reclaim_reent+0x40>
40007d04:	ea000006 	b	40007d24 <_reclaim_reent+0x58>
40007d08:	e1a01004 	mov	r1, r4
40007d0c:	e5914000 	ldr	r4, [r1]
40007d10:	e1a00005 	mov	r0, r5
40007d14:	ebffff46 	bl	40007a34 <_free_r>
40007d18:	e3540000 	cmp	r4, #0
40007d1c:	1afffff9 	bne	40007d08 <_reclaim_reent+0x3c>
40007d20:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
40007d24:	e2866001 	add	r6, r6, #1
40007d28:	e3560020 	cmp	r6, #32
40007d2c:	e1a03006 	mov	r3, r6
40007d30:	1afffff0 	bne	40007cf8 <_reclaim_reent+0x2c>
40007d34:	e1a01002 	mov	r1, r2
40007d38:	e1a00005 	mov	r0, r5
40007d3c:	ebffff3c 	bl	40007a34 <_free_r>
40007d40:	e5951040 	ldr	r1, [r5, #64]	; 0x40
40007d44:	e3510000 	cmp	r1, #0
40007d48:	11a00005 	movne	r0, r5
40007d4c:	1bffff38 	blne	40007a34 <_free_r>
40007d50:	e5951148 	ldr	r1, [r5, #328]	; 0x148
40007d54:	e3510000 	cmp	r1, #0
40007d58:	0a000009 	beq	40007d84 <_reclaim_reent+0xb8>
40007d5c:	e2856f53 	add	r6, r5, #332	; 0x14c
40007d60:	e1510006 	cmp	r1, r6
40007d64:	1a000001 	bne	40007d70 <_reclaim_reent+0xa4>
40007d68:	ea000005 	b	40007d84 <_reclaim_reent+0xb8>
40007d6c:	e1a01004 	mov	r1, r4
40007d70:	e5914000 	ldr	r4, [r1]
40007d74:	e1a00005 	mov	r0, r5
40007d78:	ebffff2d 	bl	40007a34 <_free_r>
40007d7c:	e1560004 	cmp	r6, r4
40007d80:	1afffff9 	bne	40007d6c <_reclaim_reent+0xa0>
40007d84:	e5951054 	ldr	r1, [r5, #84]	; 0x54
40007d88:	e3510000 	cmp	r1, #0
40007d8c:	11a00005 	movne	r0, r5
40007d90:	1bffff27 	blne	40007a34 <_free_r>
40007d94:	e5953038 	ldr	r3, [r5, #56]	; 0x38
40007d98:	e3530000 	cmp	r3, #0
40007d9c:	1a000001 	bne	40007da8 <_reclaim_reent+0xdc>
40007da0:	e8bd4070 	pop	{r4, r5, r6, lr}
40007da4:	e12fff1e 	bx	lr
40007da8:	e1a00005 	mov	r0, r5
40007dac:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
40007db0:	e1a0e00f 	mov	lr, pc
40007db4:	e12fff1c 	bx	ip
40007db8:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
40007dbc:	e3510000 	cmp	r1, #0
40007dc0:	0afffff6 	beq	40007da0 <_reclaim_reent+0xd4>
40007dc4:	e1a00005 	mov	r0, r5
40007dc8:	e8bd4070 	pop	{r4, r5, r6, lr}
40007dcc:	eaffffb3 	b	40007ca0 <cleanup_glue>
40007dd0:	400186a0 	andmi	r8, r1, r0, lsr #13

40007dd4 <_svfprintf_r>:
40007dd4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007dd8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40007ddc:	e58d3048 	str	r3, [sp, #72]	; 0x48
40007de0:	e58d1030 	str	r1, [sp, #48]	; 0x30
40007de4:	e58d2024 	str	r2, [sp, #36]	; 0x24
40007de8:	e58d0038 	str	r0, [sp, #56]	; 0x38
40007dec:	eb000e19 	bl	4000b658 <_localeconv_r>
40007df0:	e5900000 	ldr	r0, [r0]
40007df4:	e58d0054 	str	r0, [sp, #84]	; 0x54
40007df8:	ebfffe19 	bl	40007664 <strlen>
40007dfc:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40007e00:	e1d430bc 	ldrh	r3, [r4, #12]
40007e04:	e3130080 	tst	r3, #128	; 0x80
40007e08:	e58d0060 	str	r0, [sp, #96]	; 0x60
40007e0c:	0a000002 	beq	40007e1c <_svfprintf_r+0x48>
40007e10:	e5943010 	ldr	r3, [r4, #16]
40007e14:	e3530000 	cmp	r3, #0
40007e18:	0a000651 	beq	40009764 <_svfprintf_r+0x1990>
40007e1c:	e3a03000 	mov	r3, #0
40007e20:	e28d40c8 	add	r4, sp, #200	; 0xc8
40007e24:	e59fcf94 	ldr	ip, [pc, #3988]	; 40008dc0 <_svfprintf_r+0xfec>
40007e28:	e58d401c 	str	r4, [sp, #28]
40007e2c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40007e30:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007e34:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007e38:	e58d4094 	str	r4, [sp, #148]	; 0x94
40007e3c:	e58d3058 	str	r3, [sp, #88]	; 0x58
40007e40:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40007e44:	e58d3068 	str	r3, [sp, #104]	; 0x68
40007e48:	e58d3064 	str	r3, [sp, #100]	; 0x64
40007e4c:	e58d3040 	str	r3, [sp, #64]	; 0x40
40007e50:	e1a07004 	mov	r7, r4
40007e54:	e28c9010 	add	r9, ip, #16
40007e58:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40007e5c:	e5d43000 	ldrb	r3, [r4]
40007e60:	e3530025 	cmp	r3, #37	; 0x25
40007e64:	13530000 	cmpne	r3, #0
40007e68:	0a0000a2 	beq	400080f8 <_svfprintf_r+0x324>
40007e6c:	e2843001 	add	r3, r4, #1
40007e70:	e1a04003 	mov	r4, r3
40007e74:	e5d33000 	ldrb	r3, [r3]
40007e78:	e3530025 	cmp	r3, #37	; 0x25
40007e7c:	13530000 	cmpne	r3, #0
40007e80:	e2843001 	add	r3, r4, #1
40007e84:	1afffff9 	bne	40007e70 <_svfprintf_r+0x9c>
40007e88:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40007e8c:	e054500c 	subs	r5, r4, ip
40007e90:	0a00000d 	beq	40007ecc <_svfprintf_r+0xf8>
40007e94:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007e98:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40007e9c:	e2833001 	add	r3, r3, #1
40007ea0:	e3530007 	cmp	r3, #7
40007ea4:	e0822005 	add	r2, r2, r5
40007ea8:	e587c000 	str	ip, [r7]
40007eac:	e5875004 	str	r5, [r7, #4]
40007eb0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007eb4:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007eb8:	d2877008 	addle	r7, r7, #8
40007ebc:	ca000077 	bgt	400080a0 <_svfprintf_r+0x2cc>
40007ec0:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40007ec4:	e08cc005 	add	ip, ip, r5
40007ec8:	e58dc040 	str	ip, [sp, #64]	; 0x40
40007ecc:	e5d43000 	ldrb	r3, [r4]
40007ed0:	e3530000 	cmp	r3, #0
40007ed4:	0a000079 	beq	400080c0 <_svfprintf_r+0x2ec>
40007ed8:	e2845001 	add	r5, r4, #1
40007edc:	e3e0c000 	mvn	ip, #0
40007ee0:	e3a03000 	mov	r3, #0
40007ee4:	e58d5024 	str	r5, [sp, #36]	; 0x24
40007ee8:	e5d48001 	ldrb	r8, [r4, #1]
40007eec:	e58dc028 	str	ip, [sp, #40]	; 0x28
40007ef0:	e1a02003 	mov	r2, r3
40007ef4:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40007ef8:	e58d3044 	str	r3, [sp, #68]	; 0x44
40007efc:	e58d3020 	str	r3, [sp, #32]
40007f00:	e1a03005 	mov	r3, r5
40007f04:	e2833001 	add	r3, r3, #1
40007f08:	e2481020 	sub	r1, r8, #32
40007f0c:	e3510058 	cmp	r1, #88	; 0x58
40007f10:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40007f14:	ea000262 	b	400088a4 <_svfprintf_r+0xad0>
40007f18:	40008744 	andmi	r8, r0, r4, asr #14
40007f1c:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f20:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f24:	40008754 	andmi	r8, r0, r4, asr r7
40007f28:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f2c:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f30:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f34:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f38:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f3c:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f40:	40008768 	andmi	r8, r0, r8, ror #14
40007f44:	4000866c 	andmi	r8, r0, ip, ror #12
40007f48:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f4c:	4000808c 	andmi	r8, r0, ip, lsl #1
40007f50:	40008388 	andmi	r8, r0, r8, lsl #7
40007f54:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f58:	40008860 	andmi	r8, r0, r0, ror #16
40007f5c:	40008874 	andmi	r8, r0, r4, ror r8
40007f60:	40008874 	andmi	r8, r0, r4, ror r8
40007f64:	40008874 	andmi	r8, r0, r4, ror r8
40007f68:	40008874 	andmi	r8, r0, r4, ror r8
40007f6c:	40008874 	andmi	r8, r0, r4, ror r8
40007f70:	40008874 	andmi	r8, r0, r4, ror r8
40007f74:	40008874 	andmi	r8, r0, r4, ror r8
40007f78:	40008874 	andmi	r8, r0, r4, ror r8
40007f7c:	40008874 	andmi	r8, r0, r4, ror r8
40007f80:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f84:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f88:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f8c:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f90:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f94:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f98:	400088a4 	andmi	r8, r0, r4, lsr #17
40007f9c:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fa0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fa4:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fa8:	4000842c 	andmi	r8, r0, ip, lsr #8
40007fac:	40008484 	andmi	r8, r0, r4, lsl #9
40007fb0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fb4:	40008484 	andmi	r8, r0, r4, lsl #9
40007fb8:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fbc:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fc0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fc4:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fc8:	4000852c 	andmi	r8, r0, ip, lsr #10
40007fcc:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fd0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fd4:	40008540 	andmi	r8, r0, r0, asr #10
40007fd8:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fdc:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fe0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fe4:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fe8:	400088a4 	andmi	r8, r0, r4, lsr #17
40007fec:	400083dc 	ldrdmi	r8, [r0], -ip
40007ff0:	400088a4 	andmi	r8, r0, r4, lsr #17
40007ff4:	400088a4 	andmi	r8, r0, r4, lsr #17
40007ff8:	400087d4 	ldrdmi	r8, [r0], -r4
40007ffc:	400088a4 	andmi	r8, r0, r4, lsr #17
40008000:	400088a4 	andmi	r8, r0, r4, lsr #17
40008004:	400088a4 	andmi	r8, r0, r4, lsr #17
40008008:	400088a4 	andmi	r8, r0, r4, lsr #17
4000800c:	400088a4 	andmi	r8, r0, r4, lsr #17
40008010:	400088a4 	andmi	r8, r0, r4, lsr #17
40008014:	400088a4 	andmi	r8, r0, r4, lsr #17
40008018:	400088a4 	andmi	r8, r0, r4, lsr #17
4000801c:	400088a4 	andmi	r8, r0, r4, lsr #17
40008020:	400088a4 	andmi	r8, r0, r4, lsr #17
40008024:	40008790 	mulmi	r0, r0, r7
40008028:	40008820 	andmi	r8, r0, r0, lsr #16
4000802c:	40008484 	andmi	r8, r0, r4, lsl #9
40008030:	40008484 	andmi	r8, r0, r4, lsl #9
40008034:	40008484 	andmi	r8, r0, r4, lsl #9
40008038:	40008730 	andmi	r8, r0, r0, lsr r7
4000803c:	40008820 	andmi	r8, r0, r0, lsr #16
40008040:	400088a4 	andmi	r8, r0, r4, lsr #17
40008044:	400088a4 	andmi	r8, r0, r4, lsr #17
40008048:	40008678 	andmi	r8, r0, r8, ror r6
4000804c:	400088a4 	andmi	r8, r0, r4, lsr #17
40008050:	400086a8 	andmi	r8, r0, r8, lsr #13
40008054:	40008358 	andmi	r8, r0, r8, asr r3
40008058:	400086e8 	andmi	r8, r0, r8, ror #13
4000805c:	40008580 	andmi	r8, r0, r0, lsl #11
40008060:	400088a4 	andmi	r8, r0, r4, lsr #17
40008064:	40008594 	mulmi	r0, r4, r5
40008068:	400088a4 	andmi	r8, r0, r4, lsr #17
4000806c:	40008100 	andmi	r8, r0, r0, lsl #2
40008070:	400088a4 	andmi	r8, r0, r4, lsr #17
40008074:	400088a4 	andmi	r8, r0, r4, lsr #17
40008078:	40008608 	andmi	r8, r0, r8, lsl #12
4000807c:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40008080:	e2655000 	rsb	r5, r5, #0
40008084:	e58d5044 	str	r5, [sp, #68]	; 0x44
40008088:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000808c:	e59dc020 	ldr	ip, [sp, #32]
40008090:	e38cc004 	orr	ip, ip, #4
40008094:	e58dc020 	str	ip, [sp, #32]
40008098:	e5d38000 	ldrb	r8, [r3]
4000809c:	eaffff98 	b	40007f04 <_svfprintf_r+0x130>
400080a0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400080a4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400080a8:	e28d2094 	add	r2, sp, #148	; 0x94
400080ac:	eb0011ac 	bl	4000c764 <__ssprint_r>
400080b0:	e3500000 	cmp	r0, #0
400080b4:	1a000007 	bne	400080d8 <_svfprintf_r+0x304>
400080b8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400080bc:	eaffff7f 	b	40007ec0 <_svfprintf_r+0xec>
400080c0:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
400080c4:	e3530000 	cmp	r3, #0
400080c8:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
400080cc:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
400080d0:	128d2094 	addne	r2, sp, #148	; 0x94
400080d4:	1b0011a2 	blne	4000c764 <__ssprint_r>
400080d8:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400080dc:	e1d430bc 	ldrh	r3, [r4, #12]
400080e0:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
400080e4:	e3130040 	tst	r3, #64	; 0x40
400080e8:	13e00000 	mvnne	r0, #0
400080ec:	e28ddf43 	add	sp, sp, #268	; 0x10c
400080f0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080f4:	e12fff1e 	bx	lr
400080f8:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
400080fc:	eaffff72 	b	40007ecc <_svfprintf_r+0xf8>
40008100:	e59d5020 	ldr	r5, [sp, #32]
40008104:	e3150020 	tst	r5, #32
40008108:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000810c:	0a0000b9 	beq	400083f8 <_svfprintf_r+0x624>
40008110:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008114:	e28c3007 	add	r3, ip, #7
40008118:	e3c33007 	bic	r3, r3, #7
4000811c:	e2834008 	add	r4, r3, #8
40008120:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008124:	e8930030 	ldm	r3, {r4, r5}
40008128:	e3a03001 	mov	r3, #1
4000812c:	e3a0a000 	mov	sl, #0
40008130:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40008134:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008138:	e35c0000 	cmp	ip, #0
4000813c:	a59dc020 	ldrge	ip, [sp, #32]
40008140:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40008144:	a58dc020 	strge	ip, [sp, #32]
40008148:	e1940005 	orrs	r0, r4, r5
4000814c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008150:	03a02000 	moveq	r2, #0
40008154:	13a02001 	movne	r2, #1
40008158:	e35c0000 	cmp	ip, #0
4000815c:	13822001 	orrne	r2, r2, #1
40008160:	e3520000 	cmp	r2, #0
40008164:	0a0002cb 	beq	40008c98 <_svfprintf_r+0xec4>
40008168:	e3530001 	cmp	r3, #1
4000816c:	0a0003b1 	beq	40009038 <_svfprintf_r+0x1264>
40008170:	e3530002 	cmp	r3, #2
40008174:	e28d20c7 	add	r2, sp, #199	; 0xc7
40008178:	1a00005b 	bne	400082ec <_svfprintf_r+0x518>
4000817c:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40008180:	e1a03224 	lsr	r3, r4, #4
40008184:	e204000f 	and	r0, r4, #15
40008188:	e1833e05 	orr	r3, r3, r5, lsl #28
4000818c:	e1a01225 	lsr	r1, r5, #4
40008190:	e1a04003 	mov	r4, r3
40008194:	e1a05001 	mov	r5, r1
40008198:	e7dc3000 	ldrb	r3, [ip, r0]
4000819c:	e1940005 	orrs	r0, r4, r5
400081a0:	e1a06002 	mov	r6, r2
400081a4:	e5c23000 	strb	r3, [r2]
400081a8:	e2422001 	sub	r2, r2, #1
400081ac:	1afffff3 	bne	40008180 <_svfprintf_r+0x3ac>
400081b0:	e59d301c 	ldr	r3, [sp, #28]
400081b4:	e0663003 	rsb	r3, r6, r3
400081b8:	e58d3034 	str	r3, [sp, #52]	; 0x34
400081bc:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400081c0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400081c4:	e3a05000 	mov	r5, #0
400081c8:	e15c0004 	cmp	ip, r4
400081cc:	b1a0c004 	movlt	ip, r4
400081d0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400081d4:	e58d5050 	str	r5, [sp, #80]	; 0x50
400081d8:	e35a0000 	cmp	sl, #0
400081dc:	0a000002 	beq	400081ec <_svfprintf_r+0x418>
400081e0:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
400081e4:	e2844001 	add	r4, r4, #1
400081e8:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400081ec:	e59d5020 	ldr	r5, [sp, #32]
400081f0:	e215b002 	ands	fp, r5, #2
400081f4:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
400081f8:	e59d3020 	ldr	r3, [sp, #32]
400081fc:	128cc002 	addne	ip, ip, #2
40008200:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
40008204:	e2133084 	ands	r3, r3, #132	; 0x84
40008208:	e58d304c 	str	r3, [sp, #76]	; 0x4c
4000820c:	1a0001ae 	bne	400088cc <_svfprintf_r+0xaf8>
40008210:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
40008214:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008218:	e06c5004 	rsb	r5, ip, r4
4000821c:	e3550000 	cmp	r5, #0
40008220:	da0001a9 	ble	400088cc <_svfprintf_r+0xaf8>
40008224:	e3550010 	cmp	r5, #16
40008228:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000822c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40008230:	e59fab88 	ldr	sl, [pc, #2952]	; 40008dc0 <_svfprintf_r+0xfec>
40008234:	da000021 	ble	400082c0 <_svfprintf_r+0x4ec>
40008238:	e58d606c 	str	r6, [sp, #108]	; 0x6c
4000823c:	e1a00007 	mov	r0, r7
40008240:	e3a04010 	mov	r4, #16
40008244:	e1a07005 	mov	r7, r5
40008248:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000824c:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40008250:	ea000002 	b	40008260 <_svfprintf_r+0x48c>
40008254:	e2477010 	sub	r7, r7, #16
40008258:	e3570010 	cmp	r7, #16
4000825c:	da000014 	ble	400082b4 <_svfprintf_r+0x4e0>
40008260:	e2822001 	add	r2, r2, #1
40008264:	e59f3b54 	ldr	r3, [pc, #2900]	; 40008dc0 <_svfprintf_r+0xfec>
40008268:	e3520007 	cmp	r2, #7
4000826c:	e2811010 	add	r1, r1, #16
40008270:	e8800018 	stm	r0, {r3, r4}
40008274:	e58d2098 	str	r2, [sp, #152]	; 0x98
40008278:	e58d109c 	str	r1, [sp, #156]	; 0x9c
4000827c:	d2800008 	addle	r0, r0, #8
40008280:	dafffff3 	ble	40008254 <_svfprintf_r+0x480>
40008284:	e1a00005 	mov	r0, r5
40008288:	e1a01006 	mov	r1, r6
4000828c:	e28d2094 	add	r2, sp, #148	; 0x94
40008290:	eb001133 	bl	4000c764 <__ssprint_r>
40008294:	e3500000 	cmp	r0, #0
40008298:	1affff8e 	bne	400080d8 <_svfprintf_r+0x304>
4000829c:	e2477010 	sub	r7, r7, #16
400082a0:	e3570010 	cmp	r7, #16
400082a4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400082a8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400082ac:	e28d00c8 	add	r0, sp, #200	; 0xc8
400082b0:	caffffea 	bgt	40008260 <_svfprintf_r+0x48c>
400082b4:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
400082b8:	e1a05007 	mov	r5, r7
400082bc:	e1a07000 	mov	r7, r0
400082c0:	e2822001 	add	r2, r2, #1
400082c4:	e0854001 	add	r4, r5, r1
400082c8:	e3520007 	cmp	r2, #7
400082cc:	e58d2098 	str	r2, [sp, #152]	; 0x98
400082d0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400082d4:	e587a000 	str	sl, [r7]
400082d8:	e5875004 	str	r5, [r7, #4]
400082dc:	ca00035f 	bgt	40009060 <_svfprintf_r+0x128c>
400082e0:	e2877008 	add	r7, r7, #8
400082e4:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400082e8:	ea000178 	b	400088d0 <_svfprintf_r+0xafc>
400082ec:	e1a031a4 	lsr	r3, r4, #3
400082f0:	e1833e85 	orr	r3, r3, r5, lsl #29
400082f4:	e1a001a5 	lsr	r0, r5, #3
400082f8:	e2041007 	and	r1, r4, #7
400082fc:	e1a05000 	mov	r5, r0
40008300:	e1a04003 	mov	r4, r3
40008304:	e1940005 	orrs	r0, r4, r5
40008308:	e2813030 	add	r3, r1, #48	; 0x30
4000830c:	e1a06002 	mov	r6, r2
40008310:	e5c23000 	strb	r3, [r2]
40008314:	e2422001 	sub	r2, r2, #1
40008318:	1afffff3 	bne	400082ec <_svfprintf_r+0x518>
4000831c:	e59d4020 	ldr	r4, [sp, #32]
40008320:	e3140001 	tst	r4, #1
40008324:	e1a01006 	mov	r1, r6
40008328:	0a000348 	beq	40009050 <_svfprintf_r+0x127c>
4000832c:	e3530030 	cmp	r3, #48	; 0x30
40008330:	059dc01c 	ldreq	ip, [sp, #28]
40008334:	159d401c 	ldrne	r4, [sp, #28]
40008338:	11a06002 	movne	r6, r2
4000833c:	0066c00c 	rsbeq	ip, r6, ip
40008340:	13a03030 	movne	r3, #48	; 0x30
40008344:	10664004 	rsbne	r4, r6, r4
40008348:	058dc034 	streq	ip, [sp, #52]	; 0x34
4000834c:	158d4034 	strne	r4, [sp, #52]	; 0x34
40008350:	15413001 	strbne	r3, [r1, #-1]
40008354:	eaffff98 	b	400081bc <_svfprintf_r+0x3e8>
40008358:	e59dc020 	ldr	ip, [sp, #32]
4000835c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008360:	e21c3020 	ands	r3, ip, #32
40008364:	0a00007c 	beq	4000855c <_svfprintf_r+0x788>
40008368:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000836c:	e2843007 	add	r3, r4, #7
40008370:	e3c33007 	bic	r3, r3, #7
40008374:	e2835008 	add	r5, r3, #8
40008378:	e58d5048 	str	r5, [sp, #72]	; 0x48
4000837c:	e8930030 	ldm	r3, {r4, r5}
40008380:	e3a03000 	mov	r3, #0
40008384:	eaffff68 	b	4000812c <_svfprintf_r+0x358>
40008388:	e5d38000 	ldrb	r8, [r3]
4000838c:	e358002a 	cmp	r8, #42	; 0x2a
40008390:	e2830001 	add	r0, r3, #1
40008394:	0a00063c 	beq	40009c8c <_svfprintf_r+0x1eb8>
40008398:	e2481030 	sub	r1, r8, #48	; 0x30
4000839c:	e3510009 	cmp	r1, #9
400083a0:	83a04000 	movhi	r4, #0
400083a4:	81a03000 	movhi	r3, r0
400083a8:	858d4028 	strhi	r4, [sp, #40]	; 0x28
400083ac:	8afffed5 	bhi	40007f08 <_svfprintf_r+0x134>
400083b0:	e3a03000 	mov	r3, #0
400083b4:	e4d08001 	ldrb	r8, [r0], #1
400083b8:	e0833103 	add	r3, r3, r3, lsl #2
400083bc:	e0813083 	add	r3, r1, r3, lsl #1
400083c0:	e2481030 	sub	r1, r8, #48	; 0x30
400083c4:	e3510009 	cmp	r1, #9
400083c8:	9afffff9 	bls	400083b4 <_svfprintf_r+0x5e0>
400083cc:	e1833fc3 	orr	r3, r3, r3, asr #31
400083d0:	e58d3028 	str	r3, [sp, #40]	; 0x28
400083d4:	e1a03000 	mov	r3, r0
400083d8:	eafffeca 	b	40007f08 <_svfprintf_r+0x134>
400083dc:	e59d4020 	ldr	r4, [sp, #32]
400083e0:	e3844010 	orr	r4, r4, #16
400083e4:	e58d4020 	str	r4, [sp, #32]
400083e8:	e59d5020 	ldr	r5, [sp, #32]
400083ec:	e3150020 	tst	r5, #32
400083f0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400083f4:	1affff45 	bne	40008110 <_svfprintf_r+0x33c>
400083f8:	e59d5020 	ldr	r5, [sp, #32]
400083fc:	e3150010 	tst	r5, #16
40008400:	1a00035d 	bne	4000917c <_svfprintf_r+0x13a8>
40008404:	e59d4020 	ldr	r4, [sp, #32]
40008408:	e3140040 	tst	r4, #64	; 0x40
4000840c:	0a00035a 	beq	4000917c <_svfprintf_r+0x13a8>
40008410:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40008414:	e1d540b0 	ldrh	r4, [r5]
40008418:	e2855004 	add	r5, r5, #4
4000841c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008420:	e3a03001 	mov	r3, #1
40008424:	e3a05000 	mov	r5, #0
40008428:	eaffff3f 	b	4000812c <_svfprintf_r+0x358>
4000842c:	e59d5020 	ldr	r5, [sp, #32]
40008430:	e3855010 	orr	r5, r5, #16
40008434:	e58d5020 	str	r5, [sp, #32]
40008438:	e59dc020 	ldr	ip, [sp, #32]
4000843c:	e31c0020 	tst	ip, #32
40008440:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008444:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008448:	0a0000f9 	beq	40008834 <_svfprintf_r+0xa60>
4000844c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008450:	e2841007 	add	r1, r4, #7
40008454:	e3c11007 	bic	r1, r1, #7
40008458:	e891000c 	ldm	r1, {r2, r3}
4000845c:	e2811008 	add	r1, r1, #8
40008460:	e58d1048 	str	r1, [sp, #72]	; 0x48
40008464:	e1a04002 	mov	r4, r2
40008468:	e1a05003 	mov	r5, r3
4000846c:	e3520000 	cmp	r2, #0
40008470:	e2d30000 	sbcs	r0, r3, #0
40008474:	ba0003e4 	blt	4000940c <_svfprintf_r+0x1638>
40008478:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000847c:	e3a03001 	mov	r3, #1
40008480:	eaffff2b 	b	40008134 <_svfprintf_r+0x360>
40008484:	e59d4020 	ldr	r4, [sp, #32]
40008488:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000848c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008490:	e3140008 	tst	r4, #8
40008494:	e2853007 	add	r3, r5, #7
40008498:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000849c:	e3c33007 	bic	r3, r3, #7
400084a0:	0a0003f0 	beq	40009468 <_svfprintf_r+0x1694>
400084a4:	e283c008 	add	ip, r3, #8
400084a8:	e5934000 	ldr	r4, [r3]
400084ac:	e5933004 	ldr	r3, [r3, #4]
400084b0:	e58dc048 	str	ip, [sp, #72]	; 0x48
400084b4:	e58d4058 	str	r4, [sp, #88]	; 0x58
400084b8:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400084bc:	e28d0058 	add	r0, sp, #88	; 0x58
400084c0:	e8900003 	ldm	r0, {r0, r1}
400084c4:	eb000fff 	bl	4000c4c8 <__fpclassifyd>
400084c8:	e3500001 	cmp	r0, #1
400084cc:	e28d0058 	add	r0, sp, #88	; 0x58
400084d0:	e8900003 	ldm	r0, {r0, r1}
400084d4:	1a0003d2 	bne	40009424 <_svfprintf_r+0x1650>
400084d8:	e3a03000 	mov	r3, #0
400084dc:	e3a02000 	mov	r2, #0
400084e0:	eb0019fb 	bl	4000ecd4 <__aeabi_dcmplt>
400084e4:	e59d4020 	ldr	r4, [sp, #32]
400084e8:	e3500000 	cmp	r0, #0
400084ec:	13a0a02d 	movne	sl, #45	; 0x2d
400084f0:	e59f38cc 	ldr	r3, [pc, #2252]	; 40008dc4 <_svfprintf_r+0xff0>
400084f4:	e3a05003 	mov	r5, #3
400084f8:	e3a0c000 	mov	ip, #0
400084fc:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40008500:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40008504:	e3c44080 	bic	r4, r4, #128	; 0x80
40008508:	e3580047 	cmp	r8, #71	; 0x47
4000850c:	e59f68b4 	ldr	r6, [pc, #2228]	; 40008dc8 <_svfprintf_r+0xff4>
40008510:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40008514:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008518:	e58d4020 	str	r4, [sp, #32]
4000851c:	d1a06003 	movle	r6, r3
40008520:	e58d5034 	str	r5, [sp, #52]	; 0x34
40008524:	e58dc050 	str	ip, [sp, #80]	; 0x50
40008528:	eaffff2a 	b	400081d8 <_svfprintf_r+0x404>
4000852c:	e59d4020 	ldr	r4, [sp, #32]
40008530:	e3844008 	orr	r4, r4, #8
40008534:	e58d4020 	str	r4, [sp, #32]
40008538:	e5d38000 	ldrb	r8, [r3]
4000853c:	eafffe70 	b	40007f04 <_svfprintf_r+0x130>
40008540:	e59d5020 	ldr	r5, [sp, #32]
40008544:	e3855010 	orr	r5, r5, #16
40008548:	e58d5020 	str	r5, [sp, #32]
4000854c:	e59dc020 	ldr	ip, [sp, #32]
40008550:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008554:	e21c3020 	ands	r3, ip, #32
40008558:	1affff82 	bne	40008368 <_svfprintf_r+0x594>
4000855c:	e59dc020 	ldr	ip, [sp, #32]
40008560:	e21c2010 	ands	r2, ip, #16
40008564:	0a0003d0 	beq	400094ac <_svfprintf_r+0x16d8>
40008568:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000856c:	e5954000 	ldr	r4, [r5]
40008570:	e2855004 	add	r5, r5, #4
40008574:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008578:	e3a05000 	mov	r5, #0
4000857c:	eafffeea 	b	4000812c <_svfprintf_r+0x358>
40008580:	e59d5020 	ldr	r5, [sp, #32]
40008584:	e3855020 	orr	r5, r5, #32
40008588:	e58d5020 	str	r5, [sp, #32]
4000858c:	e5d38000 	ldrb	r8, [r3]
40008590:	eafffe5b 	b	40007f04 <_svfprintf_r+0x130>
40008594:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008598:	e5946000 	ldr	r6, [r4]
4000859c:	e3a05000 	mov	r5, #0
400085a0:	e1560005 	cmp	r6, r5
400085a4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400085a8:	e2844004 	add	r4, r4, #4
400085ac:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
400085b0:	0a000505 	beq	400099cc <_svfprintf_r+0x1bf8>
400085b4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400085b8:	e35c0000 	cmp	ip, #0
400085bc:	e1a00006 	mov	r0, r6
400085c0:	ba0004e2 	blt	40009950 <_svfprintf_r+0x1b7c>
400085c4:	e1a01005 	mov	r1, r5
400085c8:	e1a0200c 	mov	r2, ip
400085cc:	eb000c2d 	bl	4000b688 <memchr>
400085d0:	e3500000 	cmp	r0, #0
400085d4:	0a00051b 	beq	40009a48 <_svfprintf_r+0x1c74>
400085d8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400085dc:	e0660000 	rsb	r0, r6, r0
400085e0:	e15c0000 	cmp	ip, r0
400085e4:	a1a0c000 	movge	ip, r0
400085e8:	e58d4048 	str	r4, [sp, #72]	; 0x48
400085ec:	e1cc4fcc 	bic	r4, ip, ip, asr #31
400085f0:	e58dc034 	str	ip, [sp, #52]	; 0x34
400085f4:	e58d5028 	str	r5, [sp, #40]	; 0x28
400085f8:	e58d402c 	str	r4, [sp, #44]	; 0x2c
400085fc:	e58d5050 	str	r5, [sp, #80]	; 0x50
40008600:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008604:	eafffef3 	b	400081d8 <_svfprintf_r+0x404>
40008608:	e59d5020 	ldr	r5, [sp, #32]
4000860c:	e59f47b8 	ldr	r4, [pc, #1976]	; 40008dcc <_svfprintf_r+0xff8>
40008610:	e3150020 	tst	r5, #32
40008614:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008618:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000861c:	e58d4068 	str	r4, [sp, #104]	; 0x68
40008620:	0a000072 	beq	400087f0 <_svfprintf_r+0xa1c>
40008624:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008628:	e28c3007 	add	r3, ip, #7
4000862c:	e3c33007 	bic	r3, r3, #7
40008630:	e2834008 	add	r4, r3, #8
40008634:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008638:	e8930030 	ldm	r3, {r4, r5}
4000863c:	e59dc020 	ldr	ip, [sp, #32]
40008640:	e31c0001 	tst	ip, #1
40008644:	0a00023f 	beq	40008f48 <_svfprintf_r+0x1174>
40008648:	e1940005 	orrs	r0, r4, r5
4000864c:	0a00023d 	beq	40008f48 <_svfprintf_r+0x1174>
40008650:	e3a03030 	mov	r3, #48	; 0x30
40008654:	e38cc002 	orr	ip, ip, #2
40008658:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000865c:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40008660:	e58dc020 	str	ip, [sp, #32]
40008664:	e3a03002 	mov	r3, #2
40008668:	eafffeaf 	b	4000812c <_svfprintf_r+0x358>
4000866c:	e5d38000 	ldrb	r8, [r3]
40008670:	e3a0202b 	mov	r2, #43	; 0x2b
40008674:	eafffe22 	b	40007f04 <_svfprintf_r+0x130>
40008678:	e5d38000 	ldrb	r8, [r3]
4000867c:	e358006c 	cmp	r8, #108	; 0x6c
40008680:	059dc020 	ldreq	ip, [sp, #32]
40008684:	159d4020 	ldrne	r4, [sp, #32]
40008688:	e1a01003 	mov	r1, r3
4000868c:	038cc020 	orreq	ip, ip, #32
40008690:	13844010 	orrne	r4, r4, #16
40008694:	02833001 	addeq	r3, r3, #1
40008698:	058dc020 	streq	ip, [sp, #32]
4000869c:	05d18001 	ldrbeq	r8, [r1, #1]
400086a0:	158d4020 	strne	r4, [sp, #32]
400086a4:	eafffe16 	b	40007f04 <_svfprintf_r+0x130>
400086a8:	e59dc020 	ldr	ip, [sp, #32]
400086ac:	e31c0020 	tst	ip, #32
400086b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400086b4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400086b8:	0a000371 	beq	40009484 <_svfprintf_r+0x16b0>
400086bc:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400086c0:	e5941000 	ldr	r1, [r4]
400086c4:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400086c8:	e1a05fc4 	asr	r5, r4, #31
400086cc:	e1a03005 	mov	r3, r5
400086d0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400086d4:	e1a02004 	mov	r2, r4
400086d8:	e2855004 	add	r5, r5, #4
400086dc:	e58d5048 	str	r5, [sp, #72]	; 0x48
400086e0:	e881000c 	stm	r1, {r2, r3}
400086e4:	eafffddb 	b	40007e58 <_svfprintf_r+0x84>
400086e8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400086ec:	e59d5020 	ldr	r5, [sp, #32]
400086f0:	e28cc004 	add	ip, ip, #4
400086f4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400086f8:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400086fc:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008700:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40008dcc <_svfprintf_r+0xff8>
40008704:	e3855002 	orr	r5, r5, #2
40008708:	e5934000 	ldr	r4, [r3]
4000870c:	e3a08078 	mov	r8, #120	; 0x78
40008710:	e3a03030 	mov	r3, #48	; 0x30
40008714:	e58d5020 	str	r5, [sp, #32]
40008718:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000871c:	e3a05000 	mov	r5, #0
40008720:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40008724:	e58dc068 	str	ip, [sp, #104]	; 0x68
40008728:	e3a03002 	mov	r3, #2
4000872c:	eafffe7e 	b	4000812c <_svfprintf_r+0x358>
40008730:	e59d5020 	ldr	r5, [sp, #32]
40008734:	e3855040 	orr	r5, r5, #64	; 0x40
40008738:	e58d5020 	str	r5, [sp, #32]
4000873c:	e5d38000 	ldrb	r8, [r3]
40008740:	eafffdef 	b	40007f04 <_svfprintf_r+0x130>
40008744:	e3520000 	cmp	r2, #0
40008748:	e5d38000 	ldrb	r8, [r3]
4000874c:	03a02020 	moveq	r2, #32
40008750:	eafffdeb 	b	40007f04 <_svfprintf_r+0x130>
40008754:	e59d5020 	ldr	r5, [sp, #32]
40008758:	e3855001 	orr	r5, r5, #1
4000875c:	e58d5020 	str	r5, [sp, #32]
40008760:	e5d38000 	ldrb	r8, [r3]
40008764:	eafffde6 	b	40007f04 <_svfprintf_r+0x130>
40008768:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000876c:	e59cc000 	ldr	ip, [ip]
40008770:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008774:	e35c0000 	cmp	ip, #0
40008778:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000877c:	e2841004 	add	r1, r4, #4
40008780:	bafffe3d 	blt	4000807c <_svfprintf_r+0x2a8>
40008784:	e58d1048 	str	r1, [sp, #72]	; 0x48
40008788:	e5d38000 	ldrb	r8, [r3]
4000878c:	eafffddc 	b	40007f04 <_svfprintf_r+0x130>
40008790:	e58d3024 	str	r3, [sp, #36]	; 0x24
40008794:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40008798:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000879c:	e5932000 	ldr	r2, [r3]
400087a0:	e3a0c001 	mov	ip, #1
400087a4:	e2844004 	add	r4, r4, #4
400087a8:	e3a03000 	mov	r3, #0
400087ac:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400087b0:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400087b4:	e58d4048 	str	r4, [sp, #72]	; 0x48
400087b8:	e1a0a003 	mov	sl, r3
400087bc:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400087c0:	e58da028 	str	sl, [sp, #40]	; 0x28
400087c4:	e58da050 	str	sl, [sp, #80]	; 0x50
400087c8:	e58dc034 	str	ip, [sp, #52]	; 0x34
400087cc:	e28d60a0 	add	r6, sp, #160	; 0xa0
400087d0:	eafffe85 	b	400081ec <_svfprintf_r+0x418>
400087d4:	e59d5020 	ldr	r5, [sp, #32]
400087d8:	e59f45f0 	ldr	r4, [pc, #1520]	; 40008dd0 <_svfprintf_r+0xffc>
400087dc:	e3150020 	tst	r5, #32
400087e0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400087e4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400087e8:	e58d4068 	str	r4, [sp, #104]	; 0x68
400087ec:	1affff8c 	bne	40008624 <_svfprintf_r+0x850>
400087f0:	e59d5020 	ldr	r5, [sp, #32]
400087f4:	e3150010 	tst	r5, #16
400087f8:	1a000266 	bne	40009198 <_svfprintf_r+0x13c4>
400087fc:	e59d4020 	ldr	r4, [sp, #32]
40008800:	e3140040 	tst	r4, #64	; 0x40
40008804:	0a000263 	beq	40009198 <_svfprintf_r+0x13c4>
40008808:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000880c:	e1d540b0 	ldrh	r4, [r5]
40008810:	e2855004 	add	r5, r5, #4
40008814:	e58d5048 	str	r5, [sp, #72]	; 0x48
40008818:	e3a05000 	mov	r5, #0
4000881c:	eaffff86 	b	4000863c <_svfprintf_r+0x868>
40008820:	e59dc020 	ldr	ip, [sp, #32]
40008824:	e31c0020 	tst	ip, #32
40008828:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000882c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40008830:	1affff05 	bne	4000844c <_svfprintf_r+0x678>
40008834:	e59d5020 	ldr	r5, [sp, #32]
40008838:	e3150010 	tst	r5, #16
4000883c:	0a000327 	beq	400094e0 <_svfprintf_r+0x170c>
40008840:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008844:	e59c4000 	ldr	r4, [ip]
40008848:	e28cc004 	add	ip, ip, #4
4000884c:	e1a05fc4 	asr	r5, r4, #31
40008850:	e58dc048 	str	ip, [sp, #72]	; 0x48
40008854:	e1a02004 	mov	r2, r4
40008858:	e1a03005 	mov	r3, r5
4000885c:	eaffff02 	b	4000846c <_svfprintf_r+0x698>
40008860:	e59d5020 	ldr	r5, [sp, #32]
40008864:	e3855080 	orr	r5, r5, #128	; 0x80
40008868:	e58d5020 	str	r5, [sp, #32]
4000886c:	e5d38000 	ldrb	r8, [r3]
40008870:	eafffda3 	b	40007f04 <_svfprintf_r+0x130>
40008874:	e3a0c000 	mov	ip, #0
40008878:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000887c:	e2481030 	sub	r1, r8, #48	; 0x30
40008880:	e1a0000c 	mov	r0, ip
40008884:	e4d38001 	ldrb	r8, [r3], #1
40008888:	e0800100 	add	r0, r0, r0, lsl #2
4000888c:	e0810080 	add	r0, r1, r0, lsl #1
40008890:	e2481030 	sub	r1, r8, #48	; 0x30
40008894:	e3510009 	cmp	r1, #9
40008898:	9afffff9 	bls	40008884 <_svfprintf_r+0xab0>
4000889c:	e58d0044 	str	r0, [sp, #68]	; 0x44
400088a0:	eafffd98 	b	40007f08 <_svfprintf_r+0x134>
400088a4:	e3580000 	cmp	r8, #0
400088a8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400088ac:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400088b0:	0afffe02 	beq	400080c0 <_svfprintf_r+0x2ec>
400088b4:	e3a03000 	mov	r3, #0
400088b8:	e3a0c001 	mov	ip, #1
400088bc:	e1a0a003 	mov	sl, r3
400088c0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400088c4:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400088c8:	eaffffbb 	b	400087bc <_svfprintf_r+0x9e8>
400088cc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400088d0:	e35a0000 	cmp	sl, #0
400088d4:	0a00000a 	beq	40008904 <_svfprintf_r+0xb30>
400088d8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400088dc:	e2833001 	add	r3, r3, #1
400088e0:	e3530007 	cmp	r3, #7
400088e4:	e2844001 	add	r4, r4, #1
400088e8:	e28d2077 	add	r2, sp, #119	; 0x77
400088ec:	e58d3098 	str	r3, [sp, #152]	; 0x98
400088f0:	e3a03001 	mov	r3, #1
400088f4:	e887000c 	stm	r7, {r2, r3}
400088f8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400088fc:	d2877008 	addle	r7, r7, #8
40008900:	ca00017e 	bgt	40008f00 <_svfprintf_r+0x112c>
40008904:	e35b0000 	cmp	fp, #0
40008908:	0a00000a 	beq	40008938 <_svfprintf_r+0xb64>
4000890c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008910:	e2833001 	add	r3, r3, #1
40008914:	e3530007 	cmp	r3, #7
40008918:	e2844002 	add	r4, r4, #2
4000891c:	e28d2078 	add	r2, sp, #120	; 0x78
40008920:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008924:	e3a03002 	mov	r3, #2
40008928:	e887000c 	stm	r7, {r2, r3}
4000892c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008930:	d2877008 	addle	r7, r7, #8
40008934:	ca00017a 	bgt	40008f24 <_svfprintf_r+0x1150>
40008938:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
4000893c:	e3550080 	cmp	r5, #128	; 0x80
40008940:	0a0000e3 	beq	40008cd4 <_svfprintf_r+0xf00>
40008944:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008948:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
4000894c:	e063a00c 	rsb	sl, r3, ip
40008950:	e35a0000 	cmp	sl, #0
40008954:	da000034 	ble	40008a2c <_svfprintf_r+0xc58>
40008958:	e35a0010 	cmp	sl, #16
4000895c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008960:	e59f5478 	ldr	r5, [pc, #1144]	; 40008de0 <_svfprintf_r+0x100c>
40008964:	da000020 	ble	400089ec <_svfprintf_r+0xc18>
40008968:	e1a02007 	mov	r2, r7
4000896c:	e1a01004 	mov	r1, r4
40008970:	e1a07005 	mov	r7, r5
40008974:	e3a0b010 	mov	fp, #16
40008978:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000897c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008980:	ea000002 	b	40008990 <_svfprintf_r+0xbbc>
40008984:	e24aa010 	sub	sl, sl, #16
40008988:	e35a0010 	cmp	sl, #16
4000898c:	da000013 	ble	400089e0 <_svfprintf_r+0xc0c>
40008990:	e2833001 	add	r3, r3, #1
40008994:	e3530007 	cmp	r3, #7
40008998:	e2811010 	add	r1, r1, #16
4000899c:	e8820a00 	stm	r2, {r9, fp}
400089a0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400089a4:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400089a8:	d2822008 	addle	r2, r2, #8
400089ac:	dafffff4 	ble	40008984 <_svfprintf_r+0xbb0>
400089b0:	e1a00004 	mov	r0, r4
400089b4:	e1a01005 	mov	r1, r5
400089b8:	e28d2094 	add	r2, sp, #148	; 0x94
400089bc:	eb000f68 	bl	4000c764 <__ssprint_r>
400089c0:	e3500000 	cmp	r0, #0
400089c4:	1afffdc3 	bne	400080d8 <_svfprintf_r+0x304>
400089c8:	e24aa010 	sub	sl, sl, #16
400089cc:	e35a0010 	cmp	sl, #16
400089d0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400089d4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400089d8:	e28d20c8 	add	r2, sp, #200	; 0xc8
400089dc:	caffffeb 	bgt	40008990 <_svfprintf_r+0xbbc>
400089e0:	e1a05007 	mov	r5, r7
400089e4:	e1a04001 	mov	r4, r1
400089e8:	e1a07002 	mov	r7, r2
400089ec:	e2833001 	add	r3, r3, #1
400089f0:	e3530007 	cmp	r3, #7
400089f4:	e084400a 	add	r4, r4, sl
400089f8:	e8870420 	stm	r7, {r5, sl}
400089fc:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008a00:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a04:	d2877008 	addle	r7, r7, #8
40008a08:	da000007 	ble	40008a2c <_svfprintf_r+0xc58>
40008a0c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008a10:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008a14:	e28d2094 	add	r2, sp, #148	; 0x94
40008a18:	eb000f51 	bl	4000c764 <__ssprint_r>
40008a1c:	e3500000 	cmp	r0, #0
40008a20:	1afffdac 	bne	400080d8 <_svfprintf_r+0x304>
40008a24:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008a28:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008a2c:	e59d5020 	ldr	r5, [sp, #32]
40008a30:	e3150c01 	tst	r5, #256	; 0x100
40008a34:	1a00004d 	bne	40008b70 <_svfprintf_r+0xd9c>
40008a38:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008a3c:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008a40:	e2833001 	add	r3, r3, #1
40008a44:	e084400c 	add	r4, r4, ip
40008a48:	e3530007 	cmp	r3, #7
40008a4c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008a50:	e8871040 	stm	r7, {r6, ip}
40008a54:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008a58:	ca000118 	bgt	40008ec0 <_svfprintf_r+0x10ec>
40008a5c:	e2877008 	add	r7, r7, #8
40008a60:	e59dc020 	ldr	ip, [sp, #32]
40008a64:	e31c0004 	tst	ip, #4
40008a68:	0a000033 	beq	40008b3c <_svfprintf_r+0xd68>
40008a6c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008a70:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40008a74:	e060500c 	rsb	r5, r0, ip
40008a78:	e3550000 	cmp	r5, #0
40008a7c:	da00002e 	ble	40008b3c <_svfprintf_r+0xd68>
40008a80:	e3550010 	cmp	r5, #16
40008a84:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008a88:	e59fa330 	ldr	sl, [pc, #816]	; 40008dc0 <_svfprintf_r+0xfec>
40008a8c:	da00001b 	ble	40008b00 <_svfprintf_r+0xd2c>
40008a90:	e3a06010 	mov	r6, #16
40008a94:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008a98:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008a9c:	ea000002 	b	40008aac <_svfprintf_r+0xcd8>
40008aa0:	e2455010 	sub	r5, r5, #16
40008aa4:	e3550010 	cmp	r5, #16
40008aa8:	da000014 	ble	40008b00 <_svfprintf_r+0xd2c>
40008aac:	e2833001 	add	r3, r3, #1
40008ab0:	e59f1308 	ldr	r1, [pc, #776]	; 40008dc0 <_svfprintf_r+0xfec>
40008ab4:	e3530007 	cmp	r3, #7
40008ab8:	e2844010 	add	r4, r4, #16
40008abc:	e8870042 	stm	r7, {r1, r6}
40008ac0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008ac4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008ac8:	d2877008 	addle	r7, r7, #8
40008acc:	dafffff3 	ble	40008aa0 <_svfprintf_r+0xccc>
40008ad0:	e1a00008 	mov	r0, r8
40008ad4:	e1a0100b 	mov	r1, fp
40008ad8:	e28d2094 	add	r2, sp, #148	; 0x94
40008adc:	eb000f20 	bl	4000c764 <__ssprint_r>
40008ae0:	e3500000 	cmp	r0, #0
40008ae4:	1afffd7b 	bne	400080d8 <_svfprintf_r+0x304>
40008ae8:	e2455010 	sub	r5, r5, #16
40008aec:	e28d3098 	add	r3, sp, #152	; 0x98
40008af0:	e3550010 	cmp	r5, #16
40008af4:	e8930018 	ldm	r3, {r3, r4}
40008af8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008afc:	caffffea 	bgt	40008aac <_svfprintf_r+0xcd8>
40008b00:	e2833001 	add	r3, r3, #1
40008b04:	e0844005 	add	r4, r4, r5
40008b08:	e3530007 	cmp	r3, #7
40008b0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008b10:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008b14:	e587a000 	str	sl, [r7]
40008b18:	e5875004 	str	r5, [r7, #4]
40008b1c:	da000006 	ble	40008b3c <_svfprintf_r+0xd68>
40008b20:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008b24:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008b28:	e28d2094 	add	r2, sp, #148	; 0x94
40008b2c:	eb000f0c 	bl	4000c764 <__ssprint_r>
40008b30:	e3500000 	cmp	r0, #0
40008b34:	1afffd67 	bne	400080d8 <_svfprintf_r+0x304>
40008b38:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008b3c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008b40:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008b44:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40008b48:	e15c0000 	cmp	ip, r0
40008b4c:	a085500c 	addge	r5, r5, ip
40008b50:	b0855000 	addlt	r5, r5, r0
40008b54:	e3540000 	cmp	r4, #0
40008b58:	e58d5040 	str	r5, [sp, #64]	; 0x40
40008b5c:	1a0000e0 	bne	40008ee4 <_svfprintf_r+0x1110>
40008b60:	e3a03000 	mov	r3, #0
40008b64:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008b68:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008b6c:	eafffcb9 	b	40007e58 <_svfprintf_r+0x84>
40008b70:	e3580065 	cmp	r8, #101	; 0x65
40008b74:	da00009c 	ble	40008dec <_svfprintf_r+0x1018>
40008b78:	e28d0058 	add	r0, sp, #88	; 0x58
40008b7c:	e8900003 	ldm	r0, {r0, r1}
40008b80:	e3a02000 	mov	r2, #0
40008b84:	e3a03000 	mov	r3, #0
40008b88:	eb00184b 	bl	4000ecbc <__aeabi_dcmpeq>
40008b8c:	e3500000 	cmp	r0, #0
40008b90:	0a0000ee 	beq	40008f50 <_svfprintf_r+0x117c>
40008b94:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008b98:	e59f023c 	ldr	r0, [pc, #572]	; 40008ddc <_svfprintf_r+0x1008>
40008b9c:	e2833001 	add	r3, r3, #1
40008ba0:	e2844001 	add	r4, r4, #1
40008ba4:	e3530007 	cmp	r3, #7
40008ba8:	e3a02001 	mov	r2, #1
40008bac:	e5870000 	str	r0, [r7]
40008bb0:	e5872004 	str	r2, [r7, #4]
40008bb4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008bb8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008bbc:	d2877008 	addle	r7, r7, #8
40008bc0:	ca000252 	bgt	40009510 <_svfprintf_r+0x173c>
40008bc4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008bc8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008bcc:	e1530005 	cmp	r3, r5
40008bd0:	ba000002 	blt	40008be0 <_svfprintf_r+0xe0c>
40008bd4:	e59dc020 	ldr	ip, [sp, #32]
40008bd8:	e31c0001 	tst	ip, #1
40008bdc:	0affff9f 	beq	40008a60 <_svfprintf_r+0xc8c>
40008be0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008be4:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008be8:	e2833001 	add	r3, r3, #1
40008bec:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008bf0:	e0844005 	add	r4, r4, r5
40008bf4:	e3530007 	cmp	r3, #7
40008bf8:	e587c000 	str	ip, [r7]
40008bfc:	e5875004 	str	r5, [r7, #4]
40008c00:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008c04:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008c08:	d2877008 	addle	r7, r7, #8
40008c0c:	ca000289 	bgt	40009638 <_svfprintf_r+0x1864>
40008c10:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008c14:	e2456001 	sub	r6, r5, #1
40008c18:	e3560000 	cmp	r6, #0
40008c1c:	daffff8f 	ble	40008a60 <_svfprintf_r+0xc8c>
40008c20:	e3560010 	cmp	r6, #16
40008c24:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008c28:	e59f51b0 	ldr	r5, [pc, #432]	; 40008de0 <_svfprintf_r+0x100c>
40008c2c:	da00014a 	ble	4000915c <_svfprintf_r+0x1388>
40008c30:	e3a08010 	mov	r8, #16
40008c34:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40008c38:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40008c3c:	ea000002 	b	40008c4c <_svfprintf_r+0xe78>
40008c40:	e2466010 	sub	r6, r6, #16
40008c44:	e3560010 	cmp	r6, #16
40008c48:	da000143 	ble	4000915c <_svfprintf_r+0x1388>
40008c4c:	e2833001 	add	r3, r3, #1
40008c50:	e3530007 	cmp	r3, #7
40008c54:	e2844010 	add	r4, r4, #16
40008c58:	e5879000 	str	r9, [r7]
40008c5c:	e5878004 	str	r8, [r7, #4]
40008c60:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008c64:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008c68:	d2877008 	addle	r7, r7, #8
40008c6c:	dafffff3 	ble	40008c40 <_svfprintf_r+0xe6c>
40008c70:	e1a0000a 	mov	r0, sl
40008c74:	e1a0100b 	mov	r1, fp
40008c78:	e28d2094 	add	r2, sp, #148	; 0x94
40008c7c:	eb000eb8 	bl	4000c764 <__ssprint_r>
40008c80:	e3500000 	cmp	r0, #0
40008c84:	1afffd13 	bne	400080d8 <_svfprintf_r+0x304>
40008c88:	e28d3098 	add	r3, sp, #152	; 0x98
40008c8c:	e8930018 	ldm	r3, {r3, r4}
40008c90:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008c94:	eaffffe9 	b	40008c40 <_svfprintf_r+0xe6c>
40008c98:	e3530000 	cmp	r3, #0
40008c9c:	158d2034 	strne	r2, [sp, #52]	; 0x34
40008ca0:	128d60c8 	addne	r6, sp, #200	; 0xc8
40008ca4:	1afffd44 	bne	400081bc <_svfprintf_r+0x3e8>
40008ca8:	e59d4020 	ldr	r4, [sp, #32]
40008cac:	e3140001 	tst	r4, #1
40008cb0:	128d6f42 	addne	r6, sp, #264	; 0x108
40008cb4:	13a03030 	movne	r3, #48	; 0x30
40008cb8:	159d501c 	ldrne	r5, [sp, #28]
40008cbc:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40008cc0:	10665005 	rsbne	r5, r6, r5
40008cc4:	158d5034 	strne	r5, [sp, #52]	; 0x34
40008cc8:	058d3034 	streq	r3, [sp, #52]	; 0x34
40008ccc:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40008cd0:	eafffd39 	b	400081bc <_svfprintf_r+0x3e8>
40008cd4:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008cd8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40008cdc:	e065a00c 	rsb	sl, r5, ip
40008ce0:	e35a0000 	cmp	sl, #0
40008ce4:	daffff16 	ble	40008944 <_svfprintf_r+0xb70>
40008ce8:	e35a0010 	cmp	sl, #16
40008cec:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008cf0:	e59f50e8 	ldr	r5, [pc, #232]	; 40008de0 <_svfprintf_r+0x100c>
40008cf4:	da000020 	ble	40008d7c <_svfprintf_r+0xfa8>
40008cf8:	e1a02007 	mov	r2, r7
40008cfc:	e1a01004 	mov	r1, r4
40008d00:	e1a07005 	mov	r7, r5
40008d04:	e3a0b010 	mov	fp, #16
40008d08:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008d0c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008d10:	ea000002 	b	40008d20 <_svfprintf_r+0xf4c>
40008d14:	e24aa010 	sub	sl, sl, #16
40008d18:	e35a0010 	cmp	sl, #16
40008d1c:	da000013 	ble	40008d70 <_svfprintf_r+0xf9c>
40008d20:	e2833001 	add	r3, r3, #1
40008d24:	e3530007 	cmp	r3, #7
40008d28:	e2811010 	add	r1, r1, #16
40008d2c:	e8820a00 	stm	r2, {r9, fp}
40008d30:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d34:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40008d38:	d2822008 	addle	r2, r2, #8
40008d3c:	dafffff4 	ble	40008d14 <_svfprintf_r+0xf40>
40008d40:	e1a00004 	mov	r0, r4
40008d44:	e1a01005 	mov	r1, r5
40008d48:	e28d2094 	add	r2, sp, #148	; 0x94
40008d4c:	eb000e84 	bl	4000c764 <__ssprint_r>
40008d50:	e3500000 	cmp	r0, #0
40008d54:	1afffcdf 	bne	400080d8 <_svfprintf_r+0x304>
40008d58:	e24aa010 	sub	sl, sl, #16
40008d5c:	e35a0010 	cmp	sl, #16
40008d60:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008d64:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008d68:	e28d20c8 	add	r2, sp, #200	; 0xc8
40008d6c:	caffffeb 	bgt	40008d20 <_svfprintf_r+0xf4c>
40008d70:	e1a05007 	mov	r5, r7
40008d74:	e1a04001 	mov	r4, r1
40008d78:	e1a07002 	mov	r7, r2
40008d7c:	e2833001 	add	r3, r3, #1
40008d80:	e3530007 	cmp	r3, #7
40008d84:	e084400a 	add	r4, r4, sl
40008d88:	e8870420 	stm	r7, {r5, sl}
40008d8c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008d90:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008d94:	d2877008 	addle	r7, r7, #8
40008d98:	dafffee9 	ble	40008944 <_svfprintf_r+0xb70>
40008d9c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008da0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008da4:	e28d2094 	add	r2, sp, #148	; 0x94
40008da8:	eb000e6d 	bl	4000c764 <__ssprint_r>
40008dac:	e3500000 	cmp	r0, #0
40008db0:	1afffcc8 	bne	400080d8 <_svfprintf_r+0x304>
40008db4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008db8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008dbc:	eafffee0 	b	40008944 <_svfprintf_r+0xb70>
40008dc0:	40017b98 	mulmi	r1, r8, fp
40008dc4:	40017f40 	andmi	r7, r1, r0, asr #30
40008dc8:	40017f44 	andmi	r7, r1, r4, asr #30
40008dcc:	40017f64 	andmi	r7, r1, r4, ror #30
40008dd0:	40017f50 	andmi	r7, r1, r0, asr pc
40008dd4:	40017f48 	andmi	r7, r1, r8, asr #30
40008dd8:	40017f4c 	andmi	r7, r1, ip, asr #30
40008ddc:	40017f80 	andmi	r7, r1, r0, lsl #31
40008de0:	40017ba8 	andmi	r7, r1, r8, lsr #23
40008de4:	40017f78 	andmi	r7, r1, r8, ror pc
40008de8:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40008dec:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008df0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40008df4:	e3550001 	cmp	r5, #1
40008df8:	e2888001 	add	r8, r8, #1
40008dfc:	e2844001 	add	r4, r4, #1
40008e00:	da00014e 	ble	40009340 <_svfprintf_r+0x156c>
40008e04:	e3580007 	cmp	r8, #7
40008e08:	e3a03001 	mov	r3, #1
40008e0c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e10:	e5876000 	str	r6, [r7]
40008e14:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008e18:	e5873004 	str	r3, [r7, #4]
40008e1c:	d2877008 	addle	r7, r7, #8
40008e20:	ca000151 	bgt	4000936c <_svfprintf_r+0x1598>
40008e24:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40008e28:	e2888001 	add	r8, r8, #1
40008e2c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40008e30:	e3580007 	cmp	r8, #7
40008e34:	e0844005 	add	r4, r4, r5
40008e38:	e587c000 	str	ip, [r7]
40008e3c:	e5875004 	str	r5, [r7, #4]
40008e40:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008e44:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e48:	d2877008 	addle	r7, r7, #8
40008e4c:	ca000150 	bgt	40009394 <_svfprintf_r+0x15c0>
40008e50:	e28d0058 	add	r0, sp, #88	; 0x58
40008e54:	e8900003 	ldm	r0, {r0, r1}
40008e58:	e3a02000 	mov	r2, #0
40008e5c:	e3a03000 	mov	r3, #0
40008e60:	eb001795 	bl	4000ecbc <__aeabi_dcmpeq>
40008e64:	e3500000 	cmp	r0, #0
40008e68:	1a000086 	bne	40009088 <_svfprintf_r+0x12b4>
40008e6c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008e70:	e2888001 	add	r8, r8, #1
40008e74:	e2453001 	sub	r3, r5, #1
40008e78:	e2866001 	add	r6, r6, #1
40008e7c:	e0844003 	add	r4, r4, r3
40008e80:	e3580007 	cmp	r8, #7
40008e84:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008e88:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008e8c:	e5876000 	str	r6, [r7]
40008e90:	e5873004 	str	r3, [r7, #4]
40008e94:	ca0000a6 	bgt	40009134 <_svfprintf_r+0x1360>
40008e98:	e2877008 	add	r7, r7, #8
40008e9c:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40008ea0:	e2888001 	add	r8, r8, #1
40008ea4:	e0854004 	add	r4, r5, r4
40008ea8:	e28d3084 	add	r3, sp, #132	; 0x84
40008eac:	e3580007 	cmp	r8, #7
40008eb0:	e58d8098 	str	r8, [sp, #152]	; 0x98
40008eb4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008eb8:	e8870028 	stm	r7, {r3, r5}
40008ebc:	dafffee6 	ble	40008a5c <_svfprintf_r+0xc88>
40008ec0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008ec4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ec8:	e28d2094 	add	r2, sp, #148	; 0x94
40008ecc:	eb000e24 	bl	4000c764 <__ssprint_r>
40008ed0:	e3500000 	cmp	r0, #0
40008ed4:	1afffc7f 	bne	400080d8 <_svfprintf_r+0x304>
40008ed8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008edc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008ee0:	eafffede 	b	40008a60 <_svfprintf_r+0xc8c>
40008ee4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008ee8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008eec:	e28d2094 	add	r2, sp, #148	; 0x94
40008ef0:	eb000e1b 	bl	4000c764 <__ssprint_r>
40008ef4:	e3500000 	cmp	r0, #0
40008ef8:	0affff18 	beq	40008b60 <_svfprintf_r+0xd8c>
40008efc:	eafffc75 	b	400080d8 <_svfprintf_r+0x304>
40008f00:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f04:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f08:	e28d2094 	add	r2, sp, #148	; 0x94
40008f0c:	eb000e14 	bl	4000c764 <__ssprint_r>
40008f10:	e3500000 	cmp	r0, #0
40008f14:	1afffc6f 	bne	400080d8 <_svfprintf_r+0x304>
40008f18:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008f1c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008f20:	eafffe77 	b	40008904 <_svfprintf_r+0xb30>
40008f24:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008f28:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f2c:	e28d2094 	add	r2, sp, #148	; 0x94
40008f30:	eb000e0b 	bl	4000c764 <__ssprint_r>
40008f34:	e3500000 	cmp	r0, #0
40008f38:	1afffc66 	bne	400080d8 <_svfprintf_r+0x304>
40008f3c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008f40:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008f44:	eafffe7b 	b	40008938 <_svfprintf_r+0xb64>
40008f48:	e3a03002 	mov	r3, #2
40008f4c:	eafffc76 	b	4000812c <_svfprintf_r+0x358>
40008f50:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008f54:	e3530000 	cmp	r3, #0
40008f58:	da000175 	ble	40009534 <_svfprintf_r+0x1760>
40008f5c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008f60:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008f64:	e155000c 	cmp	r5, ip
40008f68:	a1a0500c 	movge	r5, ip
40008f6c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40008f70:	e3550000 	cmp	r5, #0
40008f74:	e086b00c 	add	fp, r6, ip
40008f78:	da000009 	ble	40008fa4 <_svfprintf_r+0x11d0>
40008f7c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008f80:	e2833001 	add	r3, r3, #1
40008f84:	e0844005 	add	r4, r4, r5
40008f88:	e3530007 	cmp	r3, #7
40008f8c:	e5876000 	str	r6, [r7]
40008f90:	e5875004 	str	r5, [r7, #4]
40008f94:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008f98:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008f9c:	d2877008 	addle	r7, r7, #8
40008fa0:	ca000274 	bgt	40009978 <_svfprintf_r+0x1ba4>
40008fa4:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40008fa8:	e1c55fc5 	bic	r5, r5, r5, asr #31
40008fac:	e065800c 	rsb	r8, r5, ip
40008fb0:	e3580000 	cmp	r8, #0
40008fb4:	da000090 	ble	400091fc <_svfprintf_r+0x1428>
40008fb8:	e3580010 	cmp	r8, #16
40008fbc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008fc0:	e51f51e8 	ldr	r5, [pc, #-488]	; 40008de0 <_svfprintf_r+0x100c>
40008fc4:	da00007c 	ble	400091bc <_svfprintf_r+0x13e8>
40008fc8:	e1a02007 	mov	r2, r7
40008fcc:	e1a01004 	mov	r1, r4
40008fd0:	e1a07005 	mov	r7, r5
40008fd4:	e3a0a010 	mov	sl, #16
40008fd8:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40008fdc:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40008fe0:	ea000002 	b	40008ff0 <_svfprintf_r+0x121c>
40008fe4:	e2488010 	sub	r8, r8, #16
40008fe8:	e3580010 	cmp	r8, #16
40008fec:	da00006f 	ble	400091b0 <_svfprintf_r+0x13dc>
40008ff0:	e2833001 	add	r3, r3, #1
40008ff4:	e3530007 	cmp	r3, #7
40008ff8:	e2811010 	add	r1, r1, #16
40008ffc:	e8820600 	stm	r2, {r9, sl}
40009000:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009004:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40009008:	d2822008 	addle	r2, r2, #8
4000900c:	dafffff4 	ble	40008fe4 <_svfprintf_r+0x1210>
40009010:	e1a00004 	mov	r0, r4
40009014:	e1a01005 	mov	r1, r5
40009018:	e28d2094 	add	r2, sp, #148	; 0x94
4000901c:	eb000dd0 	bl	4000c764 <__ssprint_r>
40009020:	e3500000 	cmp	r0, #0
40009024:	1afffc2b 	bne	400080d8 <_svfprintf_r+0x304>
40009028:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000902c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009030:	e28d20c8 	add	r2, sp, #200	; 0xc8
40009034:	eaffffea 	b	40008fe4 <_svfprintf_r+0x1210>
40009038:	e3550000 	cmp	r5, #0
4000903c:	03540009 	cmpeq	r4, #9
40009040:	8a0000dd 	bhi	400093bc <_svfprintf_r+0x15e8>
40009044:	e2844030 	add	r4, r4, #48	; 0x30
40009048:	e28d6f42 	add	r6, sp, #264	; 0x108
4000904c:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40009050:	e59d501c 	ldr	r5, [sp, #28]
40009054:	e0665005 	rsb	r5, r6, r5
40009058:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000905c:	eafffc56 	b	400081bc <_svfprintf_r+0x3e8>
40009060:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009064:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009068:	e28d2094 	add	r2, sp, #148	; 0x94
4000906c:	eb000dbc 	bl	4000c764 <__ssprint_r>
40009070:	e3500000 	cmp	r0, #0
40009074:	1afffc17 	bne	400080d8 <_svfprintf_r+0x304>
40009078:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000907c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009080:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009084:	eafffe11 	b	400088d0 <_svfprintf_r+0xafc>
40009088:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000908c:	e24c6001 	sub	r6, ip, #1
40009090:	e3560000 	cmp	r6, #0
40009094:	daffff80 	ble	40008e9c <_svfprintf_r+0x10c8>
40009098:	e3560010 	cmp	r6, #16
4000909c:	e51f52c4 	ldr	r5, [pc, #-708]	; 40008de0 <_svfprintf_r+0x100c>
400090a0:	da00001c 	ble	40009118 <_svfprintf_r+0x1344>
400090a4:	e58d5028 	str	r5, [sp, #40]	; 0x28
400090a8:	e3a0a010 	mov	sl, #16
400090ac:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400090b0:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400090b4:	ea000002 	b	400090c4 <_svfprintf_r+0x12f0>
400090b8:	e2466010 	sub	r6, r6, #16
400090bc:	e3560010 	cmp	r6, #16
400090c0:	da000013 	ble	40009114 <_svfprintf_r+0x1340>
400090c4:	e2888001 	add	r8, r8, #1
400090c8:	e3580007 	cmp	r8, #7
400090cc:	e2844010 	add	r4, r4, #16
400090d0:	e8870600 	stm	r7, {r9, sl}
400090d4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400090d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400090dc:	d2877008 	addle	r7, r7, #8
400090e0:	dafffff4 	ble	400090b8 <_svfprintf_r+0x12e4>
400090e4:	e1a0000b 	mov	r0, fp
400090e8:	e1a01005 	mov	r1, r5
400090ec:	e28d2094 	add	r2, sp, #148	; 0x94
400090f0:	eb000d9b 	bl	4000c764 <__ssprint_r>
400090f4:	e3500000 	cmp	r0, #0
400090f8:	1afffbf6 	bne	400080d8 <_svfprintf_r+0x304>
400090fc:	e2466010 	sub	r6, r6, #16
40009100:	e3560010 	cmp	r6, #16
40009104:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009108:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000910c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009110:	caffffeb 	bgt	400090c4 <_svfprintf_r+0x12f0>
40009114:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009118:	e2888001 	add	r8, r8, #1
4000911c:	e0844006 	add	r4, r4, r6
40009120:	e3580007 	cmp	r8, #7
40009124:	e58d8098 	str	r8, [sp, #152]	; 0x98
40009128:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000912c:	e8870060 	stm	r7, {r5, r6}
40009130:	daffff58 	ble	40008e98 <_svfprintf_r+0x10c4>
40009134:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009138:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000913c:	e28d2094 	add	r2, sp, #148	; 0x94
40009140:	eb000d87 	bl	4000c764 <__ssprint_r>
40009144:	e3500000 	cmp	r0, #0
40009148:	1afffbe2 	bne	400080d8 <_svfprintf_r+0x304>
4000914c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009150:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40009154:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009158:	eaffff4f 	b	40008e9c <_svfprintf_r+0x10c8>
4000915c:	e2833001 	add	r3, r3, #1
40009160:	e0844006 	add	r4, r4, r6
40009164:	e3530007 	cmp	r3, #7
40009168:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000916c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009170:	e8870060 	stm	r7, {r5, r6}
40009174:	dafffe38 	ble	40008a5c <_svfprintf_r+0xc88>
40009178:	eaffff50 	b	40008ec0 <_svfprintf_r+0x10ec>
4000917c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009180:	e59c4000 	ldr	r4, [ip]
40009184:	e28cc004 	add	ip, ip, #4
40009188:	e3a03001 	mov	r3, #1
4000918c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009190:	e3a05000 	mov	r5, #0
40009194:	eafffbe4 	b	4000812c <_svfprintf_r+0x358>
40009198:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000919c:	e59c4000 	ldr	r4, [ip]
400091a0:	e28cc004 	add	ip, ip, #4
400091a4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400091a8:	e3a05000 	mov	r5, #0
400091ac:	eafffd22 	b	4000863c <_svfprintf_r+0x868>
400091b0:	e1a05007 	mov	r5, r7
400091b4:	e1a04001 	mov	r4, r1
400091b8:	e1a07002 	mov	r7, r2
400091bc:	e2833001 	add	r3, r3, #1
400091c0:	e3530007 	cmp	r3, #7
400091c4:	e0844008 	add	r4, r4, r8
400091c8:	e8870120 	stm	r7, {r5, r8}
400091cc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400091d0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400091d4:	d2877008 	addle	r7, r7, #8
400091d8:	da000007 	ble	400091fc <_svfprintf_r+0x1428>
400091dc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400091e0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400091e4:	e28d2094 	add	r2, sp, #148	; 0x94
400091e8:	eb000d5d 	bl	4000c764 <__ssprint_r>
400091ec:	e3500000 	cmp	r0, #0
400091f0:	1afffbb8 	bne	400080d8 <_svfprintf_r+0x304>
400091f4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400091f8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400091fc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009200:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009204:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40009208:	e1530005 	cmp	r3, r5
4000920c:	e086600c 	add	r6, r6, ip
40009210:	ba000035 	blt	400092ec <_svfprintf_r+0x1518>
40009214:	e59d5020 	ldr	r5, [sp, #32]
40009218:	e3150001 	tst	r5, #1
4000921c:	1a000032 	bne	400092ec <_svfprintf_r+0x1518>
40009220:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009224:	e066500b 	rsb	r5, r6, fp
40009228:	e063300c 	rsb	r3, r3, ip
4000922c:	e1550003 	cmp	r5, r3
40009230:	a1a05003 	movge	r5, r3
40009234:	e3550000 	cmp	r5, #0
40009238:	da000009 	ble	40009264 <_svfprintf_r+0x1490>
4000923c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009240:	e2822001 	add	r2, r2, #1
40009244:	e0844005 	add	r4, r4, r5
40009248:	e3520007 	cmp	r2, #7
4000924c:	e5876000 	str	r6, [r7]
40009250:	e5875004 	str	r5, [r7, #4]
40009254:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009258:	e58d2098 	str	r2, [sp, #152]	; 0x98
4000925c:	d2877008 	addle	r7, r7, #8
40009260:	ca0001cd 	bgt	4000999c <_svfprintf_r+0x1bc8>
40009264:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009268:	e0656003 	rsb	r6, r5, r3
4000926c:	e3560000 	cmp	r6, #0
40009270:	dafffdfa 	ble	40008a60 <_svfprintf_r+0xc8c>
40009274:	e3560010 	cmp	r6, #16
40009278:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000927c:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40008de0 <_svfprintf_r+0x100c>
40009280:	daffffb5 	ble	4000915c <_svfprintf_r+0x1388>
40009284:	e3a08010 	mov	r8, #16
40009288:	e59da038 	ldr	sl, [sp, #56]	; 0x38
4000928c:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40009290:	ea000002 	b	400092a0 <_svfprintf_r+0x14cc>
40009294:	e2466010 	sub	r6, r6, #16
40009298:	e3560010 	cmp	r6, #16
4000929c:	daffffae 	ble	4000915c <_svfprintf_r+0x1388>
400092a0:	e2833001 	add	r3, r3, #1
400092a4:	e3530007 	cmp	r3, #7
400092a8:	e2844010 	add	r4, r4, #16
400092ac:	e5879000 	str	r9, [r7]
400092b0:	e5878004 	str	r8, [r7, #4]
400092b4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400092b8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400092bc:	d2877008 	addle	r7, r7, #8
400092c0:	dafffff3 	ble	40009294 <_svfprintf_r+0x14c0>
400092c4:	e1a0000a 	mov	r0, sl
400092c8:	e1a0100b 	mov	r1, fp
400092cc:	e28d2094 	add	r2, sp, #148	; 0x94
400092d0:	eb000d23 	bl	4000c764 <__ssprint_r>
400092d4:	e3500000 	cmp	r0, #0
400092d8:	1afffb7e 	bne	400080d8 <_svfprintf_r+0x304>
400092dc:	e28d3098 	add	r3, sp, #152	; 0x98
400092e0:	e8930018 	ldm	r3, {r3, r4}
400092e4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400092e8:	eaffffe9 	b	40009294 <_svfprintf_r+0x14c0>
400092ec:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400092f0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400092f4:	e2822001 	add	r2, r2, #1
400092f8:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
400092fc:	e084400c 	add	r4, r4, ip
40009300:	e3520007 	cmp	r2, #7
40009304:	e8871020 	stm	r7, {r5, ip}
40009308:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000930c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40009310:	d2877008 	addle	r7, r7, #8
40009314:	daffffc1 	ble	40009220 <_svfprintf_r+0x144c>
40009318:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000931c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009320:	e28d2094 	add	r2, sp, #148	; 0x94
40009324:	eb000d0e 	bl	4000c764 <__ssprint_r>
40009328:	e3500000 	cmp	r0, #0
4000932c:	1afffb69 	bne	400080d8 <_svfprintf_r+0x304>
40009330:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009334:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009338:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000933c:	eaffffb7 	b	40009220 <_svfprintf_r+0x144c>
40009340:	e59dc020 	ldr	ip, [sp, #32]
40009344:	e31c0001 	tst	ip, #1
40009348:	1afffead 	bne	40008e04 <_svfprintf_r+0x1030>
4000934c:	e3a03001 	mov	r3, #1
40009350:	e3580007 	cmp	r8, #7
40009354:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009358:	e58d8098 	str	r8, [sp, #152]	; 0x98
4000935c:	e5876000 	str	r6, [r7]
40009360:	e5873004 	str	r3, [r7, #4]
40009364:	dafffecb 	ble	40008e98 <_svfprintf_r+0x10c4>
40009368:	eaffff71 	b	40009134 <_svfprintf_r+0x1360>
4000936c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009370:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009374:	e28d2094 	add	r2, sp, #148	; 0x94
40009378:	eb000cf9 	bl	4000c764 <__ssprint_r>
4000937c:	e3500000 	cmp	r0, #0
40009380:	1afffb54 	bne	400080d8 <_svfprintf_r+0x304>
40009384:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009388:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000938c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009390:	eafffea3 	b	40008e24 <_svfprintf_r+0x1050>
40009394:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009398:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000939c:	e28d2094 	add	r2, sp, #148	; 0x94
400093a0:	eb000cef 	bl	4000c764 <__ssprint_r>
400093a4:	e3500000 	cmp	r0, #0
400093a8:	1afffb4a 	bne	400080d8 <_svfprintf_r+0x304>
400093ac:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400093b0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400093b4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400093b8:	eafffea4 	b	40008e50 <_svfprintf_r+0x107c>
400093bc:	e28db0c7 	add	fp, sp, #199	; 0xc7
400093c0:	e1a00004 	mov	r0, r4
400093c4:	e1a01005 	mov	r1, r5
400093c8:	e3a0200a 	mov	r2, #10
400093cc:	e3a03000 	mov	r3, #0
400093d0:	eb00166e 	bl	4000ed90 <__aeabi_uldivmod>
400093d4:	e2822030 	add	r2, r2, #48	; 0x30
400093d8:	e5cb2000 	strb	r2, [fp]
400093dc:	e1a00004 	mov	r0, r4
400093e0:	e1a01005 	mov	r1, r5
400093e4:	e3a0200a 	mov	r2, #10
400093e8:	e3a03000 	mov	r3, #0
400093ec:	eb001667 	bl	4000ed90 <__aeabi_uldivmod>
400093f0:	e1a04000 	mov	r4, r0
400093f4:	e1a05001 	mov	r5, r1
400093f8:	e194c005 	orrs	ip, r4, r5
400093fc:	e1a0600b 	mov	r6, fp
40009400:	e24bb001 	sub	fp, fp, #1
40009404:	1affffed 	bne	400093c0 <_svfprintf_r+0x15ec>
40009408:	eafffb68 	b	400081b0 <_svfprintf_r+0x3dc>
4000940c:	e3a0a02d 	mov	sl, #45	; 0x2d
40009410:	e2744000 	rsbs	r4, r4, #0
40009414:	e2e55000 	rsc	r5, r5, #0
40009418:	e5cda077 	strb	sl, [sp, #119]	; 0x77
4000941c:	e3a03001 	mov	r3, #1
40009420:	eafffb43 	b	40008134 <_svfprintf_r+0x360>
40009424:	eb000c27 	bl	4000c4c8 <__fpclassifyd>
40009428:	e3500000 	cmp	r0, #0
4000942c:	1a00008a 	bne	4000965c <_svfprintf_r+0x1888>
40009430:	e59dc020 	ldr	ip, [sp, #32]
40009434:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008dd4 <_svfprintf_r+0x1000>
40009438:	e3a05003 	mov	r5, #3
4000943c:	e3ccc080 	bic	ip, ip, #128	; 0x80
40009440:	e3580047 	cmp	r8, #71	; 0x47
40009444:	e51f6674 	ldr	r6, [pc, #-1652]	; 40008dd8 <_svfprintf_r+0x1004>
40009448:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000944c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009450:	e58dc020 	str	ip, [sp, #32]
40009454:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009458:	d1a06003 	movle	r6, r3
4000945c:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009460:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009464:	eafffb5b 	b	400081d8 <_svfprintf_r+0x404>
40009468:	e593c000 	ldr	ip, [r3]
4000946c:	e5934004 	ldr	r4, [r3, #4]
40009470:	e2833008 	add	r3, r3, #8
40009474:	e58dc058 	str	ip, [sp, #88]	; 0x58
40009478:	e58d405c 	str	r4, [sp, #92]	; 0x5c
4000947c:	e58d3048 	str	r3, [sp, #72]	; 0x48
40009480:	eafffc0d 	b	400084bc <_svfprintf_r+0x6e8>
40009484:	e59dc020 	ldr	ip, [sp, #32]
40009488:	e31c0010 	tst	ip, #16
4000948c:	0a0000aa 	beq	4000973c <_svfprintf_r+0x1968>
40009490:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40009494:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40009498:	e5943000 	ldr	r3, [r4]
4000949c:	e2844004 	add	r4, r4, #4
400094a0:	e58d4048 	str	r4, [sp, #72]	; 0x48
400094a4:	e5835000 	str	r5, [r3]
400094a8:	eafffa6a 	b	40007e58 <_svfprintf_r+0x84>
400094ac:	e59dc020 	ldr	ip, [sp, #32]
400094b0:	e21c3040 	ands	r3, ip, #64	; 0x40
400094b4:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
400094b8:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
400094bc:	11d540b0 	ldrhne	r4, [r5]
400094c0:	059c4000 	ldreq	r4, [ip]
400094c4:	12855004 	addne	r5, r5, #4
400094c8:	028cc004 	addeq	ip, ip, #4
400094cc:	158d5048 	strne	r5, [sp, #72]	; 0x48
400094d0:	11a03002 	movne	r3, r2
400094d4:	058dc048 	streq	ip, [sp, #72]	; 0x48
400094d8:	e3a05000 	mov	r5, #0
400094dc:	eafffb12 	b	4000812c <_svfprintf_r+0x358>
400094e0:	e59d4020 	ldr	r4, [sp, #32]
400094e4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400094e8:	e3140040 	tst	r4, #64	; 0x40
400094ec:	11d540f0 	ldrshne	r4, [r5]
400094f0:	05954000 	ldreq	r4, [r5]
400094f4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400094f8:	e1a05fc4 	asr	r5, r4, #31
400094fc:	e28cc004 	add	ip, ip, #4
40009500:	e58dc048 	str	ip, [sp, #72]	; 0x48
40009504:	e1a02004 	mov	r2, r4
40009508:	e1a03005 	mov	r3, r5
4000950c:	eafffbd6 	b	4000846c <_svfprintf_r+0x698>
40009510:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009514:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009518:	e28d2094 	add	r2, sp, #148	; 0x94
4000951c:	eb000c90 	bl	4000c764 <__ssprint_r>
40009520:	e3500000 	cmp	r0, #0
40009524:	1afffaeb 	bne	400080d8 <_svfprintf_r+0x304>
40009528:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000952c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009530:	eafffda3 	b	40008bc4 <_svfprintf_r+0xdf0>
40009534:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40009538:	e51fc764 	ldr	ip, [pc, #-1892]	; 40008ddc <_svfprintf_r+0x1008>
4000953c:	e2822001 	add	r2, r2, #1
40009540:	e2844001 	add	r4, r4, #1
40009544:	e3a01001 	mov	r1, #1
40009548:	e3520007 	cmp	r2, #7
4000954c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009550:	e587c000 	str	ip, [r7]
40009554:	e58d2098 	str	r2, [sp, #152]	; 0x98
40009558:	e5871004 	str	r1, [r7, #4]
4000955c:	ca0000d5 	bgt	400098b8 <_svfprintf_r+0x1ae4>
40009560:	e2877008 	add	r7, r7, #8
40009564:	e1a08003 	mov	r8, r3
40009568:	e3580000 	cmp	r8, #0
4000956c:	1a000005 	bne	40009588 <_svfprintf_r+0x17b4>
40009570:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009574:	e3550000 	cmp	r5, #0
40009578:	1a000002 	bne	40009588 <_svfprintf_r+0x17b4>
4000957c:	e59dc020 	ldr	ip, [sp, #32]
40009580:	e31c0001 	tst	ip, #1
40009584:	0afffd35 	beq	40008a60 <_svfprintf_r+0xc8c>
40009588:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000958c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40009590:	e2833001 	add	r3, r3, #1
40009594:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40009598:	e0844005 	add	r4, r4, r5
4000959c:	e3530007 	cmp	r3, #7
400095a0:	e587c000 	str	ip, [r7]
400095a4:	e5875004 	str	r5, [r7, #4]
400095a8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400095ac:	e58d3098 	str	r3, [sp, #152]	; 0x98
400095b0:	d2877008 	addle	r7, r7, #8
400095b4:	ca00014c 	bgt	40009aec <_svfprintf_r+0x1d18>
400095b8:	e2688000 	rsb	r8, r8, #0
400095bc:	e3580000 	cmp	r8, #0
400095c0:	da0000d8 	ble	40009928 <_svfprintf_r+0x1b54>
400095c4:	e3580010 	cmp	r8, #16
400095c8:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40008de0 <_svfprintf_r+0x100c>
400095cc:	da0000c4 	ble	400098e4 <_svfprintf_r+0x1b10>
400095d0:	e1a02004 	mov	r2, r4
400095d4:	e3a0a010 	mov	sl, #16
400095d8:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400095dc:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400095e0:	ea000002 	b	400095f0 <_svfprintf_r+0x181c>
400095e4:	e2488010 	sub	r8, r8, #16
400095e8:	e3580010 	cmp	r8, #16
400095ec:	da0000bb 	ble	400098e0 <_svfprintf_r+0x1b0c>
400095f0:	e2833001 	add	r3, r3, #1
400095f4:	e3530007 	cmp	r3, #7
400095f8:	e2822010 	add	r2, r2, #16
400095fc:	e8870600 	stm	r7, {r9, sl}
40009600:	e58d3098 	str	r3, [sp, #152]	; 0x98
40009604:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40009608:	d2877008 	addle	r7, r7, #8
4000960c:	dafffff4 	ble	400095e4 <_svfprintf_r+0x1810>
40009610:	e1a0000b 	mov	r0, fp
40009614:	e1a01004 	mov	r1, r4
40009618:	e28d2094 	add	r2, sp, #148	; 0x94
4000961c:	eb000c50 	bl	4000c764 <__ssprint_r>
40009620:	e3500000 	cmp	r0, #0
40009624:	1afffaab 	bne	400080d8 <_svfprintf_r+0x304>
40009628:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
4000962c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40009630:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009634:	eaffffea 	b	400095e4 <_svfprintf_r+0x1810>
40009638:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000963c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009640:	e28d2094 	add	r2, sp, #148	; 0x94
40009644:	eb000c46 	bl	4000c764 <__ssprint_r>
40009648:	e3500000 	cmp	r0, #0
4000964c:	1afffaa1 	bne	400080d8 <_svfprintf_r+0x304>
40009650:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009654:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009658:	eafffd6c 	b	40008c10 <_svfprintf_r+0xe3c>
4000965c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009660:	e3740001 	cmn	r4, #1
40009664:	03a0c006 	moveq	ip, #6
40009668:	e3c85020 	bic	r5, r8, #32
4000966c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009670:	0a000005 	beq	4000968c <_svfprintf_r+0x18b8>
40009674:	e3550047 	cmp	r5, #71	; 0x47
40009678:	1a000003 	bne	4000968c <_svfprintf_r+0x18b8>
4000967c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009680:	e3540000 	cmp	r4, #0
40009684:	03a04001 	moveq	r4, #1
40009688:	e58d4028 	str	r4, [sp, #40]	; 0x28
4000968c:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
40009690:	e59d4020 	ldr	r4, [sp, #32]
40009694:	e3530000 	cmp	r3, #0
40009698:	e3844c01 	orr	r4, r4, #256	; 0x100
4000969c:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400096a0:	b3a0b02d 	movlt	fp, #45	; 0x2d
400096a4:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400096a8:	a3a0b000 	movge	fp, #0
400096ac:	e2553046 	subs	r3, r5, #70	; 0x46
400096b0:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400096b4:	e2734000 	rsbs	r4, r3, #0
400096b8:	e0b44003 	adcs	r4, r4, r3
400096bc:	e3540000 	cmp	r4, #0
400096c0:	0a000032 	beq	40009790 <_svfprintf_r+0x19bc>
400096c4:	e3a01003 	mov	r1, #3
400096c8:	e28d007c 	add	r0, sp, #124	; 0x7c
400096cc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400096d0:	e58d1000 	str	r1, [sp]
400096d4:	e58d0008 	str	r0, [sp, #8]
400096d8:	e28d1080 	add	r1, sp, #128	; 0x80
400096dc:	e28d008c 	add	r0, sp, #140	; 0x8c
400096e0:	e58d0010 	str	r0, [sp, #16]
400096e4:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400096e8:	e1a0300a 	mov	r3, sl
400096ec:	e58dc004 	str	ip, [sp, #4]
400096f0:	e58d100c 	str	r1, [sp, #12]
400096f4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400096f8:	eb0001f0 	bl	40009ec0 <_dtoa_r>
400096fc:	e3550047 	cmp	r5, #71	; 0x47
40009700:	e1a06000 	mov	r6, r0
40009704:	1a000002 	bne	40009714 <_svfprintf_r+0x1940>
40009708:	e59dc020 	ldr	ip, [sp, #32]
4000970c:	e31c0001 	tst	ip, #1
40009710:	0a0000b9 	beq	400099fc <_svfprintf_r+0x1c28>
40009714:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009718:	e3540000 	cmp	r4, #0
4000971c:	e086400c 	add	r4, r6, ip
40009720:	0a00002c 	beq	400097d8 <_svfprintf_r+0x1a04>
40009724:	e5d63000 	ldrb	r3, [r6]
40009728:	e3530030 	cmp	r3, #48	; 0x30
4000972c:	0a000138 	beq	40009c14 <_svfprintf_r+0x1e40>
40009730:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009734:	e0844003 	add	r4, r4, r3
40009738:	ea000026 	b	400097d8 <_svfprintf_r+0x1a04>
4000973c:	e59dc020 	ldr	ip, [sp, #32]
40009740:	e31c0040 	tst	ip, #64	; 0x40
40009744:	0a000054 	beq	4000989c <_svfprintf_r+0x1ac8>
40009748:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000974c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40009750:	e5943000 	ldr	r3, [r4]
40009754:	e2844004 	add	r4, r4, #4
40009758:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000975c:	e1c350b0 	strh	r5, [r3]
40009760:	eafff9bc 	b	40007e58 <_svfprintf_r+0x84>
40009764:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009768:	e3a01040 	mov	r1, #64	; 0x40
4000976c:	ebfff5a2 	bl	40006dfc <_malloc_r>
40009770:	e3500000 	cmp	r0, #0
40009774:	e5840000 	str	r0, [r4]
40009778:	e5840010 	str	r0, [r4, #16]
4000977c:	0a00014e 	beq	40009cbc <_svfprintf_r+0x1ee8>
40009780:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
40009784:	e3a03040 	mov	r3, #64	; 0x40
40009788:	e58c3014 	str	r3, [ip, #20]
4000978c:	eafff9a2 	b	40007e1c <_svfprintf_r+0x48>
40009790:	e3550045 	cmp	r5, #69	; 0x45
40009794:	1a0000e9 	bne	40009b40 <_svfprintf_r+0x1d6c>
40009798:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000979c:	e3a00002 	mov	r0, #2
400097a0:	e28c4001 	add	r4, ip, #1
400097a4:	e28d107c 	add	r1, sp, #124	; 0x7c
400097a8:	e88d0011 	stm	sp, {r0, r4}
400097ac:	e58d1008 	str	r1, [sp, #8]
400097b0:	e28d0080 	add	r0, sp, #128	; 0x80
400097b4:	e28d108c 	add	r1, sp, #140	; 0x8c
400097b8:	e58d000c 	str	r0, [sp, #12]
400097bc:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400097c0:	e1a0300a 	mov	r3, sl
400097c4:	e58d1010 	str	r1, [sp, #16]
400097c8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400097cc:	eb0001bb 	bl	40009ec0 <_dtoa_r>
400097d0:	e1a06000 	mov	r6, r0
400097d4:	e0804004 	add	r4, r0, r4
400097d8:	e3a03000 	mov	r3, #0
400097dc:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400097e0:	e1a0100a 	mov	r1, sl
400097e4:	e3a02000 	mov	r2, #0
400097e8:	eb001533 	bl	4000ecbc <__aeabi_dcmpeq>
400097ec:	e3500000 	cmp	r0, #0
400097f0:	11a03004 	movne	r3, r4
400097f4:	1a000009 	bne	40009820 <_svfprintf_r+0x1a4c>
400097f8:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
400097fc:	e1540003 	cmp	r4, r3
40009800:	9a000006 	bls	40009820 <_svfprintf_r+0x1a4c>
40009804:	e3a01030 	mov	r1, #48	; 0x30
40009808:	e2832001 	add	r2, r3, #1
4000980c:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40009810:	e5c31000 	strb	r1, [r3]
40009814:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009818:	e1540003 	cmp	r4, r3
4000981c:	8afffff9 	bhi	40009808 <_svfprintf_r+0x1a34>
40009820:	e0663003 	rsb	r3, r6, r3
40009824:	e3550047 	cmp	r5, #71	; 0x47
40009828:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000982c:	0a000075 	beq	40009a08 <_svfprintf_r+0x1c34>
40009830:	e3580065 	cmp	r8, #101	; 0x65
40009834:	da000127 	ble	40009cd8 <_svfprintf_r+0x1f04>
40009838:	e3580066 	cmp	r8, #102	; 0x66
4000983c:	0a0000c1 	beq	40009b48 <_svfprintf_r+0x1d74>
40009840:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40009844:	e58d5050 	str	r5, [sp, #80]	; 0x50
40009848:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
4000984c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009850:	e1540005 	cmp	r4, r5
40009854:	ba0000af 	blt	40009b18 <_svfprintf_r+0x1d44>
40009858:	e59dc020 	ldr	ip, [sp, #32]
4000985c:	e31c0001 	tst	ip, #1
40009860:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40009864:	058d4034 	streq	r4, [sp, #52]	; 0x34
40009868:	12833001 	addne	r3, r3, #1
4000986c:	158d3034 	strne	r3, [sp, #52]	; 0x34
40009870:	01c43fc4 	biceq	r3, r4, r4, asr #31
40009874:	11c33fc3 	bicne	r3, r3, r3, asr #31
40009878:	e3a08067 	mov	r8, #103	; 0x67
4000987c:	e35b0000 	cmp	fp, #0
40009880:	1a000068 	bne	40009a28 <_svfprintf_r+0x1c54>
40009884:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40009888:	e58d302c 	str	r3, [sp, #44]	; 0x2c
4000988c:	e58dc020 	str	ip, [sp, #32]
40009890:	e58db028 	str	fp, [sp, #40]	; 0x28
40009894:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009898:	eafffa4e 	b	400081d8 <_svfprintf_r+0x404>
4000989c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400098a0:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400098a4:	e59c3000 	ldr	r3, [ip]
400098a8:	e28cc004 	add	ip, ip, #4
400098ac:	e58dc048 	str	ip, [sp, #72]	; 0x48
400098b0:	e5834000 	str	r4, [r3]
400098b4:	eafff967 	b	40007e58 <_svfprintf_r+0x84>
400098b8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400098bc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400098c0:	e28d2094 	add	r2, sp, #148	; 0x94
400098c4:	eb000ba6 	bl	4000c764 <__ssprint_r>
400098c8:	e3500000 	cmp	r0, #0
400098cc:	1afffa01 	bne	400080d8 <_svfprintf_r+0x304>
400098d0:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400098d4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400098d8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400098dc:	eaffff21 	b	40009568 <_svfprintf_r+0x1794>
400098e0:	e1a04002 	mov	r4, r2
400098e4:	e2833001 	add	r3, r3, #1
400098e8:	e3530007 	cmp	r3, #7
400098ec:	e0844008 	add	r4, r4, r8
400098f0:	e8870120 	stm	r7, {r5, r8}
400098f4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400098f8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400098fc:	d2877008 	addle	r7, r7, #8
40009900:	da000008 	ble	40009928 <_svfprintf_r+0x1b54>
40009904:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009908:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000990c:	e28d2094 	add	r2, sp, #148	; 0x94
40009910:	eb000b93 	bl	4000c764 <__ssprint_r>
40009914:	e3500000 	cmp	r0, #0
40009918:	1afff9ee 	bne	400080d8 <_svfprintf_r+0x304>
4000991c:	e28d3098 	add	r3, sp, #152	; 0x98
40009920:	e8930018 	ldm	r3, {r3, r4}
40009924:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009928:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000992c:	e2833001 	add	r3, r3, #1
40009930:	e0854004 	add	r4, r5, r4
40009934:	e3530007 	cmp	r3, #7
40009938:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000993c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40009940:	e5876000 	str	r6, [r7]
40009944:	e5875004 	str	r5, [r7, #4]
40009948:	dafffc43 	ble	40008a5c <_svfprintf_r+0xc88>
4000994c:	eafffd5b 	b	40008ec0 <_svfprintf_r+0x10ec>
40009950:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009954:	ebfff742 	bl	40007664 <strlen>
40009958:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000995c:	e1c05fc0 	bic	r5, r0, r0, asr #31
40009960:	e58d0034 	str	r0, [sp, #52]	; 0x34
40009964:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009968:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000996c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009970:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009974:	eafffa17 	b	400081d8 <_svfprintf_r+0x404>
40009978:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000997c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009980:	e28d2094 	add	r2, sp, #148	; 0x94
40009984:	eb000b76 	bl	4000c764 <__ssprint_r>
40009988:	e3500000 	cmp	r0, #0
4000998c:	1afff9d1 	bne	400080d8 <_svfprintf_r+0x304>
40009990:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40009994:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009998:	eafffd81 	b	40008fa4 <_svfprintf_r+0x11d0>
4000999c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400099a0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400099a4:	e28d2094 	add	r2, sp, #148	; 0x94
400099a8:	eb000b6d 	bl	4000c764 <__ssprint_r>
400099ac:	e3500000 	cmp	r0, #0
400099b0:	1afff9c8 	bne	400080d8 <_svfprintf_r+0x304>
400099b4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400099b8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400099bc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400099c0:	e063300c 	rsb	r3, r3, ip
400099c4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400099c8:	eafffe25 	b	40009264 <_svfprintf_r+0x1490>
400099cc:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400099d0:	e3550006 	cmp	r5, #6
400099d4:	23a05006 	movcs	r5, #6
400099d8:	e1c5cfc5 	bic	ip, r5, r5, asr #31
400099dc:	e1a0a006 	mov	sl, r6
400099e0:	e58d6028 	str	r6, [sp, #40]	; 0x28
400099e4:	e58d6050 	str	r6, [sp, #80]	; 0x50
400099e8:	e58d5034 	str	r5, [sp, #52]	; 0x34
400099ec:	e58d4048 	str	r4, [sp, #72]	; 0x48
400099f0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400099f4:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40008de4 <_svfprintf_r+0x1010>
400099f8:	eafff9f6 	b	400081d8 <_svfprintf_r+0x404>
400099fc:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40009a00:	e0603003 	rsb	r3, r0, r3
40009a04:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009a08:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009a0c:	e3730003 	cmn	r3, #3
40009a10:	ba000016 	blt	40009a70 <_svfprintf_r+0x1c9c>
40009a14:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009a18:	e1540003 	cmp	r4, r3
40009a1c:	ba000013 	blt	40009a70 <_svfprintf_r+0x1c9c>
40009a20:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009a24:	eaffff87 	b	40009848 <_svfprintf_r+0x1a74>
40009a28:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40009a2c:	e3a0a02d 	mov	sl, #45	; 0x2d
40009a30:	e3a05000 	mov	r5, #0
40009a34:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40009a38:	e58d4020 	str	r4, [sp, #32]
40009a3c:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40009a40:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009a44:	eafff9e5 	b	400081e0 <_svfprintf_r+0x40c>
40009a48:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009a4c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009a50:	e1c55fc5 	bic	r5, r5, r5, asr #31
40009a54:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40009a58:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009a5c:	e58d0028 	str	r0, [sp, #40]	; 0x28
40009a60:	e58d4048 	str	r4, [sp, #72]	; 0x48
40009a64:	e58d0050 	str	r0, [sp, #80]	; 0x50
40009a68:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40009a6c:	eafff9d9 	b	400081d8 <_svfprintf_r+0x404>
40009a70:	e2488002 	sub	r8, r8, #2
40009a74:	e2431001 	sub	r1, r3, #1
40009a78:	e3510000 	cmp	r1, #0
40009a7c:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40009a80:	b2611000 	rsblt	r1, r1, #0
40009a84:	b3a0302d 	movlt	r3, #45	; 0x2d
40009a88:	a3a0302b 	movge	r3, #43	; 0x2b
40009a8c:	e3510009 	cmp	r1, #9
40009a90:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40009a94:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40009a98:	ca000037 	bgt	40009b7c <_svfprintf_r+0x1da8>
40009a9c:	e2811030 	add	r1, r1, #48	; 0x30
40009aa0:	e3a03030 	mov	r3, #48	; 0x30
40009aa4:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40009aa8:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40009aac:	e28d3088 	add	r3, sp, #136	; 0x88
40009ab0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40009ab4:	e28d2084 	add	r2, sp, #132	; 0x84
40009ab8:	e0622003 	rsb	r2, r2, r3
40009abc:	e0845002 	add	r5, r4, r2
40009ac0:	e3540001 	cmp	r4, #1
40009ac4:	e58d2064 	str	r2, [sp, #100]	; 0x64
40009ac8:	e58d5034 	str	r5, [sp, #52]	; 0x34
40009acc:	da00005b 	ble	40009c40 <_svfprintf_r+0x1e6c>
40009ad0:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40009ad4:	e3a04000 	mov	r4, #0
40009ad8:	e2833001 	add	r3, r3, #1
40009adc:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009ae0:	e58d4050 	str	r4, [sp, #80]	; 0x50
40009ae4:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009ae8:	eaffff63 	b	4000987c <_svfprintf_r+0x1aa8>
40009aec:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40009af0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009af4:	e28d2094 	add	r2, sp, #148	; 0x94
40009af8:	eb000b19 	bl	4000c764 <__ssprint_r>
40009afc:	e3500000 	cmp	r0, #0
40009b00:	1afff974 	bne	400080d8 <_svfprintf_r+0x304>
40009b04:	e28d3098 	add	r3, sp, #152	; 0x98
40009b08:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40009b0c:	e8930018 	ldm	r3, {r3, r4}
40009b10:	e28d70c8 	add	r7, sp, #200	; 0xc8
40009b14:	eafffea7 	b	400095b8 <_svfprintf_r+0x17e4>
40009b18:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009b1c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40009b20:	e3540000 	cmp	r4, #0
40009b24:	d2643002 	rsble	r3, r4, #2
40009b28:	c3a03001 	movgt	r3, #1
40009b2c:	e0833005 	add	r3, r3, r5
40009b30:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009b34:	e3a08067 	mov	r8, #103	; 0x67
40009b38:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009b3c:	eaffff4e 	b	4000987c <_svfprintf_r+0x1aa8>
40009b40:	e3a01002 	mov	r1, #2
40009b44:	eafffedf 	b	400096c8 <_svfprintf_r+0x18f4>
40009b48:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40009b4c:	e35c0000 	cmp	ip, #0
40009b50:	e58dc050 	str	ip, [sp, #80]	; 0x50
40009b54:	da00003f 	ble	40009c58 <_svfprintf_r+0x1e84>
40009b58:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40009b5c:	e3540000 	cmp	r4, #0
40009b60:	1a000024 	bne	40009bf8 <_svfprintf_r+0x1e24>
40009b64:	e59d5020 	ldr	r5, [sp, #32]
40009b68:	e3150001 	tst	r5, #1
40009b6c:	1a000021 	bne	40009bf8 <_svfprintf_r+0x1e24>
40009b70:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40009b74:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009b78:	eaffff3f 	b	4000987c <_svfprintf_r+0x1aa8>
40009b7c:	e28d2092 	add	r2, sp, #146	; 0x92
40009b80:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40008de8 <_svfprintf_r+0x1014>
40009b84:	e0c05091 	smull	r5, r0, r1, r0
40009b88:	e1a03fc1 	asr	r3, r1, #31
40009b8c:	e0633140 	rsb	r3, r3, r0, asr #2
40009b90:	e0830103 	add	r0, r3, r3, lsl #2
40009b94:	e0410080 	sub	r0, r1, r0, lsl #1
40009b98:	e1a01003 	mov	r1, r3
40009b9c:	e3510009 	cmp	r1, #9
40009ba0:	e1a03002 	mov	r3, r2
40009ba4:	e2802030 	add	r2, r0, #48	; 0x30
40009ba8:	e5c32000 	strb	r2, [r3]
40009bac:	e2432001 	sub	r2, r3, #1
40009bb0:	cafffff2 	bgt	40009b80 <_svfprintf_r+0x1dac>
40009bb4:	e2811030 	add	r1, r1, #48	; 0x30
40009bb8:	e28dc093 	add	ip, sp, #147	; 0x93
40009bbc:	e20110ff 	and	r1, r1, #255	; 0xff
40009bc0:	e15c0002 	cmp	ip, r2
40009bc4:	e5431001 	strb	r1, [r3, #-1]
40009bc8:	9a000040 	bls	40009cd0 <_svfprintf_r+0x1efc>
40009bcc:	e28d0085 	add	r0, sp, #133	; 0x85
40009bd0:	e1a02003 	mov	r2, r3
40009bd4:	ea000000 	b	40009bdc <_svfprintf_r+0x1e08>
40009bd8:	e4d21001 	ldrb	r1, [r2], #1
40009bdc:	e152000c 	cmp	r2, ip
40009be0:	e5e01001 	strb	r1, [r0, #1]!
40009be4:	1afffffb 	bne	40009bd8 <_svfprintf_r+0x1e04>
40009be8:	e28dcf42 	add	ip, sp, #264	; 0x108
40009bec:	e063308c 	rsb	r3, r3, ip, lsl #1
40009bf0:	e24330f6 	sub	r3, r3, #246	; 0xf6
40009bf4:	eaffffad 	b	40009ab0 <_svfprintf_r+0x1cdc>
40009bf8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009bfc:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40009c00:	e28c3001 	add	r3, ip, #1
40009c04:	e0843003 	add	r3, r4, r3
40009c08:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009c0c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009c10:	eaffff19 	b	4000987c <_svfprintf_r+0x1aa8>
40009c14:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40009c18:	e1a0100a 	mov	r1, sl
40009c1c:	e3a02000 	mov	r2, #0
40009c20:	e3a03000 	mov	r3, #0
40009c24:	eb001424 	bl	4000ecbc <__aeabi_dcmpeq>
40009c28:	e3500000 	cmp	r0, #0
40009c2c:	1afffebf 	bne	40009730 <_svfprintf_r+0x195c>
40009c30:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009c34:	e26c3001 	rsb	r3, ip, #1
40009c38:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40009c3c:	eafffebc 	b	40009734 <_svfprintf_r+0x1960>
40009c40:	e59dc020 	ldr	ip, [sp, #32]
40009c44:	e21c3001 	ands	r3, ip, #1
40009c48:	1affffa0 	bne	40009ad0 <_svfprintf_r+0x1cfc>
40009c4c:	e58d3050 	str	r3, [sp, #80]	; 0x50
40009c50:	e1c53fc5 	bic	r3, r5, r5, asr #31
40009c54:	eaffff08 	b	4000987c <_svfprintf_r+0x1aa8>
40009c58:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40009c5c:	e3550000 	cmp	r5, #0
40009c60:	1a000004 	bne	40009c78 <_svfprintf_r+0x1ea4>
40009c64:	e59dc020 	ldr	ip, [sp, #32]
40009c68:	e31c0001 	tst	ip, #1
40009c6c:	03a03001 	moveq	r3, #1
40009c70:	058d3034 	streq	r3, [sp, #52]	; 0x34
40009c74:	0affff00 	beq	4000987c <_svfprintf_r+0x1aa8>
40009c78:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40009c7c:	e2833002 	add	r3, r3, #2
40009c80:	e58d3034 	str	r3, [sp, #52]	; 0x34
40009c84:	e1c33fc3 	bic	r3, r3, r3, asr #31
40009c88:	eafffefb 	b	4000987c <_svfprintf_r+0x1aa8>
40009c8c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40009c90:	e5955000 	ldr	r5, [r5]
40009c94:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40009c98:	e3550000 	cmp	r5, #0
40009c9c:	e28c1004 	add	r1, ip, #4
40009ca0:	b3e04000 	mvnlt	r4, #0
40009ca4:	e58d5028 	str	r5, [sp, #40]	; 0x28
40009ca8:	e5d38001 	ldrb	r8, [r3, #1]
40009cac:	e58d1048 	str	r1, [sp, #72]	; 0x48
40009cb0:	e1a03000 	mov	r3, r0
40009cb4:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40009cb8:	eafff891 	b	40007f04 <_svfprintf_r+0x130>
40009cbc:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40009cc0:	e3a0300c 	mov	r3, #12
40009cc4:	e5853000 	str	r3, [r5]
40009cc8:	e3e00000 	mvn	r0, #0
40009ccc:	eafff906 	b	400080ec <_svfprintf_r+0x318>
40009cd0:	e28d3086 	add	r3, sp, #134	; 0x86
40009cd4:	eaffff75 	b	40009ab0 <_svfprintf_r+0x1cdc>
40009cd8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40009cdc:	eaffff64 	b	40009a74 <_svfprintf_r+0x1ca0>

40009ce0 <quorem>:
40009ce0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009ce4:	e5903010 	ldr	r3, [r0, #16]
40009ce8:	e5915010 	ldr	r5, [r1, #16]
40009cec:	e1550003 	cmp	r5, r3
40009cf0:	e1a09000 	mov	r9, r0
40009cf4:	e24dd00c 	sub	sp, sp, #12
40009cf8:	e1a0a001 	mov	sl, r1
40009cfc:	c3a00000 	movgt	r0, #0
40009d00:	ca00006b 	bgt	40009eb4 <quorem+0x1d4>
40009d04:	e2455001 	sub	r5, r5, #1
40009d08:	e2814014 	add	r4, r1, #20
40009d0c:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40009d10:	e2898014 	add	r8, r9, #20
40009d14:	e2811001 	add	r1, r1, #1
40009d18:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40009d1c:	eb00113f 	bl	4000e220 <__aeabi_uidiv>
40009d20:	e1a02105 	lsl	r2, r5, #2
40009d24:	e0883002 	add	r3, r8, r2
40009d28:	e2507000 	subs	r7, r0, #0
40009d2c:	e58d2000 	str	r2, [sp]
40009d30:	e0846002 	add	r6, r4, r2
40009d34:	e58d3004 	str	r3, [sp, #4]
40009d38:	0a000030 	beq	40009e00 <quorem+0x120>
40009d3c:	e3a0c000 	mov	ip, #0
40009d40:	e1a0000c 	mov	r0, ip
40009d44:	e1a02004 	mov	r2, r4
40009d48:	e1a03008 	mov	r3, r8
40009d4c:	e492e004 	ldr	lr, [r2], #4
40009d50:	e1a0b80e 	lsl	fp, lr, #16
40009d54:	e1a0182e 	lsr	r1, lr, #16
40009d58:	e1a0b82b 	lsr	fp, fp, #16
40009d5c:	e02bcb97 	mla	fp, r7, fp, ip
40009d60:	e0010197 	mul	r1, r7, r1
40009d64:	e593e000 	ldr	lr, [r3]
40009d68:	e081182b 	add	r1, r1, fp, lsr #16
40009d6c:	e1a0b80b 	lsl	fp, fp, #16
40009d70:	e040082b 	sub	r0, r0, fp, lsr #16
40009d74:	e1a0c80e 	lsl	ip, lr, #16
40009d78:	e1a0b801 	lsl	fp, r1, #16
40009d7c:	e080c82c 	add	ip, r0, ip, lsr #16
40009d80:	e1a0082b 	lsr	r0, fp, #16
40009d84:	e060082e 	rsb	r0, r0, lr, lsr #16
40009d88:	e1a0b80c 	lsl	fp, ip, #16
40009d8c:	e080084c 	add	r0, r0, ip, asr #16
40009d90:	e1a0c82b 	lsr	ip, fp, #16
40009d94:	e18cc800 	orr	ip, ip, r0, lsl #16
40009d98:	e1560002 	cmp	r6, r2
40009d9c:	e483c004 	str	ip, [r3], #4
40009da0:	e1a00840 	asr	r0, r0, #16
40009da4:	e1a0c821 	lsr	ip, r1, #16
40009da8:	2affffe7 	bcs	40009d4c <quorem+0x6c>
40009dac:	e59d2000 	ldr	r2, [sp]
40009db0:	e7983002 	ldr	r3, [r8, r2]
40009db4:	e3530000 	cmp	r3, #0
40009db8:	1a000010 	bne	40009e00 <quorem+0x120>
40009dbc:	e59d2004 	ldr	r2, [sp, #4]
40009dc0:	e2423004 	sub	r3, r2, #4
40009dc4:	e1580003 	cmp	r8, r3
40009dc8:	2a00000b 	bcs	40009dfc <quorem+0x11c>
40009dcc:	e5123004 	ldr	r3, [r2, #-4]
40009dd0:	e3530000 	cmp	r3, #0
40009dd4:	1a000008 	bne	40009dfc <quorem+0x11c>
40009dd8:	e2423008 	sub	r3, r2, #8
40009ddc:	ea000003 	b	40009df0 <quorem+0x110>
40009de0:	e5932000 	ldr	r2, [r3]
40009de4:	e3520000 	cmp	r2, #0
40009de8:	e2433004 	sub	r3, r3, #4
40009dec:	1a000002 	bne	40009dfc <quorem+0x11c>
40009df0:	e1580003 	cmp	r8, r3
40009df4:	e2455001 	sub	r5, r5, #1
40009df8:	3afffff8 	bcc	40009de0 <quorem+0x100>
40009dfc:	e5895010 	str	r5, [r9, #16]
40009e00:	e1a0100a 	mov	r1, sl
40009e04:	e1a00009 	mov	r0, r9
40009e08:	eb000841 	bl	4000bf14 <__mcmp>
40009e0c:	e3500000 	cmp	r0, #0
40009e10:	ba000026 	blt	40009eb0 <quorem+0x1d0>
40009e14:	e2877001 	add	r7, r7, #1
40009e18:	e1a03008 	mov	r3, r8
40009e1c:	e3a02000 	mov	r2, #0
40009e20:	e494c004 	ldr	ip, [r4], #4
40009e24:	e5930000 	ldr	r0, [r3]
40009e28:	e1a0180c 	lsl	r1, ip, #16
40009e2c:	e0422821 	sub	r2, r2, r1, lsr #16
40009e30:	e1a01800 	lsl	r1, r0, #16
40009e34:	e0821821 	add	r1, r2, r1, lsr #16
40009e38:	e1a0c82c 	lsr	ip, ip, #16
40009e3c:	e06c2820 	rsb	r2, ip, r0, lsr #16
40009e40:	e1a0a801 	lsl	sl, r1, #16
40009e44:	e0822841 	add	r2, r2, r1, asr #16
40009e48:	e1a0182a 	lsr	r1, sl, #16
40009e4c:	e1811802 	orr	r1, r1, r2, lsl #16
40009e50:	e1560004 	cmp	r6, r4
40009e54:	e4831004 	str	r1, [r3], #4
40009e58:	e1a02842 	asr	r2, r2, #16
40009e5c:	2affffef 	bcs	40009e20 <quorem+0x140>
40009e60:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40009e64:	e3530000 	cmp	r3, #0
40009e68:	e0883105 	add	r3, r8, r5, lsl #2
40009e6c:	1a00000f 	bne	40009eb0 <quorem+0x1d0>
40009e70:	e2432004 	sub	r2, r3, #4
40009e74:	e1580002 	cmp	r8, r2
40009e78:	2a00000b 	bcs	40009eac <quorem+0x1cc>
40009e7c:	e5132004 	ldr	r2, [r3, #-4]
40009e80:	e3520000 	cmp	r2, #0
40009e84:	1a000008 	bne	40009eac <quorem+0x1cc>
40009e88:	e2433008 	sub	r3, r3, #8
40009e8c:	ea000003 	b	40009ea0 <quorem+0x1c0>
40009e90:	e5932000 	ldr	r2, [r3]
40009e94:	e3520000 	cmp	r2, #0
40009e98:	e2433004 	sub	r3, r3, #4
40009e9c:	1a000002 	bne	40009eac <quorem+0x1cc>
40009ea0:	e1580003 	cmp	r8, r3
40009ea4:	e2455001 	sub	r5, r5, #1
40009ea8:	3afffff8 	bcc	40009e90 <quorem+0x1b0>
40009eac:	e5895010 	str	r5, [r9, #16]
40009eb0:	e1a00007 	mov	r0, r7
40009eb4:	e28dd00c 	add	sp, sp, #12
40009eb8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009ebc:	e12fff1e 	bx	lr

40009ec0 <_dtoa_r>:
40009ec0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009ec4:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40009ec8:	e24dd074 	sub	sp, sp, #116	; 0x74
40009ecc:	e3510000 	cmp	r1, #0
40009ed0:	e1a04000 	mov	r4, r0
40009ed4:	e1a0a002 	mov	sl, r2
40009ed8:	e1a0b003 	mov	fp, r3
40009edc:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40009ee0:	0a000007 	beq	40009f04 <_dtoa_r+0x44>
40009ee4:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40009ee8:	e3a02001 	mov	r2, #1
40009eec:	e1a02312 	lsl	r2, r2, r3
40009ef0:	e5813004 	str	r3, [r1, #4]
40009ef4:	e5812008 	str	r2, [r1, #8]
40009ef8:	eb00064a 	bl	4000b828 <_Bfree>
40009efc:	e3a03000 	mov	r3, #0
40009f00:	e5843040 	str	r3, [r4, #64]	; 0x40
40009f04:	e35b0000 	cmp	fp, #0
40009f08:	b3a03001 	movlt	r3, #1
40009f0c:	a3a03000 	movge	r3, #0
40009f10:	b5853000 	strlt	r3, [r5]
40009f14:	a5853000 	strge	r3, [r5]
40009f18:	e59f3508 	ldr	r3, [pc, #1288]	; 4000a428 <_dtoa_r+0x568>
40009f1c:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40009f20:	a1a0900b 	movge	r9, fp
40009f24:	e1a02003 	mov	r2, r3
40009f28:	e0093003 	and	r3, r9, r3
40009f2c:	b1a0b009 	movlt	fp, r9
40009f30:	e1530002 	cmp	r3, r2
40009f34:	0a000013 	beq	40009f88 <_dtoa_r+0xc8>
40009f38:	e1a0000a 	mov	r0, sl
40009f3c:	e1a0100b 	mov	r1, fp
40009f40:	e3a02000 	mov	r2, #0
40009f44:	e3a03000 	mov	r3, #0
40009f48:	eb00135b 	bl	4000ecbc <__aeabi_dcmpeq>
40009f4c:	e2508000 	subs	r8, r0, #0
40009f50:	0a00001e 	beq	40009fd0 <_dtoa_r+0x110>
40009f54:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009f58:	e35c0000 	cmp	ip, #0
40009f5c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009f60:	e3a03001 	mov	r3, #1
40009f64:	e58c3000 	str	r3, [ip]
40009f68:	0a00009c 	beq	4000a1e0 <_dtoa_r+0x320>
40009f6c:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000a42c <_dtoa_r+0x56c>
40009f70:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009f74:	e58c0000 	str	r0, [ip]
40009f78:	e2400001 	sub	r0, r0, #1
40009f7c:	e28dd074 	add	sp, sp, #116	; 0x74
40009f80:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f84:	e12fff1e 	bx	lr
40009f88:	e59f34a0 	ldr	r3, [pc, #1184]	; 4000a430 <_dtoa_r+0x570>
40009f8c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009f90:	e35a0000 	cmp	sl, #0
40009f94:	e58c3000 	str	r3, [ip]
40009f98:	0a00007e 	beq	4000a198 <_dtoa_r+0x2d8>
40009f9c:	e59f0490 	ldr	r0, [pc, #1168]	; 4000a434 <_dtoa_r+0x574>
40009fa0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009fa4:	e35c0000 	cmp	ip, #0
40009fa8:	0afffff3 	beq	40009f7c <_dtoa_r+0xbc>
40009fac:	e5d03003 	ldrb	r3, [r0, #3]
40009fb0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40009fb4:	e3530000 	cmp	r3, #0
40009fb8:	12803008 	addne	r3, r0, #8
40009fbc:	02803003 	addeq	r3, r0, #3
40009fc0:	e58c3000 	str	r3, [ip]
40009fc4:	e28dd074 	add	sp, sp, #116	; 0x74
40009fc8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009fcc:	e12fff1e 	bx	lr
40009fd0:	e28d206c 	add	r2, sp, #108	; 0x6c
40009fd4:	e28d3068 	add	r3, sp, #104	; 0x68
40009fd8:	e88d000c 	stm	sp, {r2, r3}
40009fdc:	e1a00004 	mov	r0, r4
40009fe0:	e1a0200a 	mov	r2, sl
40009fe4:	e1a0300b 	mov	r3, fp
40009fe8:	eb000880 	bl	4000c1f0 <__d2b>
40009fec:	e1b05a29 	lsrs	r5, r9, #20
40009ff0:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009ff4:	1a00006f 	bne	4000a1b8 <_dtoa_r+0x2f8>
40009ff8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
40009ffc:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
4000a000:	e3e03e41 	mvn	r3, #1040	; 0x410
4000a004:	e0885005 	add	r5, r8, r5
4000a008:	e1550003 	cmp	r5, r3
4000a00c:	a2850e41 	addge	r0, r5, #1040	; 0x410
4000a010:	a2800002 	addge	r0, r0, #2
4000a014:	a1a0003a 	lsrge	r0, sl, r0
4000a018:	b59f0418 	ldrlt	r0, [pc, #1048]	; 4000a438 <_dtoa_r+0x578>
4000a01c:	a283301f 	addge	r3, r3, #31
4000a020:	a0653003 	rsbge	r3, r5, r3
4000a024:	b0650000 	rsblt	r0, r5, r0
4000a028:	a1800319 	orrge	r0, r0, r9, lsl r3
4000a02c:	b1a0001a 	lsllt	r0, sl, r0
4000a030:	eb001187 	bl	4000e654 <__aeabi_ui2d>
4000a034:	e3a0c001 	mov	ip, #1
4000a038:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000a03c:	e2455001 	sub	r5, r5, #1
4000a040:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
4000a044:	e3a02000 	mov	r2, #0
4000a048:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000a43c <_dtoa_r+0x57c>
4000a04c:	eb0010bb 	bl	4000e340 <__aeabi_dsub>
4000a050:	e28f3fee 	add	r3, pc, #952	; 0x3b8
4000a054:	e893000c 	ldm	r3, {r2, r3}
4000a058:	eb0011bd 	bl	4000e754 <__aeabi_dmul>
4000a05c:	e28f3fed 	add	r3, pc, #948	; 0x3b4
4000a060:	e893000c 	ldm	r3, {r2, r3}
4000a064:	eb0010b6 	bl	4000e344 <__adddf3>
4000a068:	e1a06000 	mov	r6, r0
4000a06c:	e1a00005 	mov	r0, r5
4000a070:	e1a07001 	mov	r7, r1
4000a074:	eb00117f 	bl	4000e678 <__aeabi_i2d>
4000a078:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000a07c:	e893000c 	ldm	r3, {r2, r3}
4000a080:	eb0011b3 	bl	4000e754 <__aeabi_dmul>
4000a084:	e1a02000 	mov	r2, r0
4000a088:	e1a03001 	mov	r3, r1
4000a08c:	e1a00006 	mov	r0, r6
4000a090:	e1a01007 	mov	r1, r7
4000a094:	eb0010aa 	bl	4000e344 <__adddf3>
4000a098:	e1a06000 	mov	r6, r0
4000a09c:	e1a07001 	mov	r7, r1
4000a0a0:	eb001323 	bl	4000ed34 <__aeabi_d2iz>
4000a0a4:	e1a01007 	mov	r1, r7
4000a0a8:	e58d0018 	str	r0, [sp, #24]
4000a0ac:	e3a02000 	mov	r2, #0
4000a0b0:	e1a00006 	mov	r0, r6
4000a0b4:	e3a03000 	mov	r3, #0
4000a0b8:	eb001305 	bl	4000ecd4 <__aeabi_dcmplt>
4000a0bc:	e3500000 	cmp	r0, #0
4000a0c0:	1a00019a 	bne	4000a730 <_dtoa_r+0x870>
4000a0c4:	e59dc018 	ldr	ip, [sp, #24]
4000a0c8:	e35c0016 	cmp	ip, #22
4000a0cc:	83a0c001 	movhi	ip, #1
4000a0d0:	858dc044 	strhi	ip, [sp, #68]	; 0x44
4000a0d4:	8a00000c 	bhi	4000a10c <_dtoa_r+0x24c>
4000a0d8:	e59f3370 	ldr	r3, [pc, #880]	; 4000a450 <_dtoa_r+0x590>
4000a0dc:	e083318c 	add	r3, r3, ip, lsl #3
4000a0e0:	e8930003 	ldm	r3, {r0, r1}
4000a0e4:	e1a0200a 	mov	r2, sl
4000a0e8:	e1a0300b 	mov	r3, fp
4000a0ec:	eb00130a 	bl	4000ed1c <__aeabi_dcmpgt>
4000a0f0:	e3500000 	cmp	r0, #0
4000a0f4:	159dc018 	ldrne	ip, [sp, #24]
4000a0f8:	124cc001 	subne	ip, ip, #1
4000a0fc:	158dc018 	strne	ip, [sp, #24]
4000a100:	13a0c000 	movne	ip, #0
4000a104:	158dc044 	strne	ip, [sp, #68]	; 0x44
4000a108:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000a10c:	e0655008 	rsb	r5, r5, r8
4000a110:	e2555001 	subs	r5, r5, #1
4000a114:	4265c000 	rsbmi	ip, r5, #0
4000a118:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
4000a11c:	53a0c000 	movpl	ip, #0
4000a120:	43a0c000 	movmi	ip, #0
4000a124:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
4000a128:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000a12c:	458dc024 	strmi	ip, [sp, #36]	; 0x24
4000a130:	e59dc018 	ldr	ip, [sp, #24]
4000a134:	e35c0000 	cmp	ip, #0
4000a138:	ba000186 	blt	4000a758 <_dtoa_r+0x898>
4000a13c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
4000a140:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000a144:	e081100c 	add	r1, r1, ip
4000a148:	e3a0c000 	mov	ip, #0
4000a14c:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000a150:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000a154:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a158:	e35c0009 	cmp	ip, #9
4000a15c:	8a000021 	bhi	4000a1e8 <_dtoa_r+0x328>
4000a160:	e35c0005 	cmp	ip, #5
4000a164:	c24cc004 	subgt	ip, ip, #4
4000a168:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000a16c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a170:	e24c3002 	sub	r3, ip, #2
4000a174:	c3a05000 	movgt	r5, #0
4000a178:	d3a05001 	movle	r5, #1
4000a17c:	e3530003 	cmp	r3, #3
4000a180:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
4000a184:	ea000019 	b	4000a1f0 <_dtoa_r+0x330>
4000a188:	4000a800 	andmi	sl, r0, r0, lsl #16
4000a18c:	4000ab58 	andmi	sl, r0, r8, asr fp
4000a190:	4000ab94 	mulmi	r0, r4, fp
4000a194:	4000b1ec 	andmi	fp, r0, ip, ror #3
4000a198:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000a19c:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
4000a1a0:	e59f2298 	ldr	r2, [pc, #664]	; 4000a440 <_dtoa_r+0x580>
4000a1a4:	e59f3288 	ldr	r3, [pc, #648]	; 4000a434 <_dtoa_r+0x574>
4000a1a8:	e3500000 	cmp	r0, #0
4000a1ac:	01a00002 	moveq	r0, r2
4000a1b0:	11a00003 	movne	r0, r3
4000a1b4:	eaffff79 	b	40009fa0 <_dtoa_r+0xe0>
4000a1b8:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000a1bc:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000a1c0:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
4000a1c4:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
4000a1c8:	e58d805c 	str	r8, [sp, #92]	; 0x5c
4000a1cc:	e1a0000a 	mov	r0, sl
4000a1d0:	e2455003 	sub	r5, r5, #3
4000a1d4:	e3831603 	orr	r1, r3, #3145728	; 0x300000
4000a1d8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000a1dc:	eaffff98 	b	4000a044 <_dtoa_r+0x184>
4000a1e0:	e59f025c 	ldr	r0, [pc, #604]	; 4000a444 <_dtoa_r+0x584>
4000a1e4:	eaffff64 	b	40009f7c <_dtoa_r+0xbc>
4000a1e8:	e3a0c000 	mov	ip, #0
4000a1ec:	e58dc098 	str	ip, [sp, #152]	; 0x98
4000a1f0:	e3a05000 	mov	r5, #0
4000a1f4:	e5845044 	str	r5, [r4, #68]	; 0x44
4000a1f8:	e1a01005 	mov	r1, r5
4000a1fc:	e1a00004 	mov	r0, r4
4000a200:	eb000565 	bl	4000b79c <_Balloc>
4000a204:	e3e0c000 	mvn	ip, #0
4000a208:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000a20c:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000a210:	e3a0c001 	mov	ip, #1
4000a214:	e58d0020 	str	r0, [sp, #32]
4000a218:	e58d509c 	str	r5, [sp, #156]	; 0x9c
4000a21c:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a220:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a224:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
4000a228:	e3530000 	cmp	r3, #0
4000a22c:	ba00009b 	blt	4000a4a0 <_dtoa_r+0x5e0>
4000a230:	e59dc018 	ldr	ip, [sp, #24]
4000a234:	e35c000e 	cmp	ip, #14
4000a238:	ca000098 	bgt	4000a4a0 <_dtoa_r+0x5e0>
4000a23c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a240:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a244:	e1a02fa1 	lsr	r2, r1, #31
4000a248:	e35c0000 	cmp	ip, #0
4000a24c:	c3a02000 	movgt	r2, #0
4000a250:	d2022001 	andle	r2, r2, #1
4000a254:	e59f31f4 	ldr	r3, [pc, #500]	; 4000a450 <_dtoa_r+0x590>
4000a258:	e59dc018 	ldr	ip, [sp, #24]
4000a25c:	e083318c 	add	r3, r3, ip, lsl #3
4000a260:	e3520000 	cmp	r2, #0
4000a264:	e8930006 	ldm	r3, {r1, r2}
4000a268:	e58d1010 	str	r1, [sp, #16]
4000a26c:	e58d2014 	str	r2, [sp, #20]
4000a270:	1a000341 	bne	4000af7c <_dtoa_r+0x10bc>
4000a274:	e28d3010 	add	r3, sp, #16
4000a278:	e893000c 	ldm	r3, {r2, r3}
4000a27c:	e1a0000a 	mov	r0, sl
4000a280:	e1a0100b 	mov	r1, fp
4000a284:	eb0011d6 	bl	4000e9e4 <__aeabi_ddiv>
4000a288:	eb0012a9 	bl	4000ed34 <__aeabi_d2iz>
4000a28c:	e1a08000 	mov	r8, r0
4000a290:	eb0010f8 	bl	4000e678 <__aeabi_i2d>
4000a294:	e28d3010 	add	r3, sp, #16
4000a298:	e893000c 	ldm	r3, {r2, r3}
4000a29c:	eb00112c 	bl	4000e754 <__aeabi_dmul>
4000a2a0:	e1a03001 	mov	r3, r1
4000a2a4:	e1a02000 	mov	r2, r0
4000a2a8:	e1a0100b 	mov	r1, fp
4000a2ac:	e1a0000a 	mov	r0, sl
4000a2b0:	eb001022 	bl	4000e340 <__aeabi_dsub>
4000a2b4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a2b8:	e35c0001 	cmp	ip, #1
4000a2bc:	e59dc020 	ldr	ip, [sp, #32]
4000a2c0:	e28cc001 	add	ip, ip, #1
4000a2c4:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000a2c8:	e59dc020 	ldr	ip, [sp, #32]
4000a2cc:	e2883030 	add	r3, r8, #48	; 0x30
4000a2d0:	e1a06000 	mov	r6, r0
4000a2d4:	e1a07001 	mov	r7, r1
4000a2d8:	e5cc3000 	strb	r3, [ip]
4000a2dc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000a2e0:	0a000035 	beq	4000a3bc <_dtoa_r+0x4fc>
4000a2e4:	e3a02000 	mov	r2, #0
4000a2e8:	e59f3168 	ldr	r3, [pc, #360]	; 4000a458 <_dtoa_r+0x598>
4000a2ec:	eb001118 	bl	4000e754 <__aeabi_dmul>
4000a2f0:	e3a02000 	mov	r2, #0
4000a2f4:	e3a03000 	mov	r3, #0
4000a2f8:	e1a06000 	mov	r6, r0
4000a2fc:	e1a07001 	mov	r7, r1
4000a300:	eb00126d 	bl	4000ecbc <__aeabi_dcmpeq>
4000a304:	e3500000 	cmp	r0, #0
4000a308:	1a00049a 	bne	4000b578 <_dtoa_r+0x16b8>
4000a30c:	e59dc020 	ldr	ip, [sp, #32]
4000a310:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a314:	e58d401c 	str	r4, [sp, #28]
4000a318:	e08c9001 	add	r9, ip, r1
4000a31c:	e28ca002 	add	sl, ip, #2
4000a320:	e28d5010 	add	r5, sp, #16
4000a324:	e8950030 	ldm	r5, {r4, r5}
4000a328:	ea000008 	b	4000a350 <_dtoa_r+0x490>
4000a32c:	eb001108 	bl	4000e754 <__aeabi_dmul>
4000a330:	e3a02000 	mov	r2, #0
4000a334:	e3a03000 	mov	r3, #0
4000a338:	e1a06000 	mov	r6, r0
4000a33c:	e1a07001 	mov	r7, r1
4000a340:	eb00125d 	bl	4000ecbc <__aeabi_dcmpeq>
4000a344:	e3500000 	cmp	r0, #0
4000a348:	e28aa001 	add	sl, sl, #1
4000a34c:	1a000410 	bne	4000b394 <_dtoa_r+0x14d4>
4000a350:	e1a02004 	mov	r2, r4
4000a354:	e1a03005 	mov	r3, r5
4000a358:	e1a00006 	mov	r0, r6
4000a35c:	e1a01007 	mov	r1, r7
4000a360:	eb00119f 	bl	4000e9e4 <__aeabi_ddiv>
4000a364:	eb001272 	bl	4000ed34 <__aeabi_d2iz>
4000a368:	e1a08000 	mov	r8, r0
4000a36c:	eb0010c1 	bl	4000e678 <__aeabi_i2d>
4000a370:	e1a02004 	mov	r2, r4
4000a374:	e1a03005 	mov	r3, r5
4000a378:	eb0010f5 	bl	4000e754 <__aeabi_dmul>
4000a37c:	e1a02000 	mov	r2, r0
4000a380:	e1a03001 	mov	r3, r1
4000a384:	e1a00006 	mov	r0, r6
4000a388:	e1a01007 	mov	r1, r7
4000a38c:	eb000feb 	bl	4000e340 <__aeabi_dsub>
4000a390:	e288c030 	add	ip, r8, #48	; 0x30
4000a394:	e15a0009 	cmp	sl, r9
4000a398:	e1a06000 	mov	r6, r0
4000a39c:	e1a07001 	mov	r7, r1
4000a3a0:	e3a02000 	mov	r2, #0
4000a3a4:	e59f30ac 	ldr	r3, [pc, #172]	; 4000a458 <_dtoa_r+0x598>
4000a3a8:	e54ac001 	strb	ip, [sl, #-1]
4000a3ac:	e1a0b00a 	mov	fp, sl
4000a3b0:	1affffdd 	bne	4000a32c <_dtoa_r+0x46c>
4000a3b4:	e59d401c 	ldr	r4, [sp, #28]
4000a3b8:	e1a0500a 	mov	r5, sl
4000a3bc:	e1a02006 	mov	r2, r6
4000a3c0:	e1a03007 	mov	r3, r7
4000a3c4:	e1a00006 	mov	r0, r6
4000a3c8:	e1a01007 	mov	r1, r7
4000a3cc:	eb000fdc 	bl	4000e344 <__adddf3>
4000a3d0:	e1a06000 	mov	r6, r0
4000a3d4:	e1a07001 	mov	r7, r1
4000a3d8:	e1a02006 	mov	r2, r6
4000a3dc:	e28d1010 	add	r1, sp, #16
4000a3e0:	e8910003 	ldm	r1, {r0, r1}
4000a3e4:	e1a03007 	mov	r3, r7
4000a3e8:	eb001239 	bl	4000ecd4 <__aeabi_dcmplt>
4000a3ec:	e3500000 	cmp	r0, #0
4000a3f0:	0a000429 	beq	4000b49c <_dtoa_r+0x15dc>
4000a3f4:	e59dc018 	ldr	ip, [sp, #24]
4000a3f8:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a3fc:	e59d9020 	ldr	r9, [sp, #32]
4000a400:	e5558001 	ldrb	r8, [r5, #-1]
4000a404:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000a408:	ea000019 	b	4000a474 <_dtoa_r+0x5b4>
4000a40c:	e1a00000 	nop			; (mov r0, r0)
4000a410:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
4000a414:	3fd287a7 	svccc	0x00d287a7
4000a418:	8b60c8b3 	blhi	4183c6ec <__ZI_LIMIT__+0x1822e68>
4000a41c:	3fc68a28 	svccc	0x00c68a28
4000a420:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
4000a424:	3fd34413 	svccc	0x00d34413
4000a428:	7ff00000 	svcvc	0x00f00000	; IMB
4000a42c:	40017f81 	andmi	r7, r1, r1, lsl #31
4000a430:	0000270f 	andeq	r2, r0, pc, lsl #14
4000a434:	40017f90 	mulmi	r1, r0, pc	; <UNPREDICTABLE>
4000a438:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000a43c:	3ff80000 	svccc	0x00f80000
4000a440:	40017f84 	andmi	r7, r1, r4, lsl #31
4000a444:	40017f80 	andmi	r7, r1, r0, lsl #31
4000a448:	3ff00000 	svccc	0x00f00000	; IMB
4000a44c:	40017cb8 			; <UNDEFINED> instruction: 0x40017cb8
4000a450:	40017bc8 	andmi	r7, r1, r8, asr #23
4000a454:	40140000 	andsmi	r0, r4, r0
4000a458:	40240000 	eormi	r0, r4, r0
4000a45c:	401c0000 	andsmi	r0, ip, r0
4000a460:	3fe00000 	svccc	0x00e00000
4000a464:	e1550001 	cmp	r5, r1
4000a468:	0a000392 	beq	4000b2b8 <_dtoa_r+0x13f8>
4000a46c:	e5558002 	ldrb	r8, [r5, #-2]
4000a470:	e1a05003 	mov	r5, r3
4000a474:	e3580039 	cmp	r8, #57	; 0x39
4000a478:	e1a02005 	mov	r2, r5
4000a47c:	e2453001 	sub	r3, r5, #1
4000a480:	0afffff7 	beq	4000a464 <_dtoa_r+0x5a4>
4000a484:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000a488:	e2882001 	add	r2, r8, #1
4000a48c:	e58d5020 	str	r5, [sp, #32]
4000a490:	e58dc018 	str	ip, [sp, #24]
4000a494:	e20220ff 	and	r2, r2, #255	; 0xff
4000a498:	e5c32000 	strb	r2, [r3]
4000a49c:	ea00008e 	b	4000a6dc <_dtoa_r+0x81c>
4000a4a0:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a4a4:	e35c0000 	cmp	ip, #0
4000a4a8:	1a0000b3 	bne	4000a77c <_dtoa_r+0x8bc>
4000a4ac:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
4000a4b0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000a4b4:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
4000a4b8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a4bc:	e35c0000 	cmp	ip, #0
4000a4c0:	c3550000 	cmpgt	r5, #0
4000a4c4:	da000009 	ble	4000a4f0 <_dtoa_r+0x630>
4000a4c8:	e1a0300c 	mov	r3, ip
4000a4cc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a4d0:	e1530005 	cmp	r3, r5
4000a4d4:	a1a03005 	movge	r3, r5
4000a4d8:	e063c00c 	rsb	ip, r3, ip
4000a4dc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a4e0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a4e4:	e063c00c 	rsb	ip, r3, ip
4000a4e8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a4ec:	e0635005 	rsb	r5, r3, r5
4000a4f0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a4f4:	e35c0000 	cmp	ip, #0
4000a4f8:	da000015 	ble	4000a554 <_dtoa_r+0x694>
4000a4fc:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000a500:	e35c0000 	cmp	ip, #0
4000a504:	0a000347 	beq	4000b228 <_dtoa_r+0x1368>
4000a508:	e3560000 	cmp	r6, #0
4000a50c:	da00000d 	ble	4000a548 <_dtoa_r+0x688>
4000a510:	e1a01008 	mov	r1, r8
4000a514:	e1a02006 	mov	r2, r6
4000a518:	e1a00004 	mov	r0, r4
4000a51c:	eb0005f8 	bl	4000bd04 <__pow5mult>
4000a520:	e1a08000 	mov	r8, r0
4000a524:	e1a01008 	mov	r1, r8
4000a528:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000a52c:	e1a00004 	mov	r0, r4
4000a530:	eb000579 	bl	4000bb1c <__multiply>
4000a534:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a538:	e1a07000 	mov	r7, r0
4000a53c:	e1a00004 	mov	r0, r4
4000a540:	eb0004b8 	bl	4000b828 <_Bfree>
4000a544:	e58d7030 	str	r7, [sp, #48]	; 0x30
4000a548:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a54c:	e05c2006 	subs	r2, ip, r6
4000a550:	1a000378 	bne	4000b338 <_dtoa_r+0x1478>
4000a554:	e1a00004 	mov	r0, r4
4000a558:	e3a01001 	mov	r1, #1
4000a55c:	eb000565 	bl	4000baf8 <__i2b>
4000a560:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a564:	e35c0000 	cmp	ip, #0
4000a568:	e1a06000 	mov	r6, r0
4000a56c:	da000004 	ble	4000a584 <_dtoa_r+0x6c4>
4000a570:	e1a01000 	mov	r1, r0
4000a574:	e1a0200c 	mov	r2, ip
4000a578:	e1a00004 	mov	r0, r4
4000a57c:	eb0005e0 	bl	4000bd04 <__pow5mult>
4000a580:	e1a06000 	mov	r6, r0
4000a584:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a588:	e35c0001 	cmp	ip, #1
4000a58c:	da00028a 	ble	4000afbc <_dtoa_r+0x10fc>
4000a590:	e3a07000 	mov	r7, #0
4000a594:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
4000a598:	e35c0000 	cmp	ip, #0
4000a59c:	03a00001 	moveq	r0, #1
4000a5a0:	1a000251 	bne	4000aeec <_dtoa_r+0x102c>
4000a5a4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a5a8:	e080300c 	add	r3, r0, ip
4000a5ac:	e213301f 	ands	r3, r3, #31
4000a5b0:	0a0001a0 	beq	4000ac38 <_dtoa_r+0xd78>
4000a5b4:	e2632020 	rsb	r2, r3, #32
4000a5b8:	e3520004 	cmp	r2, #4
4000a5bc:	da0003f9 	ble	4000b5a8 <_dtoa_r+0x16e8>
4000a5c0:	e263301c 	rsb	r3, r3, #28
4000a5c4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a5c8:	e08cc003 	add	ip, ip, r3
4000a5cc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a5d0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a5d4:	e08cc003 	add	ip, ip, r3
4000a5d8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a5dc:	e0855003 	add	r5, r5, r3
4000a5e0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a5e4:	e35c0000 	cmp	ip, #0
4000a5e8:	da000004 	ble	4000a600 <_dtoa_r+0x740>
4000a5ec:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a5f0:	e1a0200c 	mov	r2, ip
4000a5f4:	e1a00004 	mov	r0, r4
4000a5f8:	eb000602 	bl	4000be08 <__lshift>
4000a5fc:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000a600:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a604:	e35c0000 	cmp	ip, #0
4000a608:	da000004 	ble	4000a620 <_dtoa_r+0x760>
4000a60c:	e1a01006 	mov	r1, r6
4000a610:	e1a0200c 	mov	r2, ip
4000a614:	e1a00004 	mov	r0, r4
4000a618:	eb0005fa 	bl	4000be08 <__lshift>
4000a61c:	e1a06000 	mov	r6, r0
4000a620:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a624:	e35c0000 	cmp	ip, #0
4000a628:	1a000235 	bne	4000af04 <_dtoa_r+0x1044>
4000a62c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a630:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000a634:	e35c0002 	cmp	ip, #2
4000a638:	d3a03000 	movle	r3, #0
4000a63c:	c3a03001 	movgt	r3, #1
4000a640:	e3510000 	cmp	r1, #0
4000a644:	c3a03000 	movgt	r3, #0
4000a648:	e3530000 	cmp	r3, #0
4000a64c:	0a00017b 	beq	4000ac40 <_dtoa_r+0xd80>
4000a650:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a654:	e35c0000 	cmp	ip, #0
4000a658:	1a000170 	bne	4000ac20 <_dtoa_r+0xd60>
4000a65c:	e1a01006 	mov	r1, r6
4000a660:	e1a0300c 	mov	r3, ip
4000a664:	e3a02005 	mov	r2, #5
4000a668:	e1a00004 	mov	r0, r4
4000a66c:	eb000474 	bl	4000b844 <__multadd>
4000a670:	e1a06000 	mov	r6, r0
4000a674:	e1a01006 	mov	r1, r6
4000a678:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000a67c:	eb000624 	bl	4000bf14 <__mcmp>
4000a680:	e3500000 	cmp	r0, #0
4000a684:	da000165 	ble	4000ac20 <_dtoa_r+0xd60>
4000a688:	e59dc018 	ldr	ip, [sp, #24]
4000a68c:	e28cc001 	add	ip, ip, #1
4000a690:	e58dc018 	str	ip, [sp, #24]
4000a694:	e59dc020 	ldr	ip, [sp, #32]
4000a698:	e3a03031 	mov	r3, #49	; 0x31
4000a69c:	e5cc3000 	strb	r3, [ip]
4000a6a0:	e1a0900c 	mov	r9, ip
4000a6a4:	e28cc001 	add	ip, ip, #1
4000a6a8:	e58dc020 	str	ip, [sp, #32]
4000a6ac:	e3a05000 	mov	r5, #0
4000a6b0:	e1a01006 	mov	r1, r6
4000a6b4:	e1a00004 	mov	r0, r4
4000a6b8:	eb00045a 	bl	4000b828 <_Bfree>
4000a6bc:	e3580000 	cmp	r8, #0
4000a6c0:	0a000005 	beq	4000a6dc <_dtoa_r+0x81c>
4000a6c4:	e1550008 	cmp	r5, r8
4000a6c8:	13550000 	cmpne	r5, #0
4000a6cc:	1a000198 	bne	4000ad34 <_dtoa_r+0xe74>
4000a6d0:	e1a01008 	mov	r1, r8
4000a6d4:	e1a00004 	mov	r0, r4
4000a6d8:	eb000452 	bl	4000b828 <_Bfree>
4000a6dc:	e1a00004 	mov	r0, r4
4000a6e0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000a6e4:	eb00044f 	bl	4000b828 <_Bfree>
4000a6e8:	e59dc018 	ldr	ip, [sp, #24]
4000a6ec:	e28c3001 	add	r3, ip, #1
4000a6f0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000a6f4:	e35c0000 	cmp	ip, #0
4000a6f8:	e59dc020 	ldr	ip, [sp, #32]
4000a6fc:	e3a02000 	mov	r2, #0
4000a700:	e5cc2000 	strb	r2, [ip]
4000a704:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
4000a708:	01a00009 	moveq	r0, r9
4000a70c:	e58c3000 	str	r3, [ip]
4000a710:	0afffe19 	beq	40009f7c <_dtoa_r+0xbc>
4000a714:	e59dc020 	ldr	ip, [sp, #32]
4000a718:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
4000a71c:	e1a00009 	mov	r0, r9
4000a720:	e581c000 	str	ip, [r1]
4000a724:	e28dd074 	add	sp, sp, #116	; 0x74
4000a728:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a72c:	e12fff1e 	bx	lr
4000a730:	e59d0018 	ldr	r0, [sp, #24]
4000a734:	eb000fcf 	bl	4000e678 <__aeabi_i2d>
4000a738:	e1a02006 	mov	r2, r6
4000a73c:	e1a03007 	mov	r3, r7
4000a740:	eb00115d 	bl	4000ecbc <__aeabi_dcmpeq>
4000a744:	e3500000 	cmp	r0, #0
4000a748:	059dc018 	ldreq	ip, [sp, #24]
4000a74c:	024cc001 	subeq	ip, ip, #1
4000a750:	058dc018 	streq	ip, [sp, #24]
4000a754:	eafffe5a 	b	4000a0c4 <_dtoa_r+0x204>
4000a758:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a75c:	e59d1018 	ldr	r1, [sp, #24]
4000a760:	e061c00c 	rsb	ip, r1, ip
4000a764:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a768:	e261c000 	rsb	ip, r1, #0
4000a76c:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000a770:	e3a0c000 	mov	ip, #0
4000a774:	e58dc040 	str	ip, [sp, #64]	; 0x40
4000a778:	eafffe75 	b	4000a154 <_dtoa_r+0x294>
4000a77c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000a780:	e35c0001 	cmp	ip, #1
4000a784:	da0002f8 	ble	4000b36c <_dtoa_r+0x14ac>
4000a788:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a78c:	e24c6001 	sub	r6, ip, #1
4000a790:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000a794:	e15c0006 	cmp	ip, r6
4000a798:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
4000a79c:	b06c3006 	rsblt	r3, ip, r6
4000a7a0:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
4000a7a4:	b08cc003 	addlt	ip, ip, r3
4000a7a8:	a066600c 	rsbge	r6, r6, ip
4000a7ac:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
4000a7b0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a7b4:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
4000a7b8:	b3a06000 	movlt	r6, #0
4000a7bc:	e35c0000 	cmp	ip, #0
4000a7c0:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
4000a7c4:	a28d3028 	addge	r3, sp, #40	; 0x28
4000a7c8:	a8930028 	ldmge	r3, {r3, r5}
4000a7cc:	b06c5001 	rsblt	r5, ip, r1
4000a7d0:	b3a03000 	movlt	r3, #0
4000a7d4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000a7d8:	e08cc003 	add	ip, ip, r3
4000a7dc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000a7e0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000a7e4:	e1a00004 	mov	r0, r4
4000a7e8:	e08cc003 	add	ip, ip, r3
4000a7ec:	e3a01001 	mov	r1, #1
4000a7f0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000a7f4:	eb0004bf 	bl	4000baf8 <__i2b>
4000a7f8:	e1a08000 	mov	r8, r0
4000a7fc:	eaffff2d 	b	4000a4b8 <_dtoa_r+0x5f8>
4000a800:	e3a0c000 	mov	ip, #0
4000a804:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000a808:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000a80c:	e3510000 	cmp	r1, #0
4000a810:	da000278 	ble	4000b1f8 <_dtoa_r+0x1338>
4000a814:	e58d103c 	str	r1, [sp, #60]	; 0x3c
4000a818:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000a81c:	e351000e 	cmp	r1, #14
4000a820:	83a05000 	movhi	r5, #0
4000a824:	92055001 	andls	r5, r5, #1
4000a828:	e1a0c001 	mov	ip, r1
4000a82c:	e3a01000 	mov	r1, #0
4000a830:	e35c0017 	cmp	ip, #23
4000a834:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a838:	9a000008 	bls	4000a860 <_dtoa_r+0x9a0>
4000a83c:	e3a02001 	mov	r2, #1
4000a840:	e3a03004 	mov	r3, #4
4000a844:	e1a03083 	lsl	r3, r3, #1
4000a848:	e2830014 	add	r0, r3, #20
4000a84c:	e150000c 	cmp	r0, ip
4000a850:	e1a01002 	mov	r1, r2
4000a854:	e2822001 	add	r2, r2, #1
4000a858:	9afffff9 	bls	4000a844 <_dtoa_r+0x984>
4000a85c:	e5841044 	str	r1, [r4, #68]	; 0x44
4000a860:	e1a00004 	mov	r0, r4
4000a864:	eb0003cc 	bl	4000b79c <_Balloc>
4000a868:	e3550000 	cmp	r5, #0
4000a86c:	e58d0020 	str	r0, [sp, #32]
4000a870:	e5840040 	str	r0, [r4, #64]	; 0x40
4000a874:	0afffe6a 	beq	4000a224 <_dtoa_r+0x364>
4000a878:	e59dc018 	ldr	ip, [sp, #24]
4000a87c:	e35c0000 	cmp	ip, #0
4000a880:	e58da050 	str	sl, [sp, #80]	; 0x50
4000a884:	e58db054 	str	fp, [sp, #84]	; 0x54
4000a888:	da000131 	ble	4000ad54 <_dtoa_r+0xe94>
4000a88c:	e51f2444 	ldr	r2, [pc, #-1092]	; 4000a450 <_dtoa_r+0x590>
4000a890:	e20c300f 	and	r3, ip, #15
4000a894:	e1a0524c 	asr	r5, ip, #4
4000a898:	e0823183 	add	r3, r2, r3, lsl #3
4000a89c:	e3150010 	tst	r5, #16
4000a8a0:	e89300c0 	ldm	r3, {r6, r7}
4000a8a4:	0a00011e 	beq	4000ad24 <_dtoa_r+0xe64>
4000a8a8:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000a44c <_dtoa_r+0x58c>
4000a8ac:	e1a0000a 	mov	r0, sl
4000a8b0:	e1a0100b 	mov	r1, fp
4000a8b4:	e2833020 	add	r3, r3, #32
4000a8b8:	e893000c 	ldm	r3, {r2, r3}
4000a8bc:	eb001048 	bl	4000e9e4 <__aeabi_ddiv>
4000a8c0:	e205500f 	and	r5, r5, #15
4000a8c4:	e1a0a000 	mov	sl, r0
4000a8c8:	e1a0b001 	mov	fp, r1
4000a8cc:	e3a08003 	mov	r8, #3
4000a8d0:	e3550000 	cmp	r5, #0
4000a8d4:	0a00000b 	beq	4000a908 <_dtoa_r+0xa48>
4000a8d8:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000a44c <_dtoa_r+0x58c>
4000a8dc:	e1a00006 	mov	r0, r6
4000a8e0:	e1a01007 	mov	r1, r7
4000a8e4:	e3150001 	tst	r5, #1
4000a8e8:	1899000c 	ldmne	r9, {r2, r3}
4000a8ec:	12888001 	addne	r8, r8, #1
4000a8f0:	1b000f97 	blne	4000e754 <__aeabi_dmul>
4000a8f4:	e1b050c5 	asrs	r5, r5, #1
4000a8f8:	e2899008 	add	r9, r9, #8
4000a8fc:	1afffff8 	bne	4000a8e4 <_dtoa_r+0xa24>
4000a900:	e1a06000 	mov	r6, r0
4000a904:	e1a07001 	mov	r7, r1
4000a908:	e1a02006 	mov	r2, r6
4000a90c:	e1a03007 	mov	r3, r7
4000a910:	e1a0000a 	mov	r0, sl
4000a914:	e1a0100b 	mov	r1, fp
4000a918:	eb001031 	bl	4000e9e4 <__aeabi_ddiv>
4000a91c:	e1a06000 	mov	r6, r0
4000a920:	e1a07001 	mov	r7, r1
4000a924:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000a928:	e35c0000 	cmp	ip, #0
4000a92c:	0a000006 	beq	4000a94c <_dtoa_r+0xa8c>
4000a930:	e1a00006 	mov	r0, r6
4000a934:	e1a01007 	mov	r1, r7
4000a938:	e3a02000 	mov	r2, #0
4000a93c:	e51f34fc 	ldr	r3, [pc, #-1276]	; 4000a448 <_dtoa_r+0x588>
4000a940:	eb0010e3 	bl	4000ecd4 <__aeabi_dcmplt>
4000a944:	e3500000 	cmp	r0, #0
4000a948:	1a00023c 	bne	4000b240 <_dtoa_r+0x1380>
4000a94c:	e1a00008 	mov	r0, r8
4000a950:	eb000f48 	bl	4000e678 <__aeabi_i2d>
4000a954:	e1a02006 	mov	r2, r6
4000a958:	e1a03007 	mov	r3, r7
4000a95c:	eb000f7c 	bl	4000e754 <__aeabi_dmul>
4000a960:	e3a02000 	mov	r2, #0
4000a964:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000a45c <_dtoa_r+0x59c>
4000a968:	eb000e75 	bl	4000e344 <__adddf3>
4000a96c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a970:	e35c0000 	cmp	ip, #0
4000a974:	e1a08000 	mov	r8, r0
4000a978:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000a97c:	0a000093 	beq	4000abd0 <_dtoa_r+0xd10>
4000a980:	e59dc018 	ldr	ip, [sp, #24]
4000a984:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000a988:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000a98c:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
4000a990:	e3510000 	cmp	r1, #0
4000a994:	0a00010c 	beq	4000adcc <_dtoa_r+0xf0c>
4000a998:	e51f3550 	ldr	r3, [pc, #-1360]	; 4000a450 <_dtoa_r+0x590>
4000a99c:	e083318c 	add	r3, r3, ip, lsl #3
4000a9a0:	e913000c 	ldmdb	r3, {r2, r3}
4000a9a4:	e3a00000 	mov	r0, #0
4000a9a8:	e51f1550 	ldr	r1, [pc, #-1360]	; 4000a460 <_dtoa_r+0x5a0>
4000a9ac:	e58dc00c 	str	ip, [sp, #12]
4000a9b0:	eb00100b 	bl	4000e9e4 <__aeabi_ddiv>
4000a9b4:	e1a02008 	mov	r2, r8
4000a9b8:	e1a03009 	mov	r3, r9
4000a9bc:	eb000e5f 	bl	4000e340 <__aeabi_dsub>
4000a9c0:	e1a0a000 	mov	sl, r0
4000a9c4:	e1a0b001 	mov	fp, r1
4000a9c8:	e1a00006 	mov	r0, r6
4000a9cc:	e1a01007 	mov	r1, r7
4000a9d0:	eb0010d7 	bl	4000ed34 <__aeabi_d2iz>
4000a9d4:	e1a05000 	mov	r5, r0
4000a9d8:	eb000f26 	bl	4000e678 <__aeabi_i2d>
4000a9dc:	e1a02000 	mov	r2, r0
4000a9e0:	e1a03001 	mov	r3, r1
4000a9e4:	e1a00006 	mov	r0, r6
4000a9e8:	e1a01007 	mov	r1, r7
4000a9ec:	eb000e53 	bl	4000e340 <__aeabi_dsub>
4000a9f0:	e2855030 	add	r5, r5, #48	; 0x30
4000a9f4:	e59d2020 	ldr	r2, [sp, #32]
4000a9f8:	e1a06000 	mov	r6, r0
4000a9fc:	e1a07001 	mov	r7, r1
4000aa00:	e20580ff 	and	r8, r5, #255	; 0xff
4000aa04:	e5c28000 	strb	r8, [r2]
4000aa08:	e1a03007 	mov	r3, r7
4000aa0c:	e1a0000a 	mov	r0, sl
4000aa10:	e1a0100b 	mov	r1, fp
4000aa14:	e1a02006 	mov	r2, r6
4000aa18:	eb0010bf 	bl	4000ed1c <__aeabi_dcmpgt>
4000aa1c:	e59d3020 	ldr	r3, [sp, #32]
4000aa20:	e3500000 	cmp	r0, #0
4000aa24:	e2833001 	add	r3, r3, #1
4000aa28:	e58d3058 	str	r3, [sp, #88]	; 0x58
4000aa2c:	e1a05003 	mov	r5, r3
4000aa30:	1a0002d6 	bne	4000b590 <_dtoa_r+0x16d0>
4000aa34:	e1a02006 	mov	r2, r6
4000aa38:	e1a03007 	mov	r3, r7
4000aa3c:	e3a00000 	mov	r0, #0
4000aa40:	e51f1600 	ldr	r1, [pc, #-1536]	; 4000a448 <_dtoa_r+0x588>
4000aa44:	eb000e3d 	bl	4000e340 <__aeabi_dsub>
4000aa48:	e1a02000 	mov	r2, r0
4000aa4c:	e1a03001 	mov	r3, r1
4000aa50:	e1a0000a 	mov	r0, sl
4000aa54:	e1a0100b 	mov	r1, fp
4000aa58:	eb0010af 	bl	4000ed1c <__aeabi_dcmpgt>
4000aa5c:	e3500000 	cmp	r0, #0
4000aa60:	e59dc00c 	ldr	ip, [sp, #12]
4000aa64:	1a000251 	bne	4000b3b0 <_dtoa_r+0x14f0>
4000aa68:	e35c0001 	cmp	ip, #1
4000aa6c:	da0000b5 	ble	4000ad48 <_dtoa_r+0xe88>
4000aa70:	e59d1020 	ldr	r1, [sp, #32]
4000aa74:	e081900c 	add	r9, r1, ip
4000aa78:	e58d9048 	str	r9, [sp, #72]	; 0x48
4000aa7c:	e58d4064 	str	r4, [sp, #100]	; 0x64
4000aa80:	e1a09005 	mov	r9, r5
4000aa84:	ea000008 	b	4000aaac <_dtoa_r+0xbec>
4000aa88:	eb000e2c 	bl	4000e340 <__aeabi_dsub>
4000aa8c:	e1a0200a 	mov	r2, sl
4000aa90:	e1a0300b 	mov	r3, fp
4000aa94:	eb00108e 	bl	4000ecd4 <__aeabi_dcmplt>
4000aa98:	e3500000 	cmp	r0, #0
4000aa9c:	1a000241 	bne	4000b3a8 <_dtoa_r+0x14e8>
4000aaa0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000aaa4:	e159000c 	cmp	r9, ip
4000aaa8:	0a0000a5 	beq	4000ad44 <_dtoa_r+0xe84>
4000aaac:	e1a0000a 	mov	r0, sl
4000aab0:	e1a0100b 	mov	r1, fp
4000aab4:	e3a02000 	mov	r2, #0
4000aab8:	e51f3668 	ldr	r3, [pc, #-1640]	; 4000a458 <_dtoa_r+0x598>
4000aabc:	eb000f24 	bl	4000e754 <__aeabi_dmul>
4000aac0:	e3a02000 	mov	r2, #0
4000aac4:	e51f3674 	ldr	r3, [pc, #-1652]	; 4000a458 <_dtoa_r+0x598>
4000aac8:	e1a0a000 	mov	sl, r0
4000aacc:	e1a0b001 	mov	fp, r1
4000aad0:	e1a00006 	mov	r0, r6
4000aad4:	e1a01007 	mov	r1, r7
4000aad8:	eb000f1d 	bl	4000e754 <__aeabi_dmul>
4000aadc:	e1a05001 	mov	r5, r1
4000aae0:	e1a04000 	mov	r4, r0
4000aae4:	eb001092 	bl	4000ed34 <__aeabi_d2iz>
4000aae8:	e1a08000 	mov	r8, r0
4000aaec:	eb000ee1 	bl	4000e678 <__aeabi_i2d>
4000aaf0:	e1a02000 	mov	r2, r0
4000aaf4:	e1a03001 	mov	r3, r1
4000aaf8:	e1a00004 	mov	r0, r4
4000aafc:	e1a01005 	mov	r1, r5
4000ab00:	eb000e0e 	bl	4000e340 <__aeabi_dsub>
4000ab04:	e2888030 	add	r8, r8, #48	; 0x30
4000ab08:	e20880ff 	and	r8, r8, #255	; 0xff
4000ab0c:	e1a0200a 	mov	r2, sl
4000ab10:	e1a0300b 	mov	r3, fp
4000ab14:	e4c98001 	strb	r8, [r9], #1
4000ab18:	e1a07001 	mov	r7, r1
4000ab1c:	e1a06000 	mov	r6, r0
4000ab20:	eb00106b 	bl	4000ecd4 <__aeabi_dcmplt>
4000ab24:	e3500000 	cmp	r0, #0
4000ab28:	e1a02006 	mov	r2, r6
4000ab2c:	e1a03007 	mov	r3, r7
4000ab30:	e3a00000 	mov	r0, #0
4000ab34:	e51f16f4 	ldr	r1, [pc, #-1780]	; 4000a448 <_dtoa_r+0x588>
4000ab38:	0affffd2 	beq	4000aa88 <_dtoa_r+0xbc8>
4000ab3c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000ab40:	e1a05009 	mov	r5, r9
4000ab44:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000ab48:	e59d9020 	ldr	r9, [sp, #32]
4000ab4c:	e58dc018 	str	ip, [sp, #24]
4000ab50:	e58d5020 	str	r5, [sp, #32]
4000ab54:	eafffee0 	b	4000a6dc <_dtoa_r+0x81c>
4000ab58:	e3a0c000 	mov	ip, #0
4000ab5c:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000ab60:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000ab64:	e59dc018 	ldr	ip, [sp, #24]
4000ab68:	e081c00c 	add	ip, r1, ip
4000ab6c:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000ab70:	e28cc001 	add	ip, ip, #1
4000ab74:	e35c0000 	cmp	ip, #0
4000ab78:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000ab7c:	da0001a5 	ble	4000b218 <_dtoa_r+0x1358>
4000ab80:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000ab84:	e35c000e 	cmp	ip, #14
4000ab88:	83a05000 	movhi	r5, #0
4000ab8c:	92055001 	andls	r5, r5, #1
4000ab90:	eaffff25 	b	4000a82c <_dtoa_r+0x96c>
4000ab94:	e3a0c001 	mov	ip, #1
4000ab98:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000ab9c:	eaffff19 	b	4000a808 <_dtoa_r+0x948>
4000aba0:	e1a00008 	mov	r0, r8
4000aba4:	eb000eb3 	bl	4000e678 <__aeabi_i2d>
4000aba8:	e1a02000 	mov	r2, r0
4000abac:	e1a03001 	mov	r3, r1
4000abb0:	e1a00006 	mov	r0, r6
4000abb4:	e1a01007 	mov	r1, r7
4000abb8:	eb000ee5 	bl	4000e754 <__aeabi_dmul>
4000abbc:	e3a02000 	mov	r2, #0
4000abc0:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000a45c <_dtoa_r+0x59c>
4000abc4:	eb000dde 	bl	4000e344 <__adddf3>
4000abc8:	e1a08000 	mov	r8, r0
4000abcc:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000abd0:	e1a00006 	mov	r0, r6
4000abd4:	e3a02000 	mov	r2, #0
4000abd8:	e51f378c 	ldr	r3, [pc, #-1932]	; 4000a454 <_dtoa_r+0x594>
4000abdc:	e1a01007 	mov	r1, r7
4000abe0:	eb000dd6 	bl	4000e340 <__aeabi_dsub>
4000abe4:	e1a02008 	mov	r2, r8
4000abe8:	e1a03009 	mov	r3, r9
4000abec:	e1a0a000 	mov	sl, r0
4000abf0:	e1a0b001 	mov	fp, r1
4000abf4:	eb001048 	bl	4000ed1c <__aeabi_dcmpgt>
4000abf8:	e2506000 	subs	r6, r0, #0
4000abfc:	1a00006f 	bne	4000adc0 <_dtoa_r+0xf00>
4000ac00:	e1a02008 	mov	r2, r8
4000ac04:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
4000ac08:	e1a0000a 	mov	r0, sl
4000ac0c:	e1a0100b 	mov	r1, fp
4000ac10:	eb00102f 	bl	4000ecd4 <__aeabi_dcmplt>
4000ac14:	e3500000 	cmp	r0, #0
4000ac18:	0a00004a 	beq	4000ad48 <_dtoa_r+0xe88>
4000ac1c:	e1a08006 	mov	r8, r6
4000ac20:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
4000ac24:	e1e0c00c 	mvn	ip, ip
4000ac28:	e58dc018 	str	ip, [sp, #24]
4000ac2c:	e59d9020 	ldr	r9, [sp, #32]
4000ac30:	e3a05000 	mov	r5, #0
4000ac34:	eafffe9d 	b	4000a6b0 <_dtoa_r+0x7f0>
4000ac38:	e3a0301c 	mov	r3, #28
4000ac3c:	eafffe60 	b	4000a5c4 <_dtoa_r+0x704>
4000ac40:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000ac44:	e35c0000 	cmp	ip, #0
4000ac48:	1a0000ff 	bne	4000b04c <_dtoa_r+0x118c>
4000ac4c:	e3a05000 	mov	r5, #0
4000ac50:	e59da028 	ldr	sl, [sp, #40]	; 0x28
4000ac54:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
4000ac58:	e59db020 	ldr	fp, [sp, #32]
4000ac5c:	ea000005 	b	4000ac78 <_dtoa_r+0xdb8>
4000ac60:	e1a01009 	mov	r1, r9
4000ac64:	e1a00004 	mov	r0, r4
4000ac68:	e3a0200a 	mov	r2, #10
4000ac6c:	e3a03000 	mov	r3, #0
4000ac70:	eb0002f3 	bl	4000b844 <__multadd>
4000ac74:	e1a09000 	mov	r9, r0
4000ac78:	e1a00009 	mov	r0, r9
4000ac7c:	e1a01006 	mov	r1, r6
4000ac80:	ebfffc16 	bl	40009ce0 <quorem>
4000ac84:	e2800030 	add	r0, r0, #48	; 0x30
4000ac88:	e7cb0005 	strb	r0, [fp, r5]
4000ac8c:	e2855001 	add	r5, r5, #1
4000ac90:	e155000a 	cmp	r5, sl
4000ac94:	bafffff1 	blt	4000ac60 <_dtoa_r+0xda0>
4000ac98:	e59db020 	ldr	fp, [sp, #32]
4000ac9c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000aca0:	e58d9030 	str	r9, [sp, #48]	; 0x30
4000aca4:	e1a07000 	mov	r7, r0
4000aca8:	e35c0001 	cmp	ip, #1
4000acac:	a08bb00c 	addge	fp, fp, ip
4000acb0:	b28bb001 	addlt	fp, fp, #1
4000acb4:	e3a05000 	mov	r5, #0
4000acb8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000acbc:	e3a02001 	mov	r2, #1
4000acc0:	e1a00004 	mov	r0, r4
4000acc4:	eb00044f 	bl	4000be08 <__lshift>
4000acc8:	e1a01006 	mov	r1, r6
4000accc:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000acd0:	eb00048f 	bl	4000bf14 <__mcmp>
4000acd4:	e3500000 	cmp	r0, #0
4000acd8:	da0001d2 	ble	4000b428 <_dtoa_r+0x1568>
4000acdc:	e59dc020 	ldr	ip, [sp, #32]
4000ace0:	e28cc001 	add	ip, ip, #1
4000ace4:	e55b3001 	ldrb	r3, [fp, #-1]
4000ace8:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000acec:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
4000acf0:	ea000003 	b	4000ad04 <_dtoa_r+0xe44>
4000acf4:	e15b0001 	cmp	fp, r1
4000acf8:	0a000193 	beq	4000b34c <_dtoa_r+0x148c>
4000acfc:	e55b3002 	ldrb	r3, [fp, #-2]
4000ad00:	e1a0b002 	mov	fp, r2
4000ad04:	e3530039 	cmp	r3, #57	; 0x39
4000ad08:	e24b2001 	sub	r2, fp, #1
4000ad0c:	0afffff8 	beq	4000acf4 <_dtoa_r+0xe34>
4000ad10:	e2833001 	add	r3, r3, #1
4000ad14:	e59d9020 	ldr	r9, [sp, #32]
4000ad18:	e5c23000 	strb	r3, [r2]
4000ad1c:	e58db020 	str	fp, [sp, #32]
4000ad20:	eafffe62 	b	4000a6b0 <_dtoa_r+0x7f0>
4000ad24:	e28db050 	add	fp, sp, #80	; 0x50
4000ad28:	e89b0c00 	ldm	fp, {sl, fp}
4000ad2c:	e3a08002 	mov	r8, #2
4000ad30:	eafffee6 	b	4000a8d0 <_dtoa_r+0xa10>
4000ad34:	e1a01005 	mov	r1, r5
4000ad38:	e1a00004 	mov	r0, r4
4000ad3c:	eb0002b9 	bl	4000b828 <_Bfree>
4000ad40:	eafffe62 	b	4000a6d0 <_dtoa_r+0x810>
4000ad44:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000ad48:	e28db050 	add	fp, sp, #80	; 0x50
4000ad4c:	e89b0c00 	ldm	fp, {sl, fp}
4000ad50:	eafffd33 	b	4000a224 <_dtoa_r+0x364>
4000ad54:	e59dc018 	ldr	ip, [sp, #24]
4000ad58:	e26c5000 	rsb	r5, ip, #0
4000ad5c:	e3550000 	cmp	r5, #0
4000ad60:	0a00015c 	beq	4000b2d8 <_dtoa_r+0x1418>
4000ad64:	e51f391c 	ldr	r3, [pc, #-2332]	; 4000a450 <_dtoa_r+0x590>
4000ad68:	e205200f 	and	r2, r5, #15
4000ad6c:	e0833182 	add	r3, r3, r2, lsl #3
4000ad70:	e893000c 	ldm	r3, {r2, r3}
4000ad74:	e28d1050 	add	r1, sp, #80	; 0x50
4000ad78:	e8910003 	ldm	r1, {r0, r1}
4000ad7c:	eb000e74 	bl	4000e754 <__aeabi_dmul>
4000ad80:	e1b05245 	asrs	r5, r5, #4
4000ad84:	e1a06000 	mov	r6, r0
4000ad88:	e1a07001 	mov	r7, r1
4000ad8c:	0a0001fd 	beq	4000b588 <_dtoa_r+0x16c8>
4000ad90:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000a44c <_dtoa_r+0x58c>
4000ad94:	e3a08002 	mov	r8, #2
4000ad98:	e3150001 	tst	r5, #1
4000ad9c:	1899000c 	ldmne	r9, {r2, r3}
4000ada0:	12888001 	addne	r8, r8, #1
4000ada4:	1b000e6a 	blne	4000e754 <__aeabi_dmul>
4000ada8:	e1b050c5 	asrs	r5, r5, #1
4000adac:	e2899008 	add	r9, r9, #8
4000adb0:	1afffff8 	bne	4000ad98 <_dtoa_r+0xed8>
4000adb4:	e1a06000 	mov	r6, r0
4000adb8:	e1a07001 	mov	r7, r1
4000adbc:	eafffed8 	b	4000a924 <_dtoa_r+0xa64>
4000adc0:	e3a06000 	mov	r6, #0
4000adc4:	e1a08006 	mov	r8, r6
4000adc8:	eafffe2e 	b	4000a688 <_dtoa_r+0x7c8>
4000adcc:	e51f1984 	ldr	r1, [pc, #-2436]	; 4000a450 <_dtoa_r+0x590>
4000add0:	e24ca001 	sub	sl, ip, #1
4000add4:	e081118a 	add	r1, r1, sl, lsl #3
4000add8:	e1a02008 	mov	r2, r8
4000addc:	e1a03009 	mov	r3, r9
4000ade0:	e8910003 	ldm	r1, {r0, r1}
4000ade4:	e58dc00c 	str	ip, [sp, #12]
4000ade8:	eb000e59 	bl	4000e754 <__aeabi_dmul>
4000adec:	e58d0048 	str	r0, [sp, #72]	; 0x48
4000adf0:	e58d104c 	str	r1, [sp, #76]	; 0x4c
4000adf4:	e1a01007 	mov	r1, r7
4000adf8:	e1a00006 	mov	r0, r6
4000adfc:	eb000fcc 	bl	4000ed34 <__aeabi_d2iz>
4000ae00:	e1a05000 	mov	r5, r0
4000ae04:	eb000e1b 	bl	4000e678 <__aeabi_i2d>
4000ae08:	e1a02000 	mov	r2, r0
4000ae0c:	e1a03001 	mov	r3, r1
4000ae10:	e1a00006 	mov	r0, r6
4000ae14:	e1a01007 	mov	r1, r7
4000ae18:	eb000d48 	bl	4000e340 <__aeabi_dsub>
4000ae1c:	e59dc00c 	ldr	ip, [sp, #12]
4000ae20:	e1a07001 	mov	r7, r1
4000ae24:	e59d1020 	ldr	r1, [sp, #32]
4000ae28:	e59d2020 	ldr	r2, [sp, #32]
4000ae2c:	e2855030 	add	r5, r5, #48	; 0x30
4000ae30:	e2811001 	add	r1, r1, #1
4000ae34:	e35c0001 	cmp	ip, #1
4000ae38:	e5c25000 	strb	r5, [r2]
4000ae3c:	e1a06000 	mov	r6, r0
4000ae40:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000ae44:	e1a05001 	mov	r5, r1
4000ae48:	0a00001a 	beq	4000aeb8 <_dtoa_r+0xff8>
4000ae4c:	e59d3020 	ldr	r3, [sp, #32]
4000ae50:	e2439001 	sub	r9, r3, #1
4000ae54:	e089900c 	add	r9, r9, ip
4000ae58:	e1a05003 	mov	r5, r3
4000ae5c:	e1a00006 	mov	r0, r6
4000ae60:	e1a01007 	mov	r1, r7
4000ae64:	e3a02000 	mov	r2, #0
4000ae68:	e51f3a18 	ldr	r3, [pc, #-2584]	; 4000a458 <_dtoa_r+0x598>
4000ae6c:	eb000e38 	bl	4000e754 <__aeabi_dmul>
4000ae70:	e1a07001 	mov	r7, r1
4000ae74:	e1a06000 	mov	r6, r0
4000ae78:	eb000fad 	bl	4000ed34 <__aeabi_d2iz>
4000ae7c:	e1a08000 	mov	r8, r0
4000ae80:	eb000dfc 	bl	4000e678 <__aeabi_i2d>
4000ae84:	e2888030 	add	r8, r8, #48	; 0x30
4000ae88:	e1a02000 	mov	r2, r0
4000ae8c:	e1a03001 	mov	r3, r1
4000ae90:	e1a00006 	mov	r0, r6
4000ae94:	e1a01007 	mov	r1, r7
4000ae98:	eb000d28 	bl	4000e340 <__aeabi_dsub>
4000ae9c:	e5e58001 	strb	r8, [r5, #1]!
4000aea0:	e1550009 	cmp	r5, r9
4000aea4:	1affffee 	bne	4000ae64 <_dtoa_r+0xfa4>
4000aea8:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000aeac:	e1a06000 	mov	r6, r0
4000aeb0:	e1a07001 	mov	r7, r1
4000aeb4:	e08c500a 	add	r5, ip, sl
4000aeb8:	e3a02000 	mov	r2, #0
4000aebc:	e51f3a64 	ldr	r3, [pc, #-2660]	; 4000a460 <_dtoa_r+0x5a0>
4000aec0:	e28d1048 	add	r1, sp, #72	; 0x48
4000aec4:	e8910003 	ldm	r1, {r0, r1}
4000aec8:	eb000d1d 	bl	4000e344 <__adddf3>
4000aecc:	e1a02006 	mov	r2, r6
4000aed0:	e1a03007 	mov	r3, r7
4000aed4:	eb000f7e 	bl	4000ecd4 <__aeabi_dcmplt>
4000aed8:	e3500000 	cmp	r0, #0
4000aedc:	0a000101 	beq	4000b2e8 <_dtoa_r+0x1428>
4000aee0:	e59d9020 	ldr	r9, [sp, #32]
4000aee4:	e5558001 	ldrb	r8, [r5, #-1]
4000aee8:	eafffd45 	b	4000a404 <_dtoa_r+0x544>
4000aeec:	e5963010 	ldr	r3, [r6, #16]
4000aef0:	e0863103 	add	r3, r6, r3, lsl #2
4000aef4:	e5930010 	ldr	r0, [r3, #16]
4000aef8:	eb0002c2 	bl	4000ba08 <__hi0bits>
4000aefc:	e2600020 	rsb	r0, r0, #32
4000af00:	eafffda7 	b	4000a5a4 <_dtoa_r+0x6e4>
4000af04:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000af08:	e1a01006 	mov	r1, r6
4000af0c:	eb000400 	bl	4000bf14 <__mcmp>
4000af10:	e3500000 	cmp	r0, #0
4000af14:	aafffdc4 	bge	4000a62c <_dtoa_r+0x76c>
4000af18:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000af1c:	e1a00004 	mov	r0, r4
4000af20:	e3a0200a 	mov	r2, #10
4000af24:	e3a03000 	mov	r3, #0
4000af28:	eb000245 	bl	4000b844 <__multadd>
4000af2c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000af30:	e35c0000 	cmp	ip, #0
4000af34:	e59dc018 	ldr	ip, [sp, #24]
4000af38:	e24cc001 	sub	ip, ip, #1
4000af3c:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000af40:	e58dc018 	str	ip, [sp, #24]
4000af44:	1a000030 	bne	4000b00c <_dtoa_r+0x114c>
4000af48:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000af4c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000af50:	e35c0000 	cmp	ip, #0
4000af54:	c3a03000 	movgt	r3, #0
4000af58:	d3a03001 	movle	r3, #1
4000af5c:	e3510002 	cmp	r1, #2
4000af60:	d3a03000 	movle	r3, #0
4000af64:	e3530000 	cmp	r3, #0
4000af68:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000af6c:	0affff36 	beq	4000ac4c <_dtoa_r+0xd8c>
4000af70:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000af74:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000af78:	eafffdb4 	b	4000a650 <_dtoa_r+0x790>
4000af7c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000af80:	e35c0000 	cmp	ip, #0
4000af84:	1a000132 	bne	4000b454 <_dtoa_r+0x1594>
4000af88:	e3a02000 	mov	r2, #0
4000af8c:	e51f3b40 	ldr	r3, [pc, #-2880]	; 4000a454 <_dtoa_r+0x594>
4000af90:	e28d1010 	add	r1, sp, #16
4000af94:	e8910003 	ldm	r1, {r0, r1}
4000af98:	eb000ded 	bl	4000e754 <__aeabi_dmul>
4000af9c:	e1a0200a 	mov	r2, sl
4000afa0:	e1a0300b 	mov	r3, fp
4000afa4:	eb000f56 	bl	4000ed04 <__aeabi_dcmpge>
4000afa8:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000afac:	e3500000 	cmp	r0, #0
4000afb0:	e1a08006 	mov	r8, r6
4000afb4:	1affff19 	bne	4000ac20 <_dtoa_r+0xd60>
4000afb8:	eafffdb2 	b	4000a688 <_dtoa_r+0x7c8>
4000afbc:	e35a0000 	cmp	sl, #0
4000afc0:	1afffd72 	bne	4000a590 <_dtoa_r+0x6d0>
4000afc4:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000afc8:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000afcc:	e3530000 	cmp	r3, #0
4000afd0:	11a0700a 	movne	r7, sl
4000afd4:	1afffd6e 	bne	4000a594 <_dtoa_r+0x6d4>
4000afd8:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
4000afdc:	e1a07a27 	lsr	r7, r7, #20
4000afe0:	e1a07a07 	lsl	r7, r7, #20
4000afe4:	e3570000 	cmp	r7, #0
4000afe8:	0afffd69 	beq	4000a594 <_dtoa_r+0x6d4>
4000afec:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000aff0:	e28cc001 	add	ip, ip, #1
4000aff4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000aff8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000affc:	e28cc001 	add	ip, ip, #1
4000b000:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b004:	e3a07001 	mov	r7, #1
4000b008:	eafffd61 	b	4000a594 <_dtoa_r+0x6d4>
4000b00c:	e3a03000 	mov	r3, #0
4000b010:	e1a01008 	mov	r1, r8
4000b014:	e1a00004 	mov	r0, r4
4000b018:	e3a0200a 	mov	r2, #10
4000b01c:	eb000208 	bl	4000b844 <__multadd>
4000b020:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b024:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
4000b028:	e35c0000 	cmp	ip, #0
4000b02c:	c3a03000 	movgt	r3, #0
4000b030:	d3a03001 	movle	r3, #1
4000b034:	e3510002 	cmp	r1, #2
4000b038:	d3a03000 	movle	r3, #0
4000b03c:	e3530000 	cmp	r3, #0
4000b040:	e1a08000 	mov	r8, r0
4000b044:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000b048:	1affffc8 	bne	4000af70 <_dtoa_r+0x10b0>
4000b04c:	e3550000 	cmp	r5, #0
4000b050:	da000004 	ble	4000b068 <_dtoa_r+0x11a8>
4000b054:	e1a01008 	mov	r1, r8
4000b058:	e1a02005 	mov	r2, r5
4000b05c:	e1a00004 	mov	r0, r4
4000b060:	eb000368 	bl	4000be08 <__lshift>
4000b064:	e1a08000 	mov	r8, r0
4000b068:	e3570000 	cmp	r7, #0
4000b06c:	01a0c008 	moveq	ip, r8
4000b070:	1a0000f9 	bne	4000b45c <_dtoa_r+0x159c>
4000b074:	e59d1020 	ldr	r1, [sp, #32]
4000b078:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000b07c:	e59d2020 	ldr	r2, [sp, #32]
4000b080:	e2811001 	add	r1, r1, #1
4000b084:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000b088:	e0822003 	add	r2, r2, r3
4000b08c:	e20a1001 	and	r1, sl, #1
4000b090:	e1a07006 	mov	r7, r6
4000b094:	e58d202c 	str	r2, [sp, #44]	; 0x2c
4000b098:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000b09c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
4000b0a0:	e1a0900c 	mov	r9, ip
4000b0a4:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000b0a8:	ea000008 	b	4000b0d0 <_dtoa_r+0x1210>
4000b0ac:	eb0001e4 	bl	4000b844 <__multadd>
4000b0b0:	e1a01009 	mov	r1, r9
4000b0b4:	e1a08000 	mov	r8, r0
4000b0b8:	e3a0200a 	mov	r2, #10
4000b0bc:	e1a00004 	mov	r0, r4
4000b0c0:	e3a03000 	mov	r3, #0
4000b0c4:	eb0001de 	bl	4000b844 <__multadd>
4000b0c8:	e1a09000 	mov	r9, r0
4000b0cc:	e2855001 	add	r5, r5, #1
4000b0d0:	e1a01007 	mov	r1, r7
4000b0d4:	e1a00006 	mov	r0, r6
4000b0d8:	ebfffb00 	bl	40009ce0 <quorem>
4000b0dc:	e1a01008 	mov	r1, r8
4000b0e0:	e1a0a000 	mov	sl, r0
4000b0e4:	e1a00006 	mov	r0, r6
4000b0e8:	eb000389 	bl	4000bf14 <__mcmp>
4000b0ec:	e1a02009 	mov	r2, r9
4000b0f0:	e1a0b000 	mov	fp, r0
4000b0f4:	e1a01007 	mov	r1, r7
4000b0f8:	e1a00004 	mov	r0, r4
4000b0fc:	eb00039c 	bl	4000bf74 <__mdiff>
4000b100:	e590200c 	ldr	r2, [r0, #12]
4000b104:	e245c001 	sub	ip, r5, #1
4000b108:	e3520000 	cmp	r2, #0
4000b10c:	e28a2030 	add	r2, sl, #48	; 0x30
4000b110:	e1a03000 	mov	r3, r0
4000b114:	e58d201c 	str	r2, [sp, #28]
4000b118:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b11c:	1a000030 	bne	4000b1e4 <_dtoa_r+0x1324>
4000b120:	e1a01003 	mov	r1, r3
4000b124:	e1a00006 	mov	r0, r6
4000b128:	e58d300c 	str	r3, [sp, #12]
4000b12c:	eb000378 	bl	4000bf14 <__mcmp>
4000b130:	e59d300c 	ldr	r3, [sp, #12]
4000b134:	e1a02000 	mov	r2, r0
4000b138:	e1a01003 	mov	r1, r3
4000b13c:	e1a00004 	mov	r0, r4
4000b140:	e58d200c 	str	r2, [sp, #12]
4000b144:	eb0001b7 	bl	4000b828 <_Bfree>
4000b148:	e59d200c 	ldr	r2, [sp, #12]
4000b14c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b150:	e192c00c 	orrs	ip, r2, ip
4000b154:	1a000002 	bne	4000b164 <_dtoa_r+0x12a4>
4000b158:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b15c:	e35c0000 	cmp	ip, #0
4000b160:	0a0000f7 	beq	4000b544 <_dtoa_r+0x1684>
4000b164:	e35b0000 	cmp	fp, #0
4000b168:	ba000092 	blt	4000b3b8 <_dtoa_r+0x14f8>
4000b16c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
4000b170:	e19bc00c 	orrs	ip, fp, ip
4000b174:	1a000002 	bne	4000b184 <_dtoa_r+0x12c4>
4000b178:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b17c:	e35c0000 	cmp	ip, #0
4000b180:	0a00008c 	beq	4000b3b8 <_dtoa_r+0x14f8>
4000b184:	e3520000 	cmp	r2, #0
4000b188:	ca0000d1 	bgt	4000b4d4 <_dtoa_r+0x1614>
4000b18c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000b190:	e59d201c 	ldr	r2, [sp, #28]
4000b194:	e155000c 	cmp	r5, ip
4000b198:	e5452001 	strb	r2, [r5, #-1]
4000b19c:	e1a0b005 	mov	fp, r5
4000b1a0:	0a0000da 	beq	4000b510 <_dtoa_r+0x1650>
4000b1a4:	e1a01006 	mov	r1, r6
4000b1a8:	e3a0200a 	mov	r2, #10
4000b1ac:	e3a03000 	mov	r3, #0
4000b1b0:	e1a00004 	mov	r0, r4
4000b1b4:	eb0001a2 	bl	4000b844 <__multadd>
4000b1b8:	e1580009 	cmp	r8, r9
4000b1bc:	e1a06000 	mov	r6, r0
4000b1c0:	e1a01008 	mov	r1, r8
4000b1c4:	e1a00004 	mov	r0, r4
4000b1c8:	e3a0200a 	mov	r2, #10
4000b1cc:	e3a03000 	mov	r3, #0
4000b1d0:	1affffb5 	bne	4000b0ac <_dtoa_r+0x11ec>
4000b1d4:	eb00019a 	bl	4000b844 <__multadd>
4000b1d8:	e1a08000 	mov	r8, r0
4000b1dc:	e1a09000 	mov	r9, r0
4000b1e0:	eaffffb9 	b	4000b0cc <_dtoa_r+0x120c>
4000b1e4:	e3a02001 	mov	r2, #1
4000b1e8:	eaffffd2 	b	4000b138 <_dtoa_r+0x1278>
4000b1ec:	e3a0c001 	mov	ip, #1
4000b1f0:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000b1f4:	eafffe59 	b	4000ab60 <_dtoa_r+0xca0>
4000b1f8:	e3a03001 	mov	r3, #1
4000b1fc:	e58d309c 	str	r3, [sp, #156]	; 0x9c
4000b200:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000b204:	e58d3028 	str	r3, [sp, #40]	; 0x28
4000b208:	e3a01000 	mov	r1, #0
4000b20c:	e0035005 	and	r5, r3, r5
4000b210:	e5841044 	str	r1, [r4, #68]	; 0x44
4000b214:	eafffd91 	b	4000a860 <_dtoa_r+0x9a0>
4000b218:	e35c000e 	cmp	ip, #14
4000b21c:	83a03000 	movhi	r3, #0
4000b220:	93a03001 	movls	r3, #1
4000b224:	eafffff7 	b	4000b208 <_dtoa_r+0x1348>
4000b228:	e28d1030 	add	r1, sp, #48	; 0x30
4000b22c:	e8910006 	ldm	r1, {r1, r2}
4000b230:	e1a00004 	mov	r0, r4
4000b234:	eb0002b2 	bl	4000bd04 <__pow5mult>
4000b238:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b23c:	eafffcc4 	b	4000a554 <_dtoa_r+0x694>
4000b240:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000b244:	e35c0000 	cmp	ip, #0
4000b248:	0afffe54 	beq	4000aba0 <_dtoa_r+0xce0>
4000b24c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b250:	e35c0000 	cmp	ip, #0
4000b254:	dafffebb 	ble	4000ad48 <_dtoa_r+0xe88>
4000b258:	e3a02000 	mov	r2, #0
4000b25c:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 4000a458 <_dtoa_r+0x598>
4000b260:	e1a00006 	mov	r0, r6
4000b264:	e1a01007 	mov	r1, r7
4000b268:	eb000d39 	bl	4000e754 <__aeabi_dmul>
4000b26c:	e1a06000 	mov	r6, r0
4000b270:	e2880001 	add	r0, r8, #1
4000b274:	e1a07001 	mov	r7, r1
4000b278:	eb000cfe 	bl	4000e678 <__aeabi_i2d>
4000b27c:	e1a02000 	mov	r2, r0
4000b280:	e1a03001 	mov	r3, r1
4000b284:	e1a00006 	mov	r0, r6
4000b288:	e1a01007 	mov	r1, r7
4000b28c:	eb000d30 	bl	4000e754 <__aeabi_dmul>
4000b290:	e3a02000 	mov	r2, #0
4000b294:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000a45c <_dtoa_r+0x59c>
4000b298:	eb000c29 	bl	4000e344 <__adddf3>
4000b29c:	e59dc018 	ldr	ip, [sp, #24]
4000b2a0:	e24cc001 	sub	ip, ip, #1
4000b2a4:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b2a8:	e1a08000 	mov	r8, r0
4000b2ac:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
4000b2b0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000b2b4:	eafffdb4 	b	4000a98c <_dtoa_r+0xacc>
4000b2b8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b2bc:	e58d2020 	str	r2, [sp, #32]
4000b2c0:	e28cc001 	add	ip, ip, #1
4000b2c4:	e3a02030 	mov	r2, #48	; 0x30
4000b2c8:	e5c32000 	strb	r2, [r3]
4000b2cc:	e58dc018 	str	ip, [sp, #24]
4000b2d0:	e3a02031 	mov	r2, #49	; 0x31
4000b2d4:	eafffc6f 	b	4000a498 <_dtoa_r+0x5d8>
4000b2d8:	e28d7050 	add	r7, sp, #80	; 0x50
4000b2dc:	e89700c0 	ldm	r7, {r6, r7}
4000b2e0:	e3a08002 	mov	r8, #2
4000b2e4:	eafffd8e 	b	4000a924 <_dtoa_r+0xa64>
4000b2e8:	e28d3048 	add	r3, sp, #72	; 0x48
4000b2ec:	e893000c 	ldm	r3, {r2, r3}
4000b2f0:	e3a00000 	mov	r0, #0
4000b2f4:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 4000a460 <_dtoa_r+0x5a0>
4000b2f8:	eb000c10 	bl	4000e340 <__aeabi_dsub>
4000b2fc:	e1a02006 	mov	r2, r6
4000b300:	e1a03007 	mov	r3, r7
4000b304:	eb000e84 	bl	4000ed1c <__aeabi_dcmpgt>
4000b308:	e3500000 	cmp	r0, #0
4000b30c:	0afffe8d 	beq	4000ad48 <_dtoa_r+0xe88>
4000b310:	e5552001 	ldrb	r2, [r5, #-1]
4000b314:	e3520030 	cmp	r2, #48	; 0x30
4000b318:	e1a03005 	mov	r3, r5
4000b31c:	e2455001 	sub	r5, r5, #1
4000b320:	0afffffa 	beq	4000b310 <_dtoa_r+0x1450>
4000b324:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b328:	e59d9020 	ldr	r9, [sp, #32]
4000b32c:	e58dc018 	str	ip, [sp, #24]
4000b330:	e58d3020 	str	r3, [sp, #32]
4000b334:	eafffce8 	b	4000a6dc <_dtoa_r+0x81c>
4000b338:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b33c:	e1a00004 	mov	r0, r4
4000b340:	eb00026f 	bl	4000bd04 <__pow5mult>
4000b344:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b348:	eafffc81 	b	4000a554 <_dtoa_r+0x694>
4000b34c:	e59dc018 	ldr	ip, [sp, #24]
4000b350:	e3a03031 	mov	r3, #49	; 0x31
4000b354:	e28cc001 	add	ip, ip, #1
4000b358:	e59d9020 	ldr	r9, [sp, #32]
4000b35c:	e58dc018 	str	ip, [sp, #24]
4000b360:	e58db020 	str	fp, [sp, #32]
4000b364:	e5c23000 	strb	r3, [r2]
4000b368:	eafffcd0 	b	4000a6b0 <_dtoa_r+0x7f0>
4000b36c:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
4000b370:	e35c0000 	cmp	ip, #0
4000b374:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
4000b378:	12833e43 	addne	r3, r3, #1072	; 0x430
4000b37c:	12833003 	addne	r3, r3, #3
4000b380:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
4000b384:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
4000b388:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000b38c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000b390:	eafffd0f 	b	4000a7d4 <_dtoa_r+0x914>
4000b394:	e59d401c 	ldr	r4, [sp, #28]
4000b398:	e1a0500b 	mov	r5, fp
4000b39c:	e59d9020 	ldr	r9, [sp, #32]
4000b3a0:	e58d5020 	str	r5, [sp, #32]
4000b3a4:	eafffccc 	b	4000a6dc <_dtoa_r+0x81c>
4000b3a8:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000b3ac:	e1a05009 	mov	r5, r9
4000b3b0:	e59d9020 	ldr	r9, [sp, #32]
4000b3b4:	eafffc12 	b	4000a404 <_dtoa_r+0x544>
4000b3b8:	e3520000 	cmp	r2, #0
4000b3bc:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b3c0:	e1a0c009 	mov	ip, r9
4000b3c4:	e1a06007 	mov	r6, r7
4000b3c8:	e59d701c 	ldr	r7, [sp, #28]
4000b3cc:	da00000d 	ble	4000b408 <_dtoa_r+0x1548>
4000b3d0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000b3d4:	e3a02001 	mov	r2, #1
4000b3d8:	e1a00004 	mov	r0, r4
4000b3dc:	e58d900c 	str	r9, [sp, #12]
4000b3e0:	eb000288 	bl	4000be08 <__lshift>
4000b3e4:	e1a01006 	mov	r1, r6
4000b3e8:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000b3ec:	eb0002c8 	bl	4000bf14 <__mcmp>
4000b3f0:	e3500000 	cmp	r0, #0
4000b3f4:	e59dc00c 	ldr	ip, [sp, #12]
4000b3f8:	da00005a 	ble	4000b568 <_dtoa_r+0x16a8>
4000b3fc:	e3570039 	cmp	r7, #57	; 0x39
4000b400:	0a000048 	beq	4000b528 <_dtoa_r+0x1668>
4000b404:	e28a7031 	add	r7, sl, #49	; 0x31
4000b408:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b40c:	e2831001 	add	r1, r3, #1
4000b410:	e59d9020 	ldr	r9, [sp, #32]
4000b414:	e1a05008 	mov	r5, r8
4000b418:	e5c37000 	strb	r7, [r3]
4000b41c:	e1a0800c 	mov	r8, ip
4000b420:	e58d1020 	str	r1, [sp, #32]
4000b424:	eafffca1 	b	4000a6b0 <_dtoa_r+0x7f0>
4000b428:	1a000001 	bne	4000b434 <_dtoa_r+0x1574>
4000b42c:	e3170001 	tst	r7, #1
4000b430:	1afffe29 	bne	4000acdc <_dtoa_r+0xe1c>
4000b434:	e55b2001 	ldrb	r2, [fp, #-1]
4000b438:	e3520030 	cmp	r2, #48	; 0x30
4000b43c:	e1a0300b 	mov	r3, fp
4000b440:	e24bb001 	sub	fp, fp, #1
4000b444:	0afffffa 	beq	4000b434 <_dtoa_r+0x1574>
4000b448:	e59d9020 	ldr	r9, [sp, #32]
4000b44c:	e58d3020 	str	r3, [sp, #32]
4000b450:	eafffc96 	b	4000a6b0 <_dtoa_r+0x7f0>
4000b454:	e3a06000 	mov	r6, #0
4000b458:	eafffdef 	b	4000ac1c <_dtoa_r+0xd5c>
4000b45c:	e5981004 	ldr	r1, [r8, #4]
4000b460:	e1a00004 	mov	r0, r4
4000b464:	eb0000cc 	bl	4000b79c <_Balloc>
4000b468:	e5982010 	ldr	r2, [r8, #16]
4000b46c:	e2822002 	add	r2, r2, #2
4000b470:	e1a05000 	mov	r5, r0
4000b474:	e1a02102 	lsl	r2, r2, #2
4000b478:	e288100c 	add	r1, r8, #12
4000b47c:	e280000c 	add	r0, r0, #12
4000b480:	ebfff028 	bl	40007528 <memcpy>
4000b484:	e1a00004 	mov	r0, r4
4000b488:	e1a01005 	mov	r1, r5
4000b48c:	e3a02001 	mov	r2, #1
4000b490:	eb00025c 	bl	4000be08 <__lshift>
4000b494:	e1a0c000 	mov	ip, r0
4000b498:	eafffef5 	b	4000b074 <_dtoa_r+0x11b4>
4000b49c:	e28d1010 	add	r1, sp, #16
4000b4a0:	e8910003 	ldm	r1, {r0, r1}
4000b4a4:	e1a02006 	mov	r2, r6
4000b4a8:	e1a03007 	mov	r3, r7
4000b4ac:	eb000e02 	bl	4000ecbc <__aeabi_dcmpeq>
4000b4b0:	e3500000 	cmp	r0, #0
4000b4b4:	0affffb8 	beq	4000b39c <_dtoa_r+0x14dc>
4000b4b8:	e3180001 	tst	r8, #1
4000b4bc:	e59d9020 	ldr	r9, [sp, #32]
4000b4c0:	0affffb6 	beq	4000b3a0 <_dtoa_r+0x14e0>
4000b4c4:	e59dc018 	ldr	ip, [sp, #24]
4000b4c8:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000b4cc:	e5558001 	ldrb	r8, [r5, #-1]
4000b4d0:	eafffbcb 	b	4000a404 <_dtoa_r+0x544>
4000b4d4:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b4d8:	e1a06007 	mov	r6, r7
4000b4dc:	e59d701c 	ldr	r7, [sp, #28]
4000b4e0:	e3570039 	cmp	r7, #57	; 0x39
4000b4e4:	e1a0c009 	mov	ip, r9
4000b4e8:	0a00000e 	beq	4000b528 <_dtoa_r+0x1668>
4000b4ec:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b4f0:	e2877001 	add	r7, r7, #1
4000b4f4:	e2831001 	add	r1, r3, #1
4000b4f8:	e59d9020 	ldr	r9, [sp, #32]
4000b4fc:	e1a05008 	mov	r5, r8
4000b500:	e5c37000 	strb	r7, [r3]
4000b504:	e58d1020 	str	r1, [sp, #32]
4000b508:	e1a0800c 	mov	r8, ip
4000b50c:	eafffc67 	b	4000a6b0 <_dtoa_r+0x7f0>
4000b510:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b514:	e1a05008 	mov	r5, r8
4000b518:	e1a06007 	mov	r6, r7
4000b51c:	e1a08009 	mov	r8, r9
4000b520:	e59d701c 	ldr	r7, [sp, #28]
4000b524:	eafffde3 	b	4000acb8 <_dtoa_r+0xdf8>
4000b528:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000b52c:	e3a03039 	mov	r3, #57	; 0x39
4000b530:	e1a05008 	mov	r5, r8
4000b534:	e5c23000 	strb	r3, [r2]
4000b538:	e1a0800c 	mov	r8, ip
4000b53c:	e282b001 	add	fp, r2, #1
4000b540:	eafffde9 	b	4000acec <_dtoa_r+0xe2c>
4000b544:	e58d6030 	str	r6, [sp, #48]	; 0x30
4000b548:	e1a06007 	mov	r6, r7
4000b54c:	e59d701c 	ldr	r7, [sp, #28]
4000b550:	e3570039 	cmp	r7, #57	; 0x39
4000b554:	e1a0c009 	mov	ip, r9
4000b558:	0afffff2 	beq	4000b528 <_dtoa_r+0x1668>
4000b55c:	e35b0000 	cmp	fp, #0
4000b560:	caffffa7 	bgt	4000b404 <_dtoa_r+0x1544>
4000b564:	eaffffa7 	b	4000b408 <_dtoa_r+0x1548>
4000b568:	1affffa6 	bne	4000b408 <_dtoa_r+0x1548>
4000b56c:	e3170001 	tst	r7, #1
4000b570:	0affffa4 	beq	4000b408 <_dtoa_r+0x1548>
4000b574:	eaffffa0 	b	4000b3fc <_dtoa_r+0x153c>
4000b578:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b57c:	e59d9020 	ldr	r9, [sp, #32]
4000b580:	e58dc020 	str	ip, [sp, #32]
4000b584:	eafffc54 	b	4000a6dc <_dtoa_r+0x81c>
4000b588:	e3a08002 	mov	r8, #2
4000b58c:	eafffce4 	b	4000a924 <_dtoa_r+0xa64>
4000b590:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000b594:	e58dc018 	str	ip, [sp, #24]
4000b598:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000b59c:	e59d9020 	ldr	r9, [sp, #32]
4000b5a0:	e58dc020 	str	ip, [sp, #32]
4000b5a4:	eafffc4c 	b	4000a6dc <_dtoa_r+0x81c>
4000b5a8:	1263303c 	rsbne	r3, r3, #60	; 0x3c
4000b5ac:	0afffc0b 	beq	4000a5e0 <_dtoa_r+0x720>
4000b5b0:	eafffc03 	b	4000a5c4 <_dtoa_r+0x704>
4000b5b4:	e1a00000 	nop			; (mov r0, r0)

4000b5b8 <_setlocale_r>:
4000b5b8:	e92d4010 	push	{r4, lr}
4000b5bc:	e2524000 	subs	r4, r2, #0
4000b5c0:	0a000004 	beq	4000b5d8 <_setlocale_r+0x20>
4000b5c4:	e1a00004 	mov	r0, r4
4000b5c8:	e59f104c 	ldr	r1, [pc, #76]	; 4000b61c <_setlocale_r+0x64>
4000b5cc:	eb0003d8 	bl	4000c534 <strcmp>
4000b5d0:	e3500000 	cmp	r0, #0
4000b5d4:	1a000002 	bne	4000b5e4 <_setlocale_r+0x2c>
4000b5d8:	e59f0040 	ldr	r0, [pc, #64]	; 4000b620 <_setlocale_r+0x68>
4000b5dc:	e8bd4010 	pop	{r4, lr}
4000b5e0:	e12fff1e 	bx	lr
4000b5e4:	e1a00004 	mov	r0, r4
4000b5e8:	e59f1030 	ldr	r1, [pc, #48]	; 4000b620 <_setlocale_r+0x68>
4000b5ec:	eb0003d0 	bl	4000c534 <strcmp>
4000b5f0:	e3500000 	cmp	r0, #0
4000b5f4:	0afffff7 	beq	4000b5d8 <_setlocale_r+0x20>
4000b5f8:	e1a00004 	mov	r0, r4
4000b5fc:	e59f1020 	ldr	r1, [pc, #32]	; 4000b624 <_setlocale_r+0x6c>
4000b600:	eb0003cb 	bl	4000c534 <strcmp>
4000b604:	e59f3014 	ldr	r3, [pc, #20]	; 4000b620 <_setlocale_r+0x68>
4000b608:	e3500000 	cmp	r0, #0
4000b60c:	01a00003 	moveq	r0, r3
4000b610:	13a00000 	movne	r0, #0
4000b614:	e8bd4010 	pop	{r4, lr}
4000b618:	e12fff1e 	bx	lr
4000b61c:	40017f94 	mulmi	r1, r4, pc	; <UNPREDICTABLE>
4000b620:	40017f3c 	andmi	r7, r1, ip, lsr pc
4000b624:	40017d20 	andmi	r7, r1, r0, lsr #26

4000b628 <__locale_charset>:
4000b628:	e59f0000 	ldr	r0, [pc]	; 4000b630 <__locale_charset+0x8>
4000b62c:	e12fff1e 	bx	lr
4000b630:	40018ad0 	ldrdmi	r8, [r1], -r0

4000b634 <__locale_mb_cur_max>:
4000b634:	e59f3004 	ldr	r3, [pc, #4]	; 4000b640 <__locale_mb_cur_max+0xc>
4000b638:	e5930020 	ldr	r0, [r3, #32]
4000b63c:	e12fff1e 	bx	lr
4000b640:	40018ad0 	ldrdmi	r8, [r1], -r0

4000b644 <__locale_msgcharset>:
4000b644:	e59f0000 	ldr	r0, [pc]	; 4000b64c <__locale_msgcharset+0x8>
4000b648:	e12fff1e 	bx	lr
4000b64c:	40018af4 	strdmi	r8, [r1], -r4

4000b650 <__locale_cjk_lang>:
4000b650:	e3a00000 	mov	r0, #0
4000b654:	e12fff1e 	bx	lr

4000b658 <_localeconv_r>:
4000b658:	e59f0000 	ldr	r0, [pc]	; 4000b660 <_localeconv_r+0x8>
4000b65c:	e12fff1e 	bx	lr
4000b660:	40018b14 	andmi	r8, r1, r4, lsl fp

4000b664 <setlocale>:
4000b664:	e59f300c 	ldr	r3, [pc, #12]	; 4000b678 <setlocale+0x14>
4000b668:	e1a02001 	mov	r2, r1
4000b66c:	e1a01000 	mov	r1, r0
4000b670:	e5930000 	ldr	r0, [r3]
4000b674:	eaffffcf 	b	4000b5b8 <_setlocale_r>
4000b678:	400186a0 	andmi	r8, r1, r0, lsr #13

4000b67c <localeconv>:
4000b67c:	e59f0000 	ldr	r0, [pc]	; 4000b684 <localeconv+0x8>
4000b680:	e12fff1e 	bx	lr
4000b684:	40018b14 	andmi	r8, r1, r4, lsl fp

4000b688 <memchr>:
4000b688:	e3100003 	tst	r0, #3
4000b68c:	e92d0070 	push	{r4, r5, r6}
4000b690:	e20110ff 	and	r1, r1, #255	; 0xff
4000b694:	0a00003a 	beq	4000b784 <memchr+0xfc>
4000b698:	e3520000 	cmp	r2, #0
4000b69c:	e242c001 	sub	ip, r2, #1
4000b6a0:	0a000021 	beq	4000b72c <memchr+0xa4>
4000b6a4:	e5d03000 	ldrb	r3, [r0]
4000b6a8:	e1530001 	cmp	r3, r1
4000b6ac:	0a00001f 	beq	4000b730 <memchr+0xa8>
4000b6b0:	e2803001 	add	r3, r0, #1
4000b6b4:	ea000006 	b	4000b6d4 <memchr+0x4c>
4000b6b8:	e35c0000 	cmp	ip, #0
4000b6bc:	0a00001a 	beq	4000b72c <memchr+0xa4>
4000b6c0:	e5d02000 	ldrb	r2, [r0]
4000b6c4:	e1520001 	cmp	r2, r1
4000b6c8:	e2833001 	add	r3, r3, #1
4000b6cc:	e24cc001 	sub	ip, ip, #1
4000b6d0:	0a000016 	beq	4000b730 <memchr+0xa8>
4000b6d4:	e3130003 	tst	r3, #3
4000b6d8:	e1a00003 	mov	r0, r3
4000b6dc:	1afffff5 	bne	4000b6b8 <memchr+0x30>
4000b6e0:	e35c0003 	cmp	ip, #3
4000b6e4:	8a000013 	bhi	4000b738 <memchr+0xb0>
4000b6e8:	e35c0000 	cmp	ip, #0
4000b6ec:	e24c4001 	sub	r4, ip, #1
4000b6f0:	0a000025 	beq	4000b78c <memchr+0x104>
4000b6f4:	e5d03000 	ldrb	r3, [r0]
4000b6f8:	e1530001 	cmp	r3, r1
4000b6fc:	0a00000b 	beq	4000b730 <memchr+0xa8>
4000b700:	e2802001 	add	r2, r0, #1
4000b704:	e3a03000 	mov	r3, #0
4000b708:	ea000004 	b	4000b720 <memchr+0x98>
4000b70c:	e5d0c000 	ldrb	ip, [r0]
4000b710:	e15c0001 	cmp	ip, r1
4000b714:	e2822001 	add	r2, r2, #1
4000b718:	e2833001 	add	r3, r3, #1
4000b71c:	0a000003 	beq	4000b730 <memchr+0xa8>
4000b720:	e1530004 	cmp	r3, r4
4000b724:	e1a00002 	mov	r0, r2
4000b728:	1afffff7 	bne	4000b70c <memchr+0x84>
4000b72c:	e3a00000 	mov	r0, #0
4000b730:	e8bd0070 	pop	{r4, r5, r6}
4000b734:	e12fff1e 	bx	lr
4000b738:	e1816401 	orr	r6, r1, r1, lsl #8
4000b73c:	e1a03000 	mov	r3, r0
4000b740:	e1866806 	orr	r6, r6, r6, lsl #16
4000b744:	e5935000 	ldr	r5, [r3]
4000b748:	e59f4044 	ldr	r4, [pc, #68]	; 4000b794 <memchr+0x10c>
4000b74c:	e0265005 	eor	r5, r6, r5
4000b750:	e0854004 	add	r4, r5, r4
4000b754:	e59f203c 	ldr	r2, [pc, #60]	; 4000b798 <memchr+0x110>
4000b758:	e1c44005 	bic	r4, r4, r5
4000b75c:	e0042002 	and	r2, r4, r2
4000b760:	e3520000 	cmp	r2, #0
4000b764:	e1a00003 	mov	r0, r3
4000b768:	e2833004 	add	r3, r3, #4
4000b76c:	1affffdd 	bne	4000b6e8 <memchr+0x60>
4000b770:	e24cc004 	sub	ip, ip, #4
4000b774:	e35c0003 	cmp	ip, #3
4000b778:	e1a00003 	mov	r0, r3
4000b77c:	8afffff0 	bhi	4000b744 <memchr+0xbc>
4000b780:	eaffffd8 	b	4000b6e8 <memchr+0x60>
4000b784:	e1a0c002 	mov	ip, r2
4000b788:	eaffffd4 	b	4000b6e0 <memchr+0x58>
4000b78c:	e1a0000c 	mov	r0, ip
4000b790:	eaffffe6 	b	4000b730 <memchr+0xa8>
4000b794:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000b798:	80808080 	addhi	r8, r0, r0, lsl #1

4000b79c <_Balloc>:
4000b79c:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000b7a0:	e3520000 	cmp	r2, #0
4000b7a4:	e92d4070 	push	{r4, r5, r6, lr}
4000b7a8:	e1a05000 	mov	r5, r0
4000b7ac:	e1a04001 	mov	r4, r1
4000b7b0:	0a000009 	beq	4000b7dc <_Balloc+0x40>
4000b7b4:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000b7b8:	e3500000 	cmp	r0, #0
4000b7bc:	0a00000f 	beq	4000b800 <_Balloc+0x64>
4000b7c0:	e5901000 	ldr	r1, [r0]
4000b7c4:	e7821104 	str	r1, [r2, r4, lsl #2]
4000b7c8:	e3a02000 	mov	r2, #0
4000b7cc:	e5802010 	str	r2, [r0, #16]
4000b7d0:	e580200c 	str	r2, [r0, #12]
4000b7d4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000b7d8:	e12fff1e 	bx	lr
4000b7dc:	e3a02021 	mov	r2, #33	; 0x21
4000b7e0:	e3a01004 	mov	r1, #4
4000b7e4:	eb000881 	bl	4000d9f0 <_calloc_r>
4000b7e8:	e3500000 	cmp	r0, #0
4000b7ec:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000b7f0:	11a02000 	movne	r2, r0
4000b7f4:	1affffee 	bne	4000b7b4 <_Balloc+0x18>
4000b7f8:	e3a00000 	mov	r0, #0
4000b7fc:	eafffff4 	b	4000b7d4 <_Balloc+0x38>
4000b800:	e3a01001 	mov	r1, #1
4000b804:	e1a06411 	lsl	r6, r1, r4
4000b808:	e2862005 	add	r2, r6, #5
4000b80c:	e1a00005 	mov	r0, r5
4000b810:	e1a02102 	lsl	r2, r2, #2
4000b814:	eb000875 	bl	4000d9f0 <_calloc_r>
4000b818:	e3500000 	cmp	r0, #0
4000b81c:	0afffff5 	beq	4000b7f8 <_Balloc+0x5c>
4000b820:	e9800050 	stmib	r0, {r4, r6}
4000b824:	eaffffe7 	b	4000b7c8 <_Balloc+0x2c>

4000b828 <_Bfree>:
4000b828:	e3510000 	cmp	r1, #0
4000b82c:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000b830:	15912004 	ldrne	r2, [r1, #4]
4000b834:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000b838:	15810000 	strne	r0, [r1]
4000b83c:	17831102 	strne	r1, [r3, r2, lsl #2]
4000b840:	e12fff1e 	bx	lr

4000b844 <__multadd>:
4000b844:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000b848:	e5917010 	ldr	r7, [r1, #16]
4000b84c:	e24dd00c 	sub	sp, sp, #12
4000b850:	e1a08001 	mov	r8, r1
4000b854:	e1a09000 	mov	r9, r0
4000b858:	e2814014 	add	r4, r1, #20
4000b85c:	e3a0c000 	mov	ip, #0
4000b860:	e5946000 	ldr	r6, [r4]
4000b864:	e1a05806 	lsl	r5, r6, #16
4000b868:	e1a05825 	lsr	r5, r5, #16
4000b86c:	e0253592 	mla	r5, r2, r5, r3
4000b870:	e1a03826 	lsr	r3, r6, #16
4000b874:	e0030392 	mul	r3, r2, r3
4000b878:	e1a01805 	lsl	r1, r5, #16
4000b87c:	e0833825 	add	r3, r3, r5, lsr #16
4000b880:	e28cc001 	add	ip, ip, #1
4000b884:	e1a01821 	lsr	r1, r1, #16
4000b888:	e0811803 	add	r1, r1, r3, lsl #16
4000b88c:	e157000c 	cmp	r7, ip
4000b890:	e4841004 	str	r1, [r4], #4
4000b894:	e1a03823 	lsr	r3, r3, #16
4000b898:	cafffff0 	bgt	4000b860 <__multadd+0x1c>
4000b89c:	e3530000 	cmp	r3, #0
4000b8a0:	0a000006 	beq	4000b8c0 <__multadd+0x7c>
4000b8a4:	e5982008 	ldr	r2, [r8, #8]
4000b8a8:	e1570002 	cmp	r7, r2
4000b8ac:	aa000007 	bge	4000b8d0 <__multadd+0x8c>
4000b8b0:	e0882107 	add	r2, r8, r7, lsl #2
4000b8b4:	e2877001 	add	r7, r7, #1
4000b8b8:	e5823014 	str	r3, [r2, #20]
4000b8bc:	e5887010 	str	r7, [r8, #16]
4000b8c0:	e1a00008 	mov	r0, r8
4000b8c4:	e28dd00c 	add	sp, sp, #12
4000b8c8:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000b8cc:	e12fff1e 	bx	lr
4000b8d0:	e5981004 	ldr	r1, [r8, #4]
4000b8d4:	e1a00009 	mov	r0, r9
4000b8d8:	e2811001 	add	r1, r1, #1
4000b8dc:	e58d3004 	str	r3, [sp, #4]
4000b8e0:	ebffffad 	bl	4000b79c <_Balloc>
4000b8e4:	e5982010 	ldr	r2, [r8, #16]
4000b8e8:	e2822002 	add	r2, r2, #2
4000b8ec:	e288100c 	add	r1, r8, #12
4000b8f0:	e1a04000 	mov	r4, r0
4000b8f4:	e1a02102 	lsl	r2, r2, #2
4000b8f8:	e280000c 	add	r0, r0, #12
4000b8fc:	ebffef09 	bl	40007528 <memcpy>
4000b900:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000b904:	e5981004 	ldr	r1, [r8, #4]
4000b908:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000b90c:	e59d3004 	ldr	r3, [sp, #4]
4000b910:	e5880000 	str	r0, [r8]
4000b914:	e7828101 	str	r8, [r2, r1, lsl #2]
4000b918:	e1a08004 	mov	r8, r4
4000b91c:	eaffffe3 	b	4000b8b0 <__multadd+0x6c>

4000b920 <__s2b>:
4000b920:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000b924:	e1a08003 	mov	r8, r3
4000b928:	e59f30d4 	ldr	r3, [pc, #212]	; 4000ba04 <__s2b+0xe4>
4000b92c:	e288c008 	add	ip, r8, #8
4000b930:	e0c3e39c 	smull	lr, r3, ip, r3
4000b934:	e1a0cfcc 	asr	ip, ip, #31
4000b938:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000b93c:	e3530001 	cmp	r3, #1
4000b940:	e1a05000 	mov	r5, r0
4000b944:	e1a04001 	mov	r4, r1
4000b948:	e1a07002 	mov	r7, r2
4000b94c:	e59d6020 	ldr	r6, [sp, #32]
4000b950:	da000029 	ble	4000b9fc <__s2b+0xdc>
4000b954:	e3a0c001 	mov	ip, #1
4000b958:	e3a01000 	mov	r1, #0
4000b95c:	e1a0c08c 	lsl	ip, ip, #1
4000b960:	e153000c 	cmp	r3, ip
4000b964:	e2811001 	add	r1, r1, #1
4000b968:	cafffffb 	bgt	4000b95c <__s2b+0x3c>
4000b96c:	e1a00005 	mov	r0, r5
4000b970:	ebffff89 	bl	4000b79c <_Balloc>
4000b974:	e3570009 	cmp	r7, #9
4000b978:	e3a03001 	mov	r3, #1
4000b97c:	e5806014 	str	r6, [r0, #20]
4000b980:	e5803010 	str	r3, [r0, #16]
4000b984:	d284400a 	addle	r4, r4, #10
4000b988:	d3a07009 	movle	r7, #9
4000b98c:	da00000c 	ble	4000b9c4 <__s2b+0xa4>
4000b990:	e2849009 	add	r9, r4, #9
4000b994:	e1a06009 	mov	r6, r9
4000b998:	e0844007 	add	r4, r4, r7
4000b99c:	e4d63001 	ldrb	r3, [r6], #1
4000b9a0:	e1a01000 	mov	r1, r0
4000b9a4:	e2433030 	sub	r3, r3, #48	; 0x30
4000b9a8:	e1a00005 	mov	r0, r5
4000b9ac:	e3a0200a 	mov	r2, #10
4000b9b0:	ebffffa3 	bl	4000b844 <__multadd>
4000b9b4:	e1560004 	cmp	r6, r4
4000b9b8:	1afffff7 	bne	4000b99c <__s2b+0x7c>
4000b9bc:	e0894007 	add	r4, r9, r7
4000b9c0:	e2444008 	sub	r4, r4, #8
4000b9c4:	e1580007 	cmp	r8, r7
4000b9c8:	da000009 	ble	4000b9f4 <__s2b+0xd4>
4000b9cc:	e0677008 	rsb	r7, r7, r8
4000b9d0:	e0847007 	add	r7, r4, r7
4000b9d4:	e4d43001 	ldrb	r3, [r4], #1
4000b9d8:	e1a01000 	mov	r1, r0
4000b9dc:	e2433030 	sub	r3, r3, #48	; 0x30
4000b9e0:	e1a00005 	mov	r0, r5
4000b9e4:	e3a0200a 	mov	r2, #10
4000b9e8:	ebffff95 	bl	4000b844 <__multadd>
4000b9ec:	e1540007 	cmp	r4, r7
4000b9f0:	1afffff7 	bne	4000b9d4 <__s2b+0xb4>
4000b9f4:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000b9f8:	e12fff1e 	bx	lr
4000b9fc:	e3a01000 	mov	r1, #0
4000ba00:	eaffffd9 	b	4000b96c <__s2b+0x4c>
4000ba04:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000ba08 <__hi0bits>:
4000ba08:	e1b03820 	lsrs	r3, r0, #16
4000ba0c:	01a00800 	lsleq	r0, r0, #16
4000ba10:	03a03010 	moveq	r3, #16
4000ba14:	13a03000 	movne	r3, #0
4000ba18:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000ba1c:	01a00400 	lsleq	r0, r0, #8
4000ba20:	02833008 	addeq	r3, r3, #8
4000ba24:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000ba28:	01a00200 	lsleq	r0, r0, #4
4000ba2c:	02833004 	addeq	r3, r3, #4
4000ba30:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000ba34:	01a00100 	lsleq	r0, r0, #2
4000ba38:	02833002 	addeq	r3, r3, #2
4000ba3c:	e3500000 	cmp	r0, #0
4000ba40:	ba000005 	blt	4000ba5c <__hi0bits+0x54>
4000ba44:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000ba48:	1a000001 	bne	4000ba54 <__hi0bits+0x4c>
4000ba4c:	e3a00020 	mov	r0, #32
4000ba50:	e12fff1e 	bx	lr
4000ba54:	e2830001 	add	r0, r3, #1
4000ba58:	e12fff1e 	bx	lr
4000ba5c:	e1a00003 	mov	r0, r3
4000ba60:	e12fff1e 	bx	lr

4000ba64 <__lo0bits>:
4000ba64:	e5903000 	ldr	r3, [r0]
4000ba68:	e2132007 	ands	r2, r3, #7
4000ba6c:	0a000009 	beq	4000ba98 <__lo0bits+0x34>
4000ba70:	e3130001 	tst	r3, #1
4000ba74:	1a00001d 	bne	4000baf0 <__lo0bits+0x8c>
4000ba78:	e3130002 	tst	r3, #2
4000ba7c:	11a030a3 	lsrne	r3, r3, #1
4000ba80:	01a03123 	lsreq	r3, r3, #2
4000ba84:	15803000 	strne	r3, [r0]
4000ba88:	05803000 	streq	r3, [r0]
4000ba8c:	13a00001 	movne	r0, #1
4000ba90:	03a00002 	moveq	r0, #2
4000ba94:	e12fff1e 	bx	lr
4000ba98:	e1b01803 	lsls	r1, r3, #16
4000ba9c:	01a03823 	lsreq	r3, r3, #16
4000baa0:	03a02010 	moveq	r2, #16
4000baa4:	e31300ff 	tst	r3, #255	; 0xff
4000baa8:	01a03423 	lsreq	r3, r3, #8
4000baac:	02822008 	addeq	r2, r2, #8
4000bab0:	e313000f 	tst	r3, #15
4000bab4:	01a03223 	lsreq	r3, r3, #4
4000bab8:	02822004 	addeq	r2, r2, #4
4000babc:	e3130003 	tst	r3, #3
4000bac0:	01a03123 	lsreq	r3, r3, #2
4000bac4:	02822002 	addeq	r2, r2, #2
4000bac8:	e3130001 	tst	r3, #1
4000bacc:	1a000004 	bne	4000bae4 <__lo0bits+0x80>
4000bad0:	e1b030a3 	lsrs	r3, r3, #1
4000bad4:	1a000001 	bne	4000bae0 <__lo0bits+0x7c>
4000bad8:	e3a00020 	mov	r0, #32
4000badc:	e12fff1e 	bx	lr
4000bae0:	e2822001 	add	r2, r2, #1
4000bae4:	e5803000 	str	r3, [r0]
4000bae8:	e1a00002 	mov	r0, r2
4000baec:	e12fff1e 	bx	lr
4000baf0:	e3a00000 	mov	r0, #0
4000baf4:	e12fff1e 	bx	lr

4000baf8 <__i2b>:
4000baf8:	e92d4010 	push	{r4, lr}
4000bafc:	e1a04001 	mov	r4, r1
4000bb00:	e3a01001 	mov	r1, #1
4000bb04:	ebffff24 	bl	4000b79c <_Balloc>
4000bb08:	e3a02001 	mov	r2, #1
4000bb0c:	e5804014 	str	r4, [r0, #20]
4000bb10:	e5802010 	str	r2, [r0, #16]
4000bb14:	e8bd4010 	pop	{r4, lr}
4000bb18:	e12fff1e 	bx	lr

4000bb1c <__multiply>:
4000bb1c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bb20:	e5919010 	ldr	r9, [r1, #16]
4000bb24:	e592a010 	ldr	sl, [r2, #16]
4000bb28:	e159000a 	cmp	r9, sl
4000bb2c:	e24dd014 	sub	sp, sp, #20
4000bb30:	e1a08001 	mov	r8, r1
4000bb34:	e1a06002 	mov	r6, r2
4000bb38:	aa000004 	bge	4000bb50 <__multiply+0x34>
4000bb3c:	e1a02009 	mov	r2, r9
4000bb40:	e1a08006 	mov	r8, r6
4000bb44:	e1a0900a 	mov	r9, sl
4000bb48:	e1a06001 	mov	r6, r1
4000bb4c:	e1a0a002 	mov	sl, r2
4000bb50:	e5983008 	ldr	r3, [r8, #8]
4000bb54:	e089500a 	add	r5, r9, sl
4000bb58:	e5981004 	ldr	r1, [r8, #4]
4000bb5c:	e1550003 	cmp	r5, r3
4000bb60:	c2811001 	addgt	r1, r1, #1
4000bb64:	ebffff0c 	bl	4000b79c <_Balloc>
4000bb68:	e2804014 	add	r4, r0, #20
4000bb6c:	e0847105 	add	r7, r4, r5, lsl #2
4000bb70:	e1540007 	cmp	r4, r7
4000bb74:	e58d0004 	str	r0, [sp, #4]
4000bb78:	31a03004 	movcc	r3, r4
4000bb7c:	33a00000 	movcc	r0, #0
4000bb80:	2a000002 	bcs	4000bb90 <__multiply+0x74>
4000bb84:	e4830004 	str	r0, [r3], #4
4000bb88:	e1570003 	cmp	r7, r3
4000bb8c:	8afffffc 	bhi	4000bb84 <__multiply+0x68>
4000bb90:	e2866014 	add	r6, r6, #20
4000bb94:	e086a10a 	add	sl, r6, sl, lsl #2
4000bb98:	e156000a 	cmp	r6, sl
4000bb9c:	e2888014 	add	r8, r8, #20
4000bba0:	358d7008 	strcc	r7, [sp, #8]
4000bba4:	358d500c 	strcc	r5, [sp, #12]
4000bba8:	e088c109 	add	ip, r8, r9, lsl #2
4000bbac:	31a0700a 	movcc	r7, sl
4000bbb0:	31a05008 	movcc	r5, r8
4000bbb4:	2a000040 	bcs	4000bcbc <__multiply+0x1a0>
4000bbb8:	e4968004 	ldr	r8, [r6], #4
4000bbbc:	e1a09808 	lsl	r9, r8, #16
4000bbc0:	e1b09829 	lsrs	r9, r9, #16
4000bbc4:	0a00001b 	beq	4000bc38 <__multiply+0x11c>
4000bbc8:	e3a08000 	mov	r8, #0
4000bbcc:	e1a02005 	mov	r2, r5
4000bbd0:	e1a03004 	mov	r3, r4
4000bbd4:	e1a0a008 	mov	sl, r8
4000bbd8:	ea000000 	b	4000bbe0 <__multiply+0xc4>
4000bbdc:	e1a03001 	mov	r3, r1
4000bbe0:	e4920004 	ldr	r0, [r2], #4
4000bbe4:	e5931000 	ldr	r1, [r3]
4000bbe8:	e1a0b800 	lsl	fp, r0, #16
4000bbec:	e1a08801 	lsl	r8, r1, #16
4000bbf0:	e1a0b82b 	lsr	fp, fp, #16
4000bbf4:	e1a08828 	lsr	r8, r8, #16
4000bbf8:	e0288b99 	mla	r8, r9, fp, r8
4000bbfc:	e1a00820 	lsr	r0, r0, #16
4000bc00:	e1a01821 	lsr	r1, r1, #16
4000bc04:	e0211099 	mla	r1, r9, r0, r1
4000bc08:	e088800a 	add	r8, r8, sl
4000bc0c:	e1a00808 	lsl	r0, r8, #16
4000bc10:	e1a00820 	lsr	r0, r0, #16
4000bc14:	e0818828 	add	r8, r1, r8, lsr #16
4000bc18:	e1800808 	orr	r0, r0, r8, lsl #16
4000bc1c:	e1a01003 	mov	r1, r3
4000bc20:	e15c0002 	cmp	ip, r2
4000bc24:	e1a0a828 	lsr	sl, r8, #16
4000bc28:	e4810004 	str	r0, [r1], #4
4000bc2c:	8affffea 	bhi	4000bbdc <__multiply+0xc0>
4000bc30:	e583a004 	str	sl, [r3, #4]
4000bc34:	e5168004 	ldr	r8, [r6, #-4]
4000bc38:	e1b08828 	lsrs	r8, r8, #16
4000bc3c:	0a000019 	beq	4000bca8 <__multiply+0x18c>
4000bc40:	e5949000 	ldr	r9, [r4]
4000bc44:	e3a0a000 	mov	sl, #0
4000bc48:	e1a02004 	mov	r2, r4
4000bc4c:	e1a00009 	mov	r0, r9
4000bc50:	e1a03005 	mov	r3, r5
4000bc54:	e1a0100a 	mov	r1, sl
4000bc58:	e1d3a0b0 	ldrh	sl, [r3]
4000bc5c:	e1a00820 	lsr	r0, r0, #16
4000bc60:	e02a0a98 	mla	sl, r8, sl, r0
4000bc64:	e1a09809 	lsl	r9, r9, #16
4000bc68:	e08aa001 	add	sl, sl, r1
4000bc6c:	e1a09829 	lsr	r9, r9, #16
4000bc70:	e189980a 	orr	r9, r9, sl, lsl #16
4000bc74:	e5829000 	str	r9, [r2]
4000bc78:	e1a0b002 	mov	fp, r2
4000bc7c:	e5b20004 	ldr	r0, [r2, #4]!
4000bc80:	e4939004 	ldr	r9, [r3], #4
4000bc84:	e1a01800 	lsl	r1, r0, #16
4000bc88:	e1a01821 	lsr	r1, r1, #16
4000bc8c:	e1a09829 	lsr	r9, r9, #16
4000bc90:	e0291998 	mla	r9, r8, r9, r1
4000bc94:	e15c0003 	cmp	ip, r3
4000bc98:	e089982a 	add	r9, r9, sl, lsr #16
4000bc9c:	e1a01829 	lsr	r1, r9, #16
4000bca0:	8affffec 	bhi	4000bc58 <__multiply+0x13c>
4000bca4:	e58b9004 	str	r9, [fp, #4]
4000bca8:	e1570006 	cmp	r7, r6
4000bcac:	e2844004 	add	r4, r4, #4
4000bcb0:	8affffc0 	bhi	4000bbb8 <__multiply+0x9c>
4000bcb4:	e59d7008 	ldr	r7, [sp, #8]
4000bcb8:	e59d500c 	ldr	r5, [sp, #12]
4000bcbc:	e3550000 	cmp	r5, #0
4000bcc0:	da000009 	ble	4000bcec <__multiply+0x1d0>
4000bcc4:	e5173004 	ldr	r3, [r7, #-4]
4000bcc8:	e3530000 	cmp	r3, #0
4000bccc:	e2477004 	sub	r7, r7, #4
4000bcd0:	0a000003 	beq	4000bce4 <__multiply+0x1c8>
4000bcd4:	ea000004 	b	4000bcec <__multiply+0x1d0>
4000bcd8:	e5373004 	ldr	r3, [r7, #-4]!
4000bcdc:	e3530000 	cmp	r3, #0
4000bce0:	1a000001 	bne	4000bcec <__multiply+0x1d0>
4000bce4:	e2555001 	subs	r5, r5, #1
4000bce8:	1afffffa 	bne	4000bcd8 <__multiply+0x1bc>
4000bcec:	e59d3004 	ldr	r3, [sp, #4]
4000bcf0:	e1a00003 	mov	r0, r3
4000bcf4:	e5835010 	str	r5, [r3, #16]
4000bcf8:	e28dd014 	add	sp, sp, #20
4000bcfc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bd00:	e12fff1e 	bx	lr

4000bd04 <__pow5mult>:
4000bd04:	e2123003 	ands	r3, r2, #3
4000bd08:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000bd0c:	e1a04002 	mov	r4, r2
4000bd10:	e1a07000 	mov	r7, r0
4000bd14:	e1a06001 	mov	r6, r1
4000bd18:	1a000025 	bne	4000bdb4 <__pow5mult+0xb0>
4000bd1c:	e1b04144 	asrs	r4, r4, #2
4000bd20:	0a000019 	beq	4000bd8c <__pow5mult+0x88>
4000bd24:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000bd28:	e3550000 	cmp	r5, #0
4000bd2c:	0a000027 	beq	4000bdd0 <__pow5mult+0xcc>
4000bd30:	e3a08000 	mov	r8, #0
4000bd34:	ea000005 	b	4000bd50 <__pow5mult+0x4c>
4000bd38:	e1b040c4 	asrs	r4, r4, #1
4000bd3c:	0a000012 	beq	4000bd8c <__pow5mult+0x88>
4000bd40:	e5950000 	ldr	r0, [r5]
4000bd44:	e3500000 	cmp	r0, #0
4000bd48:	0a000012 	beq	4000bd98 <__pow5mult+0x94>
4000bd4c:	e1a05000 	mov	r5, r0
4000bd50:	e3140001 	tst	r4, #1
4000bd54:	0afffff7 	beq	4000bd38 <__pow5mult+0x34>
4000bd58:	e1a01006 	mov	r1, r6
4000bd5c:	e1a02005 	mov	r2, r5
4000bd60:	e1a00007 	mov	r0, r7
4000bd64:	ebffff6c 	bl	4000bb1c <__multiply>
4000bd68:	e3560000 	cmp	r6, #0
4000bd6c:	15962004 	ldrne	r2, [r6, #4]
4000bd70:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000bd74:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000bd78:	15861000 	strne	r1, [r6]
4000bd7c:	17836102 	strne	r6, [r3, r2, lsl #2]
4000bd80:	e1b040c4 	asrs	r4, r4, #1
4000bd84:	e1a06000 	mov	r6, r0
4000bd88:	1affffec 	bne	4000bd40 <__pow5mult+0x3c>
4000bd8c:	e1a00006 	mov	r0, r6
4000bd90:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000bd94:	e12fff1e 	bx	lr
4000bd98:	e1a00007 	mov	r0, r7
4000bd9c:	e1a01005 	mov	r1, r5
4000bda0:	e1a02005 	mov	r2, r5
4000bda4:	ebffff5c 	bl	4000bb1c <__multiply>
4000bda8:	e5850000 	str	r0, [r5]
4000bdac:	e5808000 	str	r8, [r0]
4000bdb0:	eaffffe5 	b	4000bd4c <__pow5mult+0x48>
4000bdb4:	e59f2044 	ldr	r2, [pc, #68]	; 4000be00 <__pow5mult+0xfc>
4000bdb8:	e2433001 	sub	r3, r3, #1
4000bdbc:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000bdc0:	e3a03000 	mov	r3, #0
4000bdc4:	ebfffe9e 	bl	4000b844 <__multadd>
4000bdc8:	e1a06000 	mov	r6, r0
4000bdcc:	eaffffd2 	b	4000bd1c <__pow5mult+0x18>
4000bdd0:	e3a01001 	mov	r1, #1
4000bdd4:	e1a00007 	mov	r0, r7
4000bdd8:	ebfffe6f 	bl	4000b79c <_Balloc>
4000bddc:	e59f1020 	ldr	r1, [pc, #32]	; 4000be04 <__pow5mult+0x100>
4000bde0:	e3a02001 	mov	r2, #1
4000bde4:	e3a03000 	mov	r3, #0
4000bde8:	e5801014 	str	r1, [r0, #20]
4000bdec:	e5802010 	str	r2, [r0, #16]
4000bdf0:	e1a05000 	mov	r5, r0
4000bdf4:	e5870048 	str	r0, [r7, #72]	; 0x48
4000bdf8:	e5803000 	str	r3, [r0]
4000bdfc:	eaffffcb 	b	4000bd30 <__pow5mult+0x2c>
4000be00:	40017bb8 			; <UNDEFINED> instruction: 0x40017bb8
4000be04:	00000271 	andeq	r0, r0, r1, ror r2

4000be08 <__lshift>:
4000be08:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000be0c:	e5918010 	ldr	r8, [r1, #16]
4000be10:	e1a092c2 	asr	r9, r2, #5
4000be14:	e5913008 	ldr	r3, [r1, #8]
4000be18:	e0898008 	add	r8, r9, r8
4000be1c:	e2885001 	add	r5, r8, #1
4000be20:	e1550003 	cmp	r5, r3
4000be24:	e1a06001 	mov	r6, r1
4000be28:	e1a0a002 	mov	sl, r2
4000be2c:	e1a07000 	mov	r7, r0
4000be30:	e5911004 	ldr	r1, [r1, #4]
4000be34:	da000003 	ble	4000be48 <__lshift+0x40>
4000be38:	e1a03083 	lsl	r3, r3, #1
4000be3c:	e1550003 	cmp	r5, r3
4000be40:	e2811001 	add	r1, r1, #1
4000be44:	cafffffb 	bgt	4000be38 <__lshift+0x30>
4000be48:	e1a00007 	mov	r0, r7
4000be4c:	ebfffe52 	bl	4000b79c <_Balloc>
4000be50:	e3590000 	cmp	r9, #0
4000be54:	e280c014 	add	ip, r0, #20
4000be58:	da000007 	ble	4000be7c <__lshift+0x74>
4000be5c:	e3a03000 	mov	r3, #0
4000be60:	e1a02003 	mov	r2, r3
4000be64:	e1a0400c 	mov	r4, ip
4000be68:	e2833001 	add	r3, r3, #1
4000be6c:	e1530009 	cmp	r3, r9
4000be70:	e4842004 	str	r2, [r4], #4
4000be74:	1afffffb 	bne	4000be68 <__lshift+0x60>
4000be78:	e08cc103 	add	ip, ip, r3, lsl #2
4000be7c:	e5961010 	ldr	r1, [r6, #16]
4000be80:	e2863014 	add	r3, r6, #20
4000be84:	e21aa01f 	ands	sl, sl, #31
4000be88:	e0831101 	add	r1, r3, r1, lsl #2
4000be8c:	0a000017 	beq	4000bef0 <__lshift+0xe8>
4000be90:	e26a9020 	rsb	r9, sl, #32
4000be94:	e3a02000 	mov	r2, #0
4000be98:	ea000000 	b	4000bea0 <__lshift+0x98>
4000be9c:	e1a0c004 	mov	ip, r4
4000bea0:	e5934000 	ldr	r4, [r3]
4000bea4:	e1822a14 	orr	r2, r2, r4, lsl sl
4000bea8:	e1a0400c 	mov	r4, ip
4000beac:	e4842004 	str	r2, [r4], #4
4000beb0:	e4932004 	ldr	r2, [r3], #4
4000beb4:	e1530001 	cmp	r3, r1
4000beb8:	e1a02932 	lsr	r2, r2, r9
4000bebc:	3afffff6 	bcc	4000be9c <__lshift+0x94>
4000bec0:	e3520000 	cmp	r2, #0
4000bec4:	e58c2004 	str	r2, [ip, #4]
4000bec8:	12885002 	addne	r5, r8, #2
4000becc:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000bed0:	e5962004 	ldr	r2, [r6, #4]
4000bed4:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000bed8:	e2455001 	sub	r5, r5, #1
4000bedc:	e5805010 	str	r5, [r0, #16]
4000bee0:	e5861000 	str	r1, [r6]
4000bee4:	e7836102 	str	r6, [r3, r2, lsl #2]
4000bee8:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000beec:	e12fff1e 	bx	lr
4000bef0:	e4932004 	ldr	r2, [r3], #4
4000bef4:	e1510003 	cmp	r1, r3
4000bef8:	e48c2004 	str	r2, [ip], #4
4000befc:	9afffff2 	bls	4000becc <__lshift+0xc4>
4000bf00:	e4932004 	ldr	r2, [r3], #4
4000bf04:	e1510003 	cmp	r1, r3
4000bf08:	e48c2004 	str	r2, [ip], #4
4000bf0c:	8afffff7 	bhi	4000bef0 <__lshift+0xe8>
4000bf10:	eaffffed 	b	4000becc <__lshift+0xc4>

4000bf14 <__mcmp>:
4000bf14:	e5902010 	ldr	r2, [r0, #16]
4000bf18:	e5913010 	ldr	r3, [r1, #16]
4000bf1c:	e0522003 	subs	r2, r2, r3
4000bf20:	1a00000f 	bne	4000bf64 <__mcmp+0x50>
4000bf24:	e1a03103 	lsl	r3, r3, #2
4000bf28:	e2800014 	add	r0, r0, #20
4000bf2c:	e2811014 	add	r1, r1, #20
4000bf30:	e0811003 	add	r1, r1, r3
4000bf34:	e0803003 	add	r3, r0, r3
4000bf38:	ea000001 	b	4000bf44 <__mcmp+0x30>
4000bf3c:	e1500003 	cmp	r0, r3
4000bf40:	2a000009 	bcs	4000bf6c <__mcmp+0x58>
4000bf44:	e5332004 	ldr	r2, [r3, #-4]!
4000bf48:	e531c004 	ldr	ip, [r1, #-4]!
4000bf4c:	e152000c 	cmp	r2, ip
4000bf50:	0afffff9 	beq	4000bf3c <__mcmp+0x28>
4000bf54:	e15c0002 	cmp	ip, r2
4000bf58:	93a00001 	movls	r0, #1
4000bf5c:	83e00000 	mvnhi	r0, #0
4000bf60:	e12fff1e 	bx	lr
4000bf64:	e1a00002 	mov	r0, r2
4000bf68:	e12fff1e 	bx	lr
4000bf6c:	e3a00000 	mov	r0, #0
4000bf70:	e12fff1e 	bx	lr

4000bf74 <__mdiff>:
4000bf74:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000bf78:	e1a05001 	mov	r5, r1
4000bf7c:	e1a06000 	mov	r6, r0
4000bf80:	e1a01002 	mov	r1, r2
4000bf84:	e1a00005 	mov	r0, r5
4000bf88:	e1a04002 	mov	r4, r2
4000bf8c:	ebffffe0 	bl	4000bf14 <__mcmp>
4000bf90:	e2507000 	subs	r7, r0, #0
4000bf94:	0a00003f 	beq	4000c098 <__mdiff+0x124>
4000bf98:	b1a03005 	movlt	r3, r5
4000bf9c:	b1a05004 	movlt	r5, r4
4000bfa0:	e1a00006 	mov	r0, r6
4000bfa4:	e5951004 	ldr	r1, [r5, #4]
4000bfa8:	b1a04003 	movlt	r4, r3
4000bfac:	a3a08000 	movge	r8, #0
4000bfb0:	b3a08001 	movlt	r8, #1
4000bfb4:	ebfffdf8 	bl	4000b79c <_Balloc>
4000bfb8:	e5949010 	ldr	r9, [r4, #16]
4000bfbc:	e5957010 	ldr	r7, [r5, #16]
4000bfc0:	e285c014 	add	ip, r5, #20
4000bfc4:	e2844014 	add	r4, r4, #20
4000bfc8:	e580800c 	str	r8, [r0, #12]
4000bfcc:	e2803014 	add	r3, r0, #20
4000bfd0:	e08c8107 	add	r8, ip, r7, lsl #2
4000bfd4:	e0849109 	add	r9, r4, r9, lsl #2
4000bfd8:	e3a02000 	mov	r2, #0
4000bfdc:	e49c5004 	ldr	r5, [ip], #4
4000bfe0:	e4946004 	ldr	r6, [r4], #4
4000bfe4:	e1a01805 	lsl	r1, r5, #16
4000bfe8:	e0822821 	add	r2, r2, r1, lsr #16
4000bfec:	e1a0a806 	lsl	sl, r6, #16
4000bff0:	e042182a 	sub	r1, r2, sl, lsr #16
4000bff4:	e1a02826 	lsr	r2, r6, #16
4000bff8:	e0622825 	rsb	r2, r2, r5, lsr #16
4000bffc:	e1a05801 	lsl	r5, r1, #16
4000c000:	e0822841 	add	r2, r2, r1, asr #16
4000c004:	e1a05825 	lsr	r5, r5, #16
4000c008:	e1855802 	orr	r5, r5, r2, lsl #16
4000c00c:	e1590004 	cmp	r9, r4
4000c010:	e4835004 	str	r5, [r3], #4
4000c014:	e1a02842 	asr	r2, r2, #16
4000c018:	e1a0100c 	mov	r1, ip
4000c01c:	8affffee 	bhi	4000bfdc <__mdiff+0x68>
4000c020:	e158000c 	cmp	r8, ip
4000c024:	e1a06003 	mov	r6, r3
4000c028:	9a000010 	bls	4000c070 <__mdiff+0xfc>
4000c02c:	e4914004 	ldr	r4, [r1], #4
4000c030:	e1a05804 	lsl	r5, r4, #16
4000c034:	e0822825 	add	r2, r2, r5, lsr #16
4000c038:	e1a05802 	lsl	r5, r2, #16
4000c03c:	e1a04824 	lsr	r4, r4, #16
4000c040:	e0842842 	add	r2, r4, r2, asr #16
4000c044:	e1a05825 	lsr	r5, r5, #16
4000c048:	e1855802 	orr	r5, r5, r2, lsl #16
4000c04c:	e1580001 	cmp	r8, r1
4000c050:	e4835004 	str	r5, [r3], #4
4000c054:	e1a02842 	asr	r2, r2, #16
4000c058:	8afffff3 	bhi	4000c02c <__mdiff+0xb8>
4000c05c:	e1e0300c 	mvn	r3, ip
4000c060:	e0833008 	add	r3, r3, r8
4000c064:	e3c33003 	bic	r3, r3, #3
4000c068:	e2833004 	add	r3, r3, #4
4000c06c:	e0863003 	add	r3, r6, r3
4000c070:	e3550000 	cmp	r5, #0
4000c074:	e2433004 	sub	r3, r3, #4
4000c078:	1a000003 	bne	4000c08c <__mdiff+0x118>
4000c07c:	e5332004 	ldr	r2, [r3, #-4]!
4000c080:	e3520000 	cmp	r2, #0
4000c084:	e2477001 	sub	r7, r7, #1
4000c088:	0afffffb 	beq	4000c07c <__mdiff+0x108>
4000c08c:	e5807010 	str	r7, [r0, #16]
4000c090:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c094:	e12fff1e 	bx	lr
4000c098:	e1a00006 	mov	r0, r6
4000c09c:	e1a01007 	mov	r1, r7
4000c0a0:	ebfffdbd 	bl	4000b79c <_Balloc>
4000c0a4:	e3a03001 	mov	r3, #1
4000c0a8:	e5807014 	str	r7, [r0, #20]
4000c0ac:	e5803010 	str	r3, [r0, #16]
4000c0b0:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000c0b4:	e12fff1e 	bx	lr

4000c0b8 <__ulp>:
4000c0b8:	e59f3058 	ldr	r3, [pc, #88]	; 4000c118 <__ulp+0x60>
4000c0bc:	e0013003 	and	r3, r1, r3
4000c0c0:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000c0c4:	e3530000 	cmp	r3, #0
4000c0c8:	da000002 	ble	4000c0d8 <__ulp+0x20>
4000c0cc:	e1a01003 	mov	r1, r3
4000c0d0:	e3a00000 	mov	r0, #0
4000c0d4:	e12fff1e 	bx	lr
4000c0d8:	e2633000 	rsb	r3, r3, #0
4000c0dc:	e1a03a43 	asr	r3, r3, #20
4000c0e0:	e3530013 	cmp	r3, #19
4000c0e4:	da000007 	ble	4000c108 <__ulp+0x50>
4000c0e8:	e3530032 	cmp	r3, #50	; 0x32
4000c0ec:	d2633033 	rsble	r3, r3, #51	; 0x33
4000c0f0:	d3a02001 	movle	r2, #1
4000c0f4:	d1a03312 	lslle	r3, r2, r3
4000c0f8:	c3a03001 	movgt	r3, #1
4000c0fc:	e3a01000 	mov	r1, #0
4000c100:	e1a00003 	mov	r0, r3
4000c104:	e12fff1e 	bx	lr
4000c108:	e3a02702 	mov	r2, #524288	; 0x80000
4000c10c:	e1a01352 	asr	r1, r2, r3
4000c110:	e3a00000 	mov	r0, #0
4000c114:	e12fff1e 	bx	lr
4000c118:	7ff00000 	svcvc	0x00f00000	; IMB

4000c11c <__b2d>:
4000c11c:	e590c010 	ldr	ip, [r0, #16]
4000c120:	e2802014 	add	r2, r0, #20
4000c124:	e082c10c 	add	ip, r2, ip, lsl #2
4000c128:	e92d4038 	push	{r3, r4, r5, lr}
4000c12c:	e51c4004 	ldr	r4, [ip, #-4]
4000c130:	e1a00004 	mov	r0, r4
4000c134:	ebfffe33 	bl	4000ba08 <__hi0bits>
4000c138:	e2603020 	rsb	r3, r0, #32
4000c13c:	e350000a 	cmp	r0, #10
4000c140:	e5813000 	str	r3, [r1]
4000c144:	e24c1004 	sub	r1, ip, #4
4000c148:	ca00000d 	bgt	4000c184 <__b2d+0x68>
4000c14c:	e260500b 	rsb	r5, r0, #11
4000c150:	e1a03534 	lsr	r3, r4, r5
4000c154:	e1520001 	cmp	r2, r1
4000c158:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000c15c:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000c160:	351c1008 	ldrcc	r1, [ip, #-8]
4000c164:	31a05531 	lsrcc	r5, r1, r5
4000c168:	23a05000 	movcs	r5, #0
4000c16c:	e2800015 	add	r0, r0, #21
4000c170:	e1852014 	orr	r2, r5, r4, lsl r0
4000c174:	e1a01003 	mov	r1, r3
4000c178:	e1a00002 	mov	r0, r2
4000c17c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c180:	e12fff1e 	bx	lr
4000c184:	e1520001 	cmp	r2, r1
4000c188:	324c1008 	subcc	r1, ip, #8
4000c18c:	23a0c000 	movcs	ip, #0
4000c190:	351cc008 	ldrcc	ip, [ip, #-8]
4000c194:	e250500b 	subs	r5, r0, #11
4000c198:	0a00000d 	beq	4000c1d4 <__b2d+0xb8>
4000c19c:	e1a04514 	lsl	r4, r4, r5
4000c1a0:	e1510002 	cmp	r1, r2
4000c1a4:	85111004 	ldrhi	r1, [r1, #-4]
4000c1a8:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c1ac:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000c1b0:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000c1b4:	e184303c 	orr	r3, r4, ip, lsr r0
4000c1b8:	81a00031 	lsrhi	r0, r1, r0
4000c1bc:	93a00000 	movls	r0, #0
4000c1c0:	e180251c 	orr	r2, r0, ip, lsl r5
4000c1c4:	e1a01003 	mov	r1, r3
4000c1c8:	e1a00002 	mov	r0, r2
4000c1cc:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c1d0:	e12fff1e 	bx	lr
4000c1d4:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000c1d8:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000c1dc:	e1a0200c 	mov	r2, ip
4000c1e0:	e1a01003 	mov	r1, r3
4000c1e4:	e1a00002 	mov	r0, r2
4000c1e8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000c1ec:	e12fff1e 	bx	lr

4000c1f0 <__d2b>:
4000c1f0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000c1f4:	e3a01001 	mov	r1, #1
4000c1f8:	e24dd008 	sub	sp, sp, #8
4000c1fc:	e1a05003 	mov	r5, r3
4000c200:	e1a04002 	mov	r4, r2
4000c204:	e59d7020 	ldr	r7, [sp, #32]
4000c208:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000c20c:	ebfffd62 	bl	4000b79c <_Balloc>
4000c210:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000c214:	e1b08a23 	lsrs	r8, r3, #20
4000c218:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000c21c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000c220:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000c224:	e3540000 	cmp	r4, #0
4000c228:	e1a0c000 	mov	ip, r0
4000c22c:	e58d3004 	str	r3, [sp, #4]
4000c230:	0a00001e 	beq	4000c2b0 <__d2b+0xc0>
4000c234:	e28d0008 	add	r0, sp, #8
4000c238:	e5204008 	str	r4, [r0, #-8]!
4000c23c:	e1a0000d 	mov	r0, sp
4000c240:	ebfffe07 	bl	4000ba64 <__lo0bits>
4000c244:	e89d000c 	ldm	sp, {r2, r3}
4000c248:	e3500000 	cmp	r0, #0
4000c24c:	12601020 	rsbne	r1, r0, #32
4000c250:	11822113 	orrne	r2, r2, r3, lsl r1
4000c254:	11a03033 	lsrne	r3, r3, r0
4000c258:	158c2014 	strne	r2, [ip, #20]
4000c25c:	058c2014 	streq	r2, [ip, #20]
4000c260:	158d3004 	strne	r3, [sp, #4]
4000c264:	e3530000 	cmp	r3, #0
4000c268:	03a02001 	moveq	r2, #1
4000c26c:	13a02002 	movne	r2, #2
4000c270:	e3580000 	cmp	r8, #0
4000c274:	e58c3018 	str	r3, [ip, #24]
4000c278:	e58c2010 	str	r2, [ip, #16]
4000c27c:	1a000014 	bne	4000c2d4 <__d2b+0xe4>
4000c280:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000c284:	e08c3102 	add	r3, ip, r2, lsl #2
4000c288:	e2400002 	sub	r0, r0, #2
4000c28c:	e5870000 	str	r0, [r7]
4000c290:	e5930010 	ldr	r0, [r3, #16]
4000c294:	ebfffddb 	bl	4000ba08 <__hi0bits>
4000c298:	e0600282 	rsb	r0, r0, r2, lsl #5
4000c29c:	e5860000 	str	r0, [r6]
4000c2a0:	e1a0000c 	mov	r0, ip
4000c2a4:	e28dd008 	add	sp, sp, #8
4000c2a8:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c2ac:	e12fff1e 	bx	lr
4000c2b0:	e28d0004 	add	r0, sp, #4
4000c2b4:	ebfffdea 	bl	4000ba64 <__lo0bits>
4000c2b8:	e59d3004 	ldr	r3, [sp, #4]
4000c2bc:	e3a02001 	mov	r2, #1
4000c2c0:	e3580000 	cmp	r8, #0
4000c2c4:	e58c3014 	str	r3, [ip, #20]
4000c2c8:	e58c2010 	str	r2, [ip, #16]
4000c2cc:	e2800020 	add	r0, r0, #32
4000c2d0:	0affffea 	beq	4000c280 <__d2b+0x90>
4000c2d4:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000c2d8:	e2488003 	sub	r8, r8, #3
4000c2dc:	e0888000 	add	r8, r8, r0
4000c2e0:	e2600035 	rsb	r0, r0, #53	; 0x35
4000c2e4:	e5878000 	str	r8, [r7]
4000c2e8:	e5860000 	str	r0, [r6]
4000c2ec:	e1a0000c 	mov	r0, ip
4000c2f0:	e28dd008 	add	sp, sp, #8
4000c2f4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000c2f8:	e12fff1e 	bx	lr

4000c2fc <__ratio>:
4000c2fc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000c300:	e24dd00c 	sub	sp, sp, #12
4000c304:	e1a06001 	mov	r6, r1
4000c308:	e1a0100d 	mov	r1, sp
4000c30c:	e1a07000 	mov	r7, r0
4000c310:	ebffff81 	bl	4000c11c <__b2d>
4000c314:	e1a05001 	mov	r5, r1
4000c318:	e1a04000 	mov	r4, r0
4000c31c:	e28d1004 	add	r1, sp, #4
4000c320:	e1a00006 	mov	r0, r6
4000c324:	ebffff7c 	bl	4000c11c <__b2d>
4000c328:	e597e010 	ldr	lr, [r7, #16]
4000c32c:	e1a03001 	mov	r3, r1
4000c330:	e1a02000 	mov	r2, r0
4000c334:	e596c010 	ldr	ip, [r6, #16]
4000c338:	e89d0003 	ldm	sp, {r0, r1}
4000c33c:	e06cc00e 	rsb	ip, ip, lr
4000c340:	e0611000 	rsb	r1, r1, r0
4000c344:	e081c28c 	add	ip, r1, ip, lsl #5
4000c348:	e35c0000 	cmp	ip, #0
4000c34c:	e1a01005 	mov	r1, r5
4000c350:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000c354:	e1a07003 	mov	r7, r3
4000c358:	c1a04004 	movgt	r4, r4
4000c35c:	c1a05001 	movgt	r5, r1
4000c360:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000c364:	d1a02002 	movle	r2, r2
4000c368:	d1a03007 	movle	r3, r7
4000c36c:	e1a00004 	mov	r0, r4
4000c370:	e1a01005 	mov	r1, r5
4000c374:	eb00099a 	bl	4000e9e4 <__aeabi_ddiv>
4000c378:	e28dd00c 	add	sp, sp, #12
4000c37c:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000c380:	e12fff1e 	bx	lr

4000c384 <_mprec_log10>:
4000c384:	e3500017 	cmp	r0, #23
4000c388:	e92d4010 	push	{r4, lr}
4000c38c:	e1a04000 	mov	r4, r0
4000c390:	da000008 	ble	4000c3b8 <_mprec_log10+0x34>
4000c394:	e59f1034 	ldr	r1, [pc, #52]	; 4000c3d0 <_mprec_log10+0x4c>
4000c398:	e3a00000 	mov	r0, #0
4000c39c:	e3a02000 	mov	r2, #0
4000c3a0:	e59f302c 	ldr	r3, [pc, #44]	; 4000c3d4 <_mprec_log10+0x50>
4000c3a4:	eb0008ea 	bl	4000e754 <__aeabi_dmul>
4000c3a8:	e2544001 	subs	r4, r4, #1
4000c3ac:	1afffffa 	bne	4000c39c <_mprec_log10+0x18>
4000c3b0:	e8bd4010 	pop	{r4, lr}
4000c3b4:	e12fff1e 	bx	lr
4000c3b8:	e59f3018 	ldr	r3, [pc, #24]	; 4000c3d8 <_mprec_log10+0x54>
4000c3bc:	e0834180 	add	r4, r3, r0, lsl #3
4000c3c0:	e2841010 	add	r1, r4, #16
4000c3c4:	e8910003 	ldm	r1, {r0, r1}
4000c3c8:	e8bd4010 	pop	{r4, lr}
4000c3cc:	e12fff1e 	bx	lr
4000c3d0:	3ff00000 	svccc	0x00f00000	; IMB
4000c3d4:	40240000 	eormi	r0, r4, r0
4000c3d8:	40017bb8 			; <UNDEFINED> instruction: 0x40017bb8

4000c3dc <__copybits>:
4000c3dc:	e92d0030 	push	{r4, r5}
4000c3e0:	e5924010 	ldr	r4, [r2, #16]
4000c3e4:	e2823014 	add	r3, r2, #20
4000c3e8:	e2411001 	sub	r1, r1, #1
4000c3ec:	e1a052c1 	asr	r5, r1, #5
4000c3f0:	e0834104 	add	r4, r3, r4, lsl #2
4000c3f4:	e2855001 	add	r5, r5, #1
4000c3f8:	e1530004 	cmp	r3, r4
4000c3fc:	e0805105 	add	r5, r0, r5, lsl #2
4000c400:	2a000009 	bcs	4000c42c <__copybits+0x50>
4000c404:	e1a01000 	mov	r1, r0
4000c408:	e493c004 	ldr	ip, [r3], #4
4000c40c:	e1540003 	cmp	r4, r3
4000c410:	e481c004 	str	ip, [r1], #4
4000c414:	8afffffb 	bhi	4000c408 <__copybits+0x2c>
4000c418:	e0623004 	rsb	r3, r2, r4
4000c41c:	e2433015 	sub	r3, r3, #21
4000c420:	e3c33003 	bic	r3, r3, #3
4000c424:	e2833004 	add	r3, r3, #4
4000c428:	e0800003 	add	r0, r0, r3
4000c42c:	e1550000 	cmp	r5, r0
4000c430:	9a000003 	bls	4000c444 <__copybits+0x68>
4000c434:	e3a03000 	mov	r3, #0
4000c438:	e4803004 	str	r3, [r0], #4
4000c43c:	e1550000 	cmp	r5, r0
4000c440:	8afffffc 	bhi	4000c438 <__copybits+0x5c>
4000c444:	e8bd0030 	pop	{r4, r5}
4000c448:	e12fff1e 	bx	lr

4000c44c <__any_on>:
4000c44c:	e5903010 	ldr	r3, [r0, #16]
4000c450:	e1a022c1 	asr	r2, r1, #5
4000c454:	e1530002 	cmp	r3, r2
4000c458:	e2800014 	add	r0, r0, #20
4000c45c:	b0803103 	addlt	r3, r0, r3, lsl #2
4000c460:	ba00000a 	blt	4000c490 <__any_on+0x44>
4000c464:	da000008 	ble	4000c48c <__any_on+0x40>
4000c468:	e211101f 	ands	r1, r1, #31
4000c46c:	0a000006 	beq	4000c48c <__any_on+0x40>
4000c470:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000c474:	e1a0c133 	lsr	ip, r3, r1
4000c478:	e153011c 	cmp	r3, ip, lsl r1
4000c47c:	e0803102 	add	r3, r0, r2, lsl #2
4000c480:	0a000002 	beq	4000c490 <__any_on+0x44>
4000c484:	e3a00001 	mov	r0, #1
4000c488:	e12fff1e 	bx	lr
4000c48c:	e0803102 	add	r3, r0, r2, lsl #2
4000c490:	e1500003 	cmp	r0, r3
4000c494:	2a000009 	bcs	4000c4c0 <__any_on+0x74>
4000c498:	e5132004 	ldr	r2, [r3, #-4]
4000c49c:	e3520000 	cmp	r2, #0
4000c4a0:	e2433004 	sub	r3, r3, #4
4000c4a4:	0a000003 	beq	4000c4b8 <__any_on+0x6c>
4000c4a8:	eafffff5 	b	4000c484 <__any_on+0x38>
4000c4ac:	e5332004 	ldr	r2, [r3, #-4]!
4000c4b0:	e3520000 	cmp	r2, #0
4000c4b4:	1afffff2 	bne	4000c484 <__any_on+0x38>
4000c4b8:	e1500003 	cmp	r0, r3
4000c4bc:	3afffffa 	bcc	4000c4ac <__any_on+0x60>
4000c4c0:	e3a00000 	mov	r0, #0
4000c4c4:	e12fff1e 	bx	lr

4000c4c8 <__fpclassifyd>:
4000c4c8:	e1903001 	orrs	r3, r0, r1
4000c4cc:	1a000001 	bne	4000c4d8 <__fpclassifyd+0x10>
4000c4d0:	e3a00002 	mov	r0, #2
4000c4d4:	e12fff1e 	bx	lr
4000c4d8:	e2703001 	rsbs	r3, r0, #1
4000c4dc:	33a03000 	movcc	r3, #0
4000c4e0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000c4e4:	03500000 	cmpeq	r0, #0
4000c4e8:	0afffff8 	beq	4000c4d0 <__fpclassifyd+0x8>
4000c4ec:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000c4f0:	e59f1034 	ldr	r1, [pc, #52]	; 4000c52c <__fpclassifyd+0x64>
4000c4f4:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000c4f8:	e1500001 	cmp	r0, r1
4000c4fc:	8a000001 	bhi	4000c508 <__fpclassifyd+0x40>
4000c500:	e3a00004 	mov	r0, #4
4000c504:	e12fff1e 	bx	lr
4000c508:	e3520601 	cmp	r2, #1048576	; 0x100000
4000c50c:	2a000001 	bcs	4000c518 <__fpclassifyd+0x50>
4000c510:	e3a00003 	mov	r0, #3
4000c514:	e12fff1e 	bx	lr
4000c518:	e59f0010 	ldr	r0, [pc, #16]	; 4000c530 <__fpclassifyd+0x68>
4000c51c:	e1520000 	cmp	r2, r0
4000c520:	13a00000 	movne	r0, #0
4000c524:	02030001 	andeq	r0, r3, #1
4000c528:	e12fff1e 	bx	lr
4000c52c:	7fdfffff 	svcvc	0x00dfffff
4000c530:	7ff00000 	svcvc	0x00f00000	; IMB

4000c534 <strcmp>:
4000c534:	e0202001 	eor	r2, r0, r1
4000c538:	e3120003 	tst	r2, #3
4000c53c:	1a000021 	bne	4000c5c8 <strcmp+0x94>
4000c540:	e2102003 	ands	r2, r0, #3
4000c544:	e3c00003 	bic	r0, r0, #3
4000c548:	e3c11003 	bic	r1, r1, #3
4000c54c:	e490c004 	ldr	ip, [r0], #4
4000c550:	04913004 	ldreq	r3, [r1], #4
4000c554:	0a000006 	beq	4000c574 <strcmp+0x40>
4000c558:	e2222003 	eor	r2, r2, #3
4000c55c:	e1a02182 	lsl	r2, r2, #3
4000c560:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000c564:	e1a02233 	lsr	r2, r3, r2
4000c568:	e4913004 	ldr	r3, [r1], #4
4000c56c:	e18cc002 	orr	ip, ip, r2
4000c570:	e1833002 	orr	r3, r3, r2
4000c574:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c578:	e3a04001 	mov	r4, #1
4000c57c:	e1844404 	orr	r4, r4, r4, lsl #8
4000c580:	e1844804 	orr	r4, r4, r4, lsl #16
4000c584:	e04c2004 	sub	r2, ip, r4
4000c588:	e15c0003 	cmp	ip, r3
4000c58c:	01c2200c 	biceq	r2, r2, ip
4000c590:	01120384 	tsteq	r2, r4, lsl #7
4000c594:	0490c004 	ldreq	ip, [r0], #4
4000c598:	04913004 	ldreq	r3, [r1], #4
4000c59c:	0afffff8 	beq	4000c584 <strcmp+0x50>
4000c5a0:	e1a00c0c 	lsl	r0, ip, #24
4000c5a4:	e1a0c42c 	lsr	ip, ip, #8
4000c5a8:	e3500001 	cmp	r0, #1
4000c5ac:	21500c03 	cmpcs	r0, r3, lsl #24
4000c5b0:	01a03423 	lsreq	r3, r3, #8
4000c5b4:	0afffff9 	beq	4000c5a0 <strcmp+0x6c>
4000c5b8:	e20330ff 	and	r3, r3, #255	; 0xff
4000c5bc:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000c5c0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c5c4:	e12fff1e 	bx	lr
4000c5c8:	e3100003 	tst	r0, #3
4000c5cc:	0a000006 	beq	4000c5ec <strcmp+0xb8>
4000c5d0:	e4d02001 	ldrb	r2, [r0], #1
4000c5d4:	e4d13001 	ldrb	r3, [r1], #1
4000c5d8:	e3520001 	cmp	r2, #1
4000c5dc:	21520003 	cmpcs	r2, r3
4000c5e0:	0afffff8 	beq	4000c5c8 <strcmp+0x94>
4000c5e4:	e0420003 	sub	r0, r2, r3
4000c5e8:	e12fff1e 	bx	lr
4000c5ec:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000c5f0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000c5f4:	e3a02001 	mov	r2, #1
4000c5f8:	e1822402 	orr	r2, r2, r2, lsl #8
4000c5fc:	e1822802 	orr	r2, r2, r2, lsl #16
4000c600:	e201c003 	and	ip, r1, #3
4000c604:	e3c11003 	bic	r1, r1, #3
4000c608:	e4904004 	ldr	r4, [r0], #4
4000c60c:	e4915004 	ldr	r5, [r1], #4
4000c610:	e35c0002 	cmp	ip, #2
4000c614:	0a000017 	beq	4000c678 <strcmp+0x144>
4000c618:	8a00002d 	bhi	4000c6d4 <strcmp+0x1a0>
4000c61c:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000c620:	e15c0425 	cmp	ip, r5, lsr #8
4000c624:	e0443002 	sub	r3, r4, r2
4000c628:	e1c33004 	bic	r3, r3, r4
4000c62c:	1a000007 	bne	4000c650 <strcmp+0x11c>
4000c630:	e0133382 	ands	r3, r3, r2, lsl #7
4000c634:	04915004 	ldreq	r5, [r1], #4
4000c638:	1a000006 	bne	4000c658 <strcmp+0x124>
4000c63c:	e02cc004 	eor	ip, ip, r4
4000c640:	e15c0c05 	cmp	ip, r5, lsl #24
4000c644:	1a000008 	bne	4000c66c <strcmp+0x138>
4000c648:	e4904004 	ldr	r4, [r0], #4
4000c64c:	eafffff2 	b	4000c61c <strcmp+0xe8>
4000c650:	e1a05425 	lsr	r5, r5, #8
4000c654:	ea000037 	b	4000c738 <strcmp+0x204>
4000c658:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000c65c:	1a000031 	bne	4000c728 <strcmp+0x1f4>
4000c660:	e5d15000 	ldrb	r5, [r1]
4000c664:	e1a0cc24 	lsr	ip, r4, #24
4000c668:	ea000032 	b	4000c738 <strcmp+0x204>
4000c66c:	e1a0cc24 	lsr	ip, r4, #24
4000c670:	e20550ff 	and	r5, r5, #255	; 0xff
4000c674:	ea00002f 	b	4000c738 <strcmp+0x204>
4000c678:	e1a0c804 	lsl	ip, r4, #16
4000c67c:	e0443002 	sub	r3, r4, r2
4000c680:	e1a0c82c 	lsr	ip, ip, #16
4000c684:	e1c33004 	bic	r3, r3, r4
4000c688:	e15c0825 	cmp	ip, r5, lsr #16
4000c68c:	1a00000e 	bne	4000c6cc <strcmp+0x198>
4000c690:	e0133382 	ands	r3, r3, r2, lsl #7
4000c694:	04915004 	ldreq	r5, [r1], #4
4000c698:	1a000004 	bne	4000c6b0 <strcmp+0x17c>
4000c69c:	e02cc004 	eor	ip, ip, r4
4000c6a0:	e15c0805 	cmp	ip, r5, lsl #16
4000c6a4:	1a000006 	bne	4000c6c4 <strcmp+0x190>
4000c6a8:	e4904004 	ldr	r4, [r0], #4
4000c6ac:	eafffff1 	b	4000c678 <strcmp+0x144>
4000c6b0:	e1b03803 	lsls	r3, r3, #16
4000c6b4:	1a00001b 	bne	4000c728 <strcmp+0x1f4>
4000c6b8:	e1d150b0 	ldrh	r5, [r1]
4000c6bc:	e1a0c824 	lsr	ip, r4, #16
4000c6c0:	ea00001c 	b	4000c738 <strcmp+0x204>
4000c6c4:	e1a05805 	lsl	r5, r5, #16
4000c6c8:	e1a0c824 	lsr	ip, r4, #16
4000c6cc:	e1a05825 	lsr	r5, r5, #16
4000c6d0:	ea000018 	b	4000c738 <strcmp+0x204>
4000c6d4:	e204c0ff 	and	ip, r4, #255	; 0xff
4000c6d8:	e15c0c25 	cmp	ip, r5, lsr #24
4000c6dc:	e0443002 	sub	r3, r4, r2
4000c6e0:	e1c33004 	bic	r3, r3, r4
4000c6e4:	1a000007 	bne	4000c708 <strcmp+0x1d4>
4000c6e8:	e0133382 	ands	r3, r3, r2, lsl #7
4000c6ec:	04915004 	ldreq	r5, [r1], #4
4000c6f0:	1a000006 	bne	4000c710 <strcmp+0x1dc>
4000c6f4:	e02cc004 	eor	ip, ip, r4
4000c6f8:	e15c0405 	cmp	ip, r5, lsl #8
4000c6fc:	1a000006 	bne	4000c71c <strcmp+0x1e8>
4000c700:	e4904004 	ldr	r4, [r0], #4
4000c704:	eafffff2 	b	4000c6d4 <strcmp+0x1a0>
4000c708:	e1a05c25 	lsr	r5, r5, #24
4000c70c:	ea000009 	b	4000c738 <strcmp+0x204>
4000c710:	e31400ff 	tst	r4, #255	; 0xff
4000c714:	0a000003 	beq	4000c728 <strcmp+0x1f4>
4000c718:	e4915004 	ldr	r5, [r1], #4
4000c71c:	e1a0c424 	lsr	ip, r4, #8
4000c720:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000c724:	ea000003 	b	4000c738 <strcmp+0x204>
4000c728:	e3a00000 	mov	r0, #0
4000c72c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c730:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000c734:	e12fff1e 	bx	lr
4000c738:	e20c20ff 	and	r2, ip, #255	; 0xff
4000c73c:	e20500ff 	and	r0, r5, #255	; 0xff
4000c740:	e3500001 	cmp	r0, #1
4000c744:	21500002 	cmpcs	r0, r2
4000c748:	01a0c42c 	lsreq	ip, ip, #8
4000c74c:	01a05425 	lsreq	r5, r5, #8
4000c750:	0afffff8 	beq	4000c738 <strcmp+0x204>
4000c754:	e0420000 	sub	r0, r2, r0
4000c758:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000c75c:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000c760:	e12fff1e 	bx	lr

4000c764 <__ssprint_r>:
4000c764:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c768:	e5924008 	ldr	r4, [r2, #8]
4000c76c:	e3540000 	cmp	r4, #0
4000c770:	e24dd00c 	sub	sp, sp, #12
4000c774:	e1a0a002 	mov	sl, r2
4000c778:	e1a08000 	mov	r8, r0
4000c77c:	e1a05001 	mov	r5, r1
4000c780:	e5926000 	ldr	r6, [r2]
4000c784:	0a00005c 	beq	4000c8fc <__ssprint_r+0x198>
4000c788:	e3a0b000 	mov	fp, #0
4000c78c:	e1a0400b 	mov	r4, fp
4000c790:	e3540000 	cmp	r4, #0
4000c794:	e5910000 	ldr	r0, [r1]
4000c798:	e5913008 	ldr	r3, [r1, #8]
4000c79c:	0a000037 	beq	4000c880 <__ssprint_r+0x11c>
4000c7a0:	e1540003 	cmp	r4, r3
4000c7a4:	e1a07003 	mov	r7, r3
4000c7a8:	3a00003c 	bcc	4000c8a0 <__ssprint_r+0x13c>
4000c7ac:	e1d530bc 	ldrh	r3, [r5, #12]
4000c7b0:	e3130d12 	tst	r3, #1152	; 0x480
4000c7b4:	01a09007 	moveq	r9, r7
4000c7b8:	0a000022 	beq	4000c848 <__ssprint_r+0xe4>
4000c7bc:	e2851010 	add	r1, r5, #16
4000c7c0:	e8910082 	ldm	r1, {r1, r7}
4000c7c4:	e0877087 	add	r7, r7, r7, lsl #1
4000c7c8:	e0877fa7 	add	r7, r7, r7, lsr #31
4000c7cc:	e0619000 	rsb	r9, r1, r0
4000c7d0:	e2842001 	add	r2, r4, #1
4000c7d4:	e1a070c7 	asr	r7, r7, #1
4000c7d8:	e0822009 	add	r2, r2, r9
4000c7dc:	e1570002 	cmp	r7, r2
4000c7e0:	31a07002 	movcc	r7, r2
4000c7e4:	21a02007 	movcs	r2, r7
4000c7e8:	e3130b01 	tst	r3, #1024	; 0x400
4000c7ec:	0a00002e 	beq	4000c8ac <__ssprint_r+0x148>
4000c7f0:	e1a01002 	mov	r1, r2
4000c7f4:	e1a00008 	mov	r0, r8
4000c7f8:	ebffe97f 	bl	40006dfc <_malloc_r>
4000c7fc:	e2503000 	subs	r3, r0, #0
4000c800:	0a000030 	beq	4000c8c8 <__ssprint_r+0x164>
4000c804:	e5951010 	ldr	r1, [r5, #16]
4000c808:	e1a02009 	mov	r2, r9
4000c80c:	e58d3004 	str	r3, [sp, #4]
4000c810:	ebffeb44 	bl	40007528 <memcpy>
4000c814:	e1d520bc 	ldrh	r2, [r5, #12]
4000c818:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000c81c:	e3822080 	orr	r2, r2, #128	; 0x80
4000c820:	e1c520bc 	strh	r2, [r5, #12]
4000c824:	e59d3004 	ldr	r3, [sp, #4]
4000c828:	e0830009 	add	r0, r3, r9
4000c82c:	e5853010 	str	r3, [r5, #16]
4000c830:	e0699007 	rsb	r9, r9, r7
4000c834:	e5850000 	str	r0, [r5]
4000c838:	e5859008 	str	r9, [r5, #8]
4000c83c:	e5857014 	str	r7, [r5, #20]
4000c840:	e1a09004 	mov	r9, r4
4000c844:	e1a07004 	mov	r7, r4
4000c848:	e1a02009 	mov	r2, r9
4000c84c:	e1a0100b 	mov	r1, fp
4000c850:	eb00048d 	bl	4000da8c <memmove>
4000c854:	e59a2008 	ldr	r2, [sl, #8]
4000c858:	e5953008 	ldr	r3, [r5, #8]
4000c85c:	e5950000 	ldr	r0, [r5]
4000c860:	e0644002 	rsb	r4, r4, r2
4000c864:	e0673003 	rsb	r3, r7, r3
4000c868:	e0800009 	add	r0, r0, r9
4000c86c:	e3540000 	cmp	r4, #0
4000c870:	e5853008 	str	r3, [r5, #8]
4000c874:	e5850000 	str	r0, [r5]
4000c878:	e58a4008 	str	r4, [sl, #8]
4000c87c:	0a00001e 	beq	4000c8fc <__ssprint_r+0x198>
4000c880:	e5964004 	ldr	r4, [r6, #4]
4000c884:	e3540000 	cmp	r4, #0
4000c888:	e596b000 	ldr	fp, [r6]
4000c88c:	e2866008 	add	r6, r6, #8
4000c890:	0afffffa 	beq	4000c880 <__ssprint_r+0x11c>
4000c894:	e1540003 	cmp	r4, r3
4000c898:	e1a07003 	mov	r7, r3
4000c89c:	2affffc2 	bcs	4000c7ac <__ssprint_r+0x48>
4000c8a0:	e1a07004 	mov	r7, r4
4000c8a4:	e1a09004 	mov	r9, r4
4000c8a8:	eaffffe6 	b	4000c848 <__ssprint_r+0xe4>
4000c8ac:	e1a00008 	mov	r0, r8
4000c8b0:	eb0004ff 	bl	4000dcb4 <_realloc_r>
4000c8b4:	e2503000 	subs	r3, r0, #0
4000c8b8:	1affffda 	bne	4000c828 <__ssprint_r+0xc4>
4000c8bc:	e1a00008 	mov	r0, r8
4000c8c0:	e5951010 	ldr	r1, [r5, #16]
4000c8c4:	ebffec5a 	bl	40007a34 <_free_r>
4000c8c8:	e1d520bc 	ldrh	r2, [r5, #12]
4000c8cc:	e3a0300c 	mov	r3, #12
4000c8d0:	e3e04000 	mvn	r4, #0
4000c8d4:	e5883000 	str	r3, [r8]
4000c8d8:	e3822040 	orr	r2, r2, #64	; 0x40
4000c8dc:	e3a03000 	mov	r3, #0
4000c8e0:	e1a00004 	mov	r0, r4
4000c8e4:	e1c520bc 	strh	r2, [r5, #12]
4000c8e8:	e58a3008 	str	r3, [sl, #8]
4000c8ec:	e58a3004 	str	r3, [sl, #4]
4000c8f0:	e28dd00c 	add	sp, sp, #12
4000c8f4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c8f8:	e12fff1e 	bx	lr
4000c8fc:	e1a00004 	mov	r0, r4
4000c900:	e58a4004 	str	r4, [sl, #4]
4000c904:	e28dd00c 	add	sp, sp, #12
4000c908:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c90c:	e12fff1e 	bx	lr

4000c910 <_svfiprintf_r>:
4000c910:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c914:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000c918:	e58d1018 	str	r1, [sp, #24]
4000c91c:	e1d110bc 	ldrh	r1, [r1, #12]
4000c920:	e3110080 	tst	r1, #128	; 0x80
4000c924:	e1a07002 	mov	r7, r2
4000c928:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c92c:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000c930:	0a000003 	beq	4000c944 <_svfiprintf_r+0x34>
4000c934:	e59d4018 	ldr	r4, [sp, #24]
4000c938:	e5943010 	ldr	r3, [r4, #16]
4000c93c:	e3530000 	cmp	r3, #0
4000c940:	0a0003fb 	beq	4000d934 <_svfiprintf_r+0x1024>
4000c944:	e28d4080 	add	r4, sp, #128	; 0x80
4000c948:	e28d507f 	add	r5, sp, #127	; 0x7f
4000c94c:	e3a03000 	mov	r3, #0
4000c950:	e1a0c004 	mov	ip, r4
4000c954:	e58d4004 	str	r4, [sp, #4]
4000c958:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000d920 <_svfiprintf_r+0x1010>
4000c95c:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000c960:	e0654004 	rsb	r4, r5, r4
4000c964:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000c968:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c96c:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000c970:	e58d5000 	str	r5, [sp]
4000c974:	e58d3020 	str	r3, [sp, #32]
4000c978:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000c97c:	e28a8010 	add	r8, sl, #16
4000c980:	e1a0600c 	mov	r6, ip
4000c984:	e5d73000 	ldrb	r3, [r7]
4000c988:	e3530000 	cmp	r3, #0
4000c98c:	13530025 	cmpne	r3, #37	; 0x25
4000c990:	0a0002f7 	beq	4000d574 <_svfiprintf_r+0xc64>
4000c994:	e2873001 	add	r3, r7, #1
4000c998:	e1a04003 	mov	r4, r3
4000c99c:	e5d33000 	ldrb	r3, [r3]
4000c9a0:	e3530025 	cmp	r3, #37	; 0x25
4000c9a4:	13530000 	cmpne	r3, #0
4000c9a8:	e2843001 	add	r3, r4, #1
4000c9ac:	1afffff9 	bne	4000c998 <_svfiprintf_r+0x88>
4000c9b0:	e0545007 	subs	r5, r4, r7
4000c9b4:	0a00000d 	beq	4000c9f0 <_svfiprintf_r+0xe0>
4000c9b8:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c9bc:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000c9c0:	e2833001 	add	r3, r3, #1
4000c9c4:	e3530007 	cmp	r3, #7
4000c9c8:	e0822005 	add	r2, r2, r5
4000c9cc:	e5867000 	str	r7, [r6]
4000c9d0:	e5865004 	str	r5, [r6, #4]
4000c9d4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c9d8:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000c9dc:	d2866008 	addle	r6, r6, #8
4000c9e0:	ca000350 	bgt	4000d728 <_svfiprintf_r+0xe18>
4000c9e4:	e59dc020 	ldr	ip, [sp, #32]
4000c9e8:	e08cc005 	add	ip, ip, r5
4000c9ec:	e58dc020 	str	ip, [sp, #32]
4000c9f0:	e5d43000 	ldrb	r3, [r4]
4000c9f4:	e3530000 	cmp	r3, #0
4000c9f8:	0a0002ec 	beq	4000d5b0 <_svfiprintf_r+0xca0>
4000c9fc:	e3a03000 	mov	r3, #0
4000ca00:	e1a01003 	mov	r1, r3
4000ca04:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000ca08:	e58d3014 	str	r3, [sp, #20]
4000ca0c:	e58d3008 	str	r3, [sp, #8]
4000ca10:	e2847001 	add	r7, r4, #1
4000ca14:	e5d43001 	ldrb	r3, [r4, #1]
4000ca18:	e3e04000 	mvn	r4, #0
4000ca1c:	e58d400c 	str	r4, [sp, #12]
4000ca20:	e1a00001 	mov	r0, r1
4000ca24:	e2877001 	add	r7, r7, #1
4000ca28:	e2432020 	sub	r2, r3, #32
4000ca2c:	e3520058 	cmp	r2, #88	; 0x58
4000ca30:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000ca34:	ea00021b 	b	4000d2a8 <_svfiprintf_r+0x998>
4000ca38:	4000cf1c 	andmi	ip, r0, ip, lsl pc
4000ca3c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca40:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca44:	4000cf2c 	andmi	ip, r0, ip, lsr #30
4000ca48:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca4c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca50:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca54:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca58:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca5c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca60:	4000cb9c 	mulmi	r0, ip, fp
4000ca64:	4000ceac 	andmi	ip, r0, ip, lsr #29
4000ca68:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca6c:	4000cbb8 			; <UNDEFINED> instruction: 0x4000cbb8
4000ca70:	4000d24c 	andmi	sp, r0, ip, asr #4
4000ca74:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000ca78:	4000d238 	andmi	sp, r0, r8, lsr r2
4000ca7c:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca80:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca84:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca88:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca8c:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca90:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca94:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca98:	4000d0b0 	strhmi	sp, [r0], -r0
4000ca9c:	4000d0b0 	strhmi	sp, [r0], -r0
4000caa0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caa4:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caa8:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caac:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cab0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cab4:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cab8:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cabc:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cac0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cac4:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cac8:	4000d058 	andmi	sp, r0, r8, asr r0
4000cacc:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cad0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cad4:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cad8:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cadc:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cae0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cae4:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cae8:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caec:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caf0:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000caf4:	4000d018 	andmi	sp, r0, r8, lsl r0
4000caf8:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cafc:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb00:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb04:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb08:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb0c:	4000cfc8 	andmi	ip, r0, r8, asr #31
4000cb10:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb14:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb18:	4000cf7c 	andmi	ip, r0, ip, ror pc
4000cb1c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb20:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb24:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb28:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb2c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb30:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb34:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb38:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb3c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb40:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb44:	4000cf40 	andmi	ip, r0, r0, asr #30
4000cb48:	4000d150 	andmi	sp, r0, r0, asr r1
4000cb4c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb50:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb54:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb58:	4000d13c 	andmi	sp, r0, ip, lsr r1
4000cb5c:	4000d150 	andmi	sp, r0, r0, asr r1
4000cb60:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb64:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb68:	4000d10c 	andmi	sp, r0, ip, lsl #2
4000cb6c:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb70:	4000d0d4 	ldrdmi	sp, [r0], -r4
4000cb74:	4000ce34 	andmi	ip, r0, r4, lsr lr
4000cb78:	4000ce64 	andmi	ip, r0, r4, ror #28
4000cb7c:	4000d224 	andmi	sp, r0, r4, lsr #4
4000cb80:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb84:	4000d1c0 	andmi	sp, r0, r0, asr #3
4000cb88:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb8c:	4000cbcc 	andmi	ip, r0, ip, asr #23
4000cb90:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb94:	4000d2a8 	andmi	sp, r0, r8, lsr #5
4000cb98:	4000ceb8 			; <UNDEFINED> instruction: 0x4000ceb8
4000cb9c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000cba0:	e5940000 	ldr	r0, [r4]
4000cba4:	e3500000 	cmp	r0, #0
4000cba8:	e2843004 	add	r3, r4, #4
4000cbac:	aa000313 	bge	4000d800 <_svfiprintf_r+0xef0>
4000cbb0:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000cbb4:	e2600000 	rsb	r0, r0, #0
4000cbb8:	e59d5008 	ldr	r5, [sp, #8]
4000cbbc:	e3855004 	orr	r5, r5, #4
4000cbc0:	e58d5008 	str	r5, [sp, #8]
4000cbc4:	e5d73000 	ldrb	r3, [r7]
4000cbc8:	eaffff95 	b	4000ca24 <_svfiprintf_r+0x114>
4000cbcc:	e59d5008 	ldr	r5, [sp, #8]
4000cbd0:	e3150020 	tst	r5, #32
4000cbd4:	e58d0014 	str	r0, [sp, #20]
4000cbd8:	0a000101 	beq	4000cfe4 <_svfiprintf_r+0x6d4>
4000cbdc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cbe0:	e28c3007 	add	r3, ip, #7
4000cbe4:	e3c33007 	bic	r3, r3, #7
4000cbe8:	e2834008 	add	r4, r3, #8
4000cbec:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cbf0:	e8930030 	ldm	r3, {r4, r5}
4000cbf4:	e3a03001 	mov	r3, #1
4000cbf8:	e3a0b000 	mov	fp, #0
4000cbfc:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000cc00:	e59dc00c 	ldr	ip, [sp, #12]
4000cc04:	e35c0000 	cmp	ip, #0
4000cc08:	a59dc008 	ldrge	ip, [sp, #8]
4000cc0c:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000cc10:	a58dc008 	strge	ip, [sp, #8]
4000cc14:	e1940005 	orrs	r0, r4, r5
4000cc18:	e59dc00c 	ldr	ip, [sp, #12]
4000cc1c:	03a02000 	moveq	r2, #0
4000cc20:	13a02001 	movne	r2, #1
4000cc24:	e35c0000 	cmp	ip, #0
4000cc28:	13822001 	orrne	r2, r2, #1
4000cc2c:	e3520000 	cmp	r2, #0
4000cc30:	0a000251 	beq	4000d57c <_svfiprintf_r+0xc6c>
4000cc34:	e3530001 	cmp	r3, #1
4000cc38:	0a0002d6 	beq	4000d798 <_svfiprintf_r+0xe88>
4000cc3c:	e3530002 	cmp	r3, #2
4000cc40:	e28d207f 	add	r2, sp, #127	; 0x7f
4000cc44:	1a000061 	bne	4000cdd0 <_svfiprintf_r+0x4c0>
4000cc48:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000cc4c:	e1a03224 	lsr	r3, r4, #4
4000cc50:	e204c00f 	and	ip, r4, #15
4000cc54:	e1833e05 	orr	r3, r3, r5, lsl #28
4000cc58:	e1a01225 	lsr	r1, r5, #4
4000cc5c:	e1a04003 	mov	r4, r3
4000cc60:	e1a05001 	mov	r5, r1
4000cc64:	e7d0300c 	ldrb	r3, [r0, ip]
4000cc68:	e194c005 	orrs	ip, r4, r5
4000cc6c:	e1a09002 	mov	r9, r2
4000cc70:	e5c23000 	strb	r3, [r2]
4000cc74:	e2422001 	sub	r2, r2, #1
4000cc78:	1afffff3 	bne	4000cc4c <_svfiprintf_r+0x33c>
4000cc7c:	e59d5004 	ldr	r5, [sp, #4]
4000cc80:	e0694005 	rsb	r4, r9, r5
4000cc84:	e59d500c 	ldr	r5, [sp, #12]
4000cc88:	e1550004 	cmp	r5, r4
4000cc8c:	b1a05004 	movlt	r5, r4
4000cc90:	e35b0000 	cmp	fp, #0
4000cc94:	e58d5010 	str	r5, [sp, #16]
4000cc98:	12855001 	addne	r5, r5, #1
4000cc9c:	158d5010 	strne	r5, [sp, #16]
4000cca0:	e59dc008 	ldr	ip, [sp, #8]
4000cca4:	e21cc002 	ands	ip, ip, #2
4000cca8:	159d3010 	ldrne	r3, [sp, #16]
4000ccac:	e59d5008 	ldr	r5, [sp, #8]
4000ccb0:	12833002 	addne	r3, r3, #2
4000ccb4:	158d3010 	strne	r3, [sp, #16]
4000ccb8:	e2155084 	ands	r5, r5, #132	; 0x84
4000ccbc:	e58dc01c 	str	ip, [sp, #28]
4000ccc0:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000ccc4:	1a000182 	bne	4000d2d4 <_svfiprintf_r+0x9c4>
4000ccc8:	e28d3010 	add	r3, sp, #16
4000cccc:	e8931008 	ldm	r3, {r3, ip}
4000ccd0:	e063500c 	rsb	r5, r3, ip
4000ccd4:	e3550000 	cmp	r5, #0
4000ccd8:	da00017d 	ble	4000d2d4 <_svfiprintf_r+0x9c4>
4000ccdc:	e3550010 	cmp	r5, #16
4000cce0:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000d920 <_svfiprintf_r+0x1010>
4000cce4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cce8:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000ccec:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000ccf0:	da000022 	ble	4000cd80 <_svfiprintf_r+0x470>
4000ccf4:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000d920 <_svfiprintf_r+0x1010>
4000ccf8:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000ccfc:	e1a00006 	mov	r0, r6
4000cd00:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000cd04:	e1a06005 	mov	r6, r5
4000cd08:	e3a0b010 	mov	fp, #16
4000cd0c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000cd10:	e59d5018 	ldr	r5, [sp, #24]
4000cd14:	ea000002 	b	4000cd24 <_svfiprintf_r+0x414>
4000cd18:	e2466010 	sub	r6, r6, #16
4000cd1c:	e3560010 	cmp	r6, #16
4000cd20:	da000013 	ble	4000cd74 <_svfiprintf_r+0x464>
4000cd24:	e2822001 	add	r2, r2, #1
4000cd28:	e3520007 	cmp	r2, #7
4000cd2c:	e2811010 	add	r1, r1, #16
4000cd30:	e8800c00 	stm	r0, {sl, fp}
4000cd34:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cd38:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cd3c:	d2800008 	addle	r0, r0, #8
4000cd40:	dafffff4 	ble	4000cd18 <_svfiprintf_r+0x408>
4000cd44:	e1a00004 	mov	r0, r4
4000cd48:	e1a01005 	mov	r1, r5
4000cd4c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cd50:	ebfffe83 	bl	4000c764 <__ssprint_r>
4000cd54:	e3500000 	cmp	r0, #0
4000cd58:	1a00021a 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000cd5c:	e2466010 	sub	r6, r6, #16
4000cd60:	e3560010 	cmp	r6, #16
4000cd64:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cd68:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cd6c:	e28d0080 	add	r0, sp, #128	; 0x80
4000cd70:	caffffeb 	bgt	4000cd24 <_svfiprintf_r+0x414>
4000cd74:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000cd78:	e1a05006 	mov	r5, r6
4000cd7c:	e1a06000 	mov	r6, r0
4000cd80:	e2822001 	add	r2, r2, #1
4000cd84:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000cd88:	e3520007 	cmp	r2, #7
4000cd8c:	e0851001 	add	r1, r5, r1
4000cd90:	e586c000 	str	ip, [r6]
4000cd94:	e5865004 	str	r5, [r6, #4]
4000cd98:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000cd9c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000cda0:	d2866008 	addle	r6, r6, #8
4000cda4:	da00014c 	ble	4000d2dc <_svfiprintf_r+0x9cc>
4000cda8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000cdac:	e59d1018 	ldr	r1, [sp, #24]
4000cdb0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000cdb4:	ebfffe6a 	bl	4000c764 <__ssprint_r>
4000cdb8:	e3500000 	cmp	r0, #0
4000cdbc:	1a000201 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000cdc0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cdc4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000cdc8:	e28d6080 	add	r6, sp, #128	; 0x80
4000cdcc:	ea000142 	b	4000d2dc <_svfiprintf_r+0x9cc>
4000cdd0:	e1a031a4 	lsr	r3, r4, #3
4000cdd4:	e1833e85 	orr	r3, r3, r5, lsl #29
4000cdd8:	e1a001a5 	lsr	r0, r5, #3
4000cddc:	e2041007 	and	r1, r4, #7
4000cde0:	e1a05000 	mov	r5, r0
4000cde4:	e1a04003 	mov	r4, r3
4000cde8:	e1940005 	orrs	r0, r4, r5
4000cdec:	e2813030 	add	r3, r1, #48	; 0x30
4000cdf0:	e1a09002 	mov	r9, r2
4000cdf4:	e5c23000 	strb	r3, [r2]
4000cdf8:	e2422001 	sub	r2, r2, #1
4000cdfc:	1afffff3 	bne	4000cdd0 <_svfiprintf_r+0x4c0>
4000ce00:	e59d4008 	ldr	r4, [sp, #8]
4000ce04:	e3140001 	tst	r4, #1
4000ce08:	e1a01009 	mov	r1, r9
4000ce0c:	0affff9a 	beq	4000cc7c <_svfiprintf_r+0x36c>
4000ce10:	e3530030 	cmp	r3, #48	; 0x30
4000ce14:	059dc004 	ldreq	ip, [sp, #4]
4000ce18:	159d5004 	ldrne	r5, [sp, #4]
4000ce1c:	11a09002 	movne	r9, r2
4000ce20:	13a03030 	movne	r3, #48	; 0x30
4000ce24:	0069400c 	rsbeq	r4, r9, ip
4000ce28:	10694005 	rsbne	r4, r9, r5
4000ce2c:	15413001 	strbne	r3, [r1, #-1]
4000ce30:	eaffff93 	b	4000cc84 <_svfiprintf_r+0x374>
4000ce34:	e59dc008 	ldr	ip, [sp, #8]
4000ce38:	e21c3020 	ands	r3, ip, #32
4000ce3c:	e58d0014 	str	r0, [sp, #20]
4000ce40:	0a00007b 	beq	4000d034 <_svfiprintf_r+0x724>
4000ce44:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000ce48:	e2843007 	add	r3, r4, #7
4000ce4c:	e3c33007 	bic	r3, r3, #7
4000ce50:	e2835008 	add	r5, r3, #8
4000ce54:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000ce58:	e8930030 	ldm	r3, {r4, r5}
4000ce5c:	e3a03000 	mov	r3, #0
4000ce60:	eaffff64 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000ce64:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000ce68:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000ce6c:	e59d5008 	ldr	r5, [sp, #8]
4000ce70:	e28cc004 	add	ip, ip, #4
4000ce74:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000ce78:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000d924 <_svfiprintf_r+0x1014>
4000ce7c:	e3855002 	orr	r5, r5, #2
4000ce80:	e5934000 	ldr	r4, [r3]
4000ce84:	e3a02030 	mov	r2, #48	; 0x30
4000ce88:	e3a03078 	mov	r3, #120	; 0x78
4000ce8c:	e58d5008 	str	r5, [sp, #8]
4000ce90:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000ce94:	e58d0014 	str	r0, [sp, #20]
4000ce98:	e3a05000 	mov	r5, #0
4000ce9c:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000cea0:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000cea4:	e3a03002 	mov	r3, #2
4000cea8:	eaffff52 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000ceac:	e5d73000 	ldrb	r3, [r7]
4000ceb0:	e3a0102b 	mov	r1, #43	; 0x2b
4000ceb4:	eafffeda 	b	4000ca24 <_svfiprintf_r+0x114>
4000ceb8:	e59d5008 	ldr	r5, [sp, #8]
4000cebc:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000d924 <_svfiprintf_r+0x1014>
4000cec0:	e3150020 	tst	r5, #32
4000cec4:	e58d0014 	str	r0, [sp, #20]
4000cec8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000cecc:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000ced0:	0a000030 	beq	4000cf98 <_svfiprintf_r+0x688>
4000ced4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000ced8:	e28c2007 	add	r2, ip, #7
4000cedc:	e3c22007 	bic	r2, r2, #7
4000cee0:	e2824008 	add	r4, r2, #8
4000cee4:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cee8:	e8920030 	ldm	r2, {r4, r5}
4000ceec:	e59dc008 	ldr	ip, [sp, #8]
4000cef0:	e31c0001 	tst	ip, #1
4000cef4:	0a0000e9 	beq	4000d2a0 <_svfiprintf_r+0x990>
4000cef8:	e1940005 	orrs	r0, r4, r5
4000cefc:	0a0000e7 	beq	4000d2a0 <_svfiprintf_r+0x990>
4000cf00:	e3a02030 	mov	r2, #48	; 0x30
4000cf04:	e38cc002 	orr	ip, ip, #2
4000cf08:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000cf0c:	e58dc008 	str	ip, [sp, #8]
4000cf10:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000cf14:	e3a03002 	mov	r3, #2
4000cf18:	eaffff36 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000cf1c:	e3510000 	cmp	r1, #0
4000cf20:	e5d73000 	ldrb	r3, [r7]
4000cf24:	03a01020 	moveq	r1, #32
4000cf28:	eafffebd 	b	4000ca24 <_svfiprintf_r+0x114>
4000cf2c:	e59dc008 	ldr	ip, [sp, #8]
4000cf30:	e38cc001 	orr	ip, ip, #1
4000cf34:	e58dc008 	str	ip, [sp, #8]
4000cf38:	e5d73000 	ldrb	r3, [r7]
4000cf3c:	eafffeb8 	b	4000ca24 <_svfiprintf_r+0x114>
4000cf40:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000cf44:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cf48:	e5932000 	ldr	r2, [r3]
4000cf4c:	e3a04001 	mov	r4, #1
4000cf50:	e3a03000 	mov	r3, #0
4000cf54:	e2855004 	add	r5, r5, #4
4000cf58:	e58d0014 	str	r0, [sp, #20]
4000cf5c:	e58d4010 	str	r4, [sp, #16]
4000cf60:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000cf64:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cf68:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000cf6c:	e28d9058 	add	r9, sp, #88	; 0x58
4000cf70:	e3a05000 	mov	r5, #0
4000cf74:	e58d500c 	str	r5, [sp, #12]
4000cf78:	eaffff48 	b	4000cca0 <_svfiprintf_r+0x390>
4000cf7c:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000d928 <_svfiprintf_r+0x1018>
4000cf80:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000cf84:	e59d5008 	ldr	r5, [sp, #8]
4000cf88:	e3150020 	tst	r5, #32
4000cf8c:	e58d0014 	str	r0, [sp, #20]
4000cf90:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000cf94:	1affffce 	bne	4000ced4 <_svfiprintf_r+0x5c4>
4000cf98:	e59d5008 	ldr	r5, [sp, #8]
4000cf9c:	e3150010 	tst	r5, #16
4000cfa0:	1a00022d 	bne	4000d85c <_svfiprintf_r+0xf4c>
4000cfa4:	e59d4008 	ldr	r4, [sp, #8]
4000cfa8:	e3140040 	tst	r4, #64	; 0x40
4000cfac:	0a00022a 	beq	4000d85c <_svfiprintf_r+0xf4c>
4000cfb0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cfb4:	e1d540b0 	ldrh	r4, [r5]
4000cfb8:	e2855004 	add	r5, r5, #4
4000cfbc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cfc0:	e3a05000 	mov	r5, #0
4000cfc4:	eaffffc8 	b	4000ceec <_svfiprintf_r+0x5dc>
4000cfc8:	e59d4008 	ldr	r4, [sp, #8]
4000cfcc:	e3844010 	orr	r4, r4, #16
4000cfd0:	e58d4008 	str	r4, [sp, #8]
4000cfd4:	e59d5008 	ldr	r5, [sp, #8]
4000cfd8:	e3150020 	tst	r5, #32
4000cfdc:	e58d0014 	str	r0, [sp, #20]
4000cfe0:	1afffefd 	bne	4000cbdc <_svfiprintf_r+0x2cc>
4000cfe4:	e59d5008 	ldr	r5, [sp, #8]
4000cfe8:	e3150010 	tst	r5, #16
4000cfec:	1a000213 	bne	4000d840 <_svfiprintf_r+0xf30>
4000cff0:	e59d4008 	ldr	r4, [sp, #8]
4000cff4:	e3140040 	tst	r4, #64	; 0x40
4000cff8:	0a000210 	beq	4000d840 <_svfiprintf_r+0xf30>
4000cffc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d000:	e1d540b0 	ldrh	r4, [r5]
4000d004:	e2855004 	add	r5, r5, #4
4000d008:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d00c:	e3a03001 	mov	r3, #1
4000d010:	e3a05000 	mov	r5, #0
4000d014:	eafffef7 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000d018:	e59d5008 	ldr	r5, [sp, #8]
4000d01c:	e3855010 	orr	r5, r5, #16
4000d020:	e58d5008 	str	r5, [sp, #8]
4000d024:	e59dc008 	ldr	ip, [sp, #8]
4000d028:	e21c3020 	ands	r3, ip, #32
4000d02c:	e58d0014 	str	r0, [sp, #20]
4000d030:	1affff83 	bne	4000ce44 <_svfiprintf_r+0x534>
4000d034:	e59dc008 	ldr	ip, [sp, #8]
4000d038:	e21c2010 	ands	r2, ip, #16
4000d03c:	0a00020c 	beq	4000d874 <_svfiprintf_r+0xf64>
4000d040:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d044:	e5954000 	ldr	r4, [r5]
4000d048:	e2855004 	add	r5, r5, #4
4000d04c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d050:	e3a05000 	mov	r5, #0
4000d054:	eafffee7 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000d058:	e59dc008 	ldr	ip, [sp, #8]
4000d05c:	e38cc010 	orr	ip, ip, #16
4000d060:	e58dc008 	str	ip, [sp, #8]
4000d064:	e59d4008 	ldr	r4, [sp, #8]
4000d068:	e3140020 	tst	r4, #32
4000d06c:	e58d0014 	str	r0, [sp, #20]
4000d070:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d074:	0a00003a 	beq	4000d164 <_svfiprintf_r+0x854>
4000d078:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d07c:	e2851007 	add	r1, r5, #7
4000d080:	e3c11007 	bic	r1, r1, #7
4000d084:	e891000c 	ldm	r1, {r2, r3}
4000d088:	e2811008 	add	r1, r1, #8
4000d08c:	e3520000 	cmp	r2, #0
4000d090:	e2d30000 	sbcs	r0, r3, #0
4000d094:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000d098:	e1a04002 	mov	r4, r2
4000d09c:	e1a05003 	mov	r5, r3
4000d0a0:	ba000040 	blt	4000d1a8 <_svfiprintf_r+0x898>
4000d0a4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d0a8:	e3a03001 	mov	r3, #1
4000d0ac:	eafffed3 	b	4000cc00 <_svfiprintf_r+0x2f0>
4000d0b0:	e2432030 	sub	r2, r3, #48	; 0x30
4000d0b4:	e3a00000 	mov	r0, #0
4000d0b8:	e4d73001 	ldrb	r3, [r7], #1
4000d0bc:	e0800100 	add	r0, r0, r0, lsl #2
4000d0c0:	e0820080 	add	r0, r2, r0, lsl #1
4000d0c4:	e2432030 	sub	r2, r3, #48	; 0x30
4000d0c8:	e3520009 	cmp	r2, #9
4000d0cc:	9afffff9 	bls	4000d0b8 <_svfiprintf_r+0x7a8>
4000d0d0:	eafffe54 	b	4000ca28 <_svfiprintf_r+0x118>
4000d0d4:	e59d4008 	ldr	r4, [sp, #8]
4000d0d8:	e3140020 	tst	r4, #32
4000d0dc:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d0e0:	1a0001f3 	bne	4000d8b4 <_svfiprintf_r+0xfa4>
4000d0e4:	e59dc008 	ldr	ip, [sp, #8]
4000d0e8:	e31c0010 	tst	ip, #16
4000d0ec:	0a000201 	beq	4000d8f8 <_svfiprintf_r+0xfe8>
4000d0f0:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d0f4:	e59d5020 	ldr	r5, [sp, #32]
4000d0f8:	e5943000 	ldr	r3, [r4]
4000d0fc:	e2844004 	add	r4, r4, #4
4000d100:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d104:	e5835000 	str	r5, [r3]
4000d108:	eafffe1d 	b	4000c984 <_svfiprintf_r+0x74>
4000d10c:	e5d73000 	ldrb	r3, [r7]
4000d110:	e353006c 	cmp	r3, #108	; 0x6c
4000d114:	059d4008 	ldreq	r4, [sp, #8]
4000d118:	159d5008 	ldrne	r5, [sp, #8]
4000d11c:	e1a02007 	mov	r2, r7
4000d120:	03844020 	orreq	r4, r4, #32
4000d124:	13855010 	orrne	r5, r5, #16
4000d128:	02877001 	addeq	r7, r7, #1
4000d12c:	058d4008 	streq	r4, [sp, #8]
4000d130:	05d23001 	ldrbeq	r3, [r2, #1]
4000d134:	158d5008 	strne	r5, [sp, #8]
4000d138:	eafffe39 	b	4000ca24 <_svfiprintf_r+0x114>
4000d13c:	e59dc008 	ldr	ip, [sp, #8]
4000d140:	e38cc040 	orr	ip, ip, #64	; 0x40
4000d144:	e58dc008 	str	ip, [sp, #8]
4000d148:	e5d73000 	ldrb	r3, [r7]
4000d14c:	eafffe34 	b	4000ca24 <_svfiprintf_r+0x114>
4000d150:	e59d4008 	ldr	r4, [sp, #8]
4000d154:	e3140020 	tst	r4, #32
4000d158:	e58d0014 	str	r0, [sp, #20]
4000d15c:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d160:	1affffc4 	bne	4000d078 <_svfiprintf_r+0x768>
4000d164:	e59dc008 	ldr	ip, [sp, #8]
4000d168:	e31c0010 	tst	ip, #16
4000d16c:	1a0001cd 	bne	4000d8a8 <_svfiprintf_r+0xf98>
4000d170:	e59d4008 	ldr	r4, [sp, #8]
4000d174:	e3140040 	tst	r4, #64	; 0x40
4000d178:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d17c:	0a0001ca 	beq	4000d8ac <_svfiprintf_r+0xf9c>
4000d180:	e1d540f0 	ldrsh	r4, [r5]
4000d184:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d188:	e1a05fc4 	asr	r5, r4, #31
4000d18c:	e1a02004 	mov	r2, r4
4000d190:	e1a03005 	mov	r3, r5
4000d194:	e28cc004 	add	ip, ip, #4
4000d198:	e3520000 	cmp	r2, #0
4000d19c:	e2d30000 	sbcs	r0, r3, #0
4000d1a0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d1a4:	aaffffbe 	bge	4000d0a4 <_svfiprintf_r+0x794>
4000d1a8:	e3a0b02d 	mov	fp, #45	; 0x2d
4000d1ac:	e2744000 	rsbs	r4, r4, #0
4000d1b0:	e2e55000 	rsc	r5, r5, #0
4000d1b4:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d1b8:	e3a03001 	mov	r3, #1
4000d1bc:	eafffe8f 	b	4000cc00 <_svfiprintf_r+0x2f0>
4000d1c0:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d1c4:	e5949000 	ldr	r9, [r4]
4000d1c8:	e3a0b000 	mov	fp, #0
4000d1cc:	e159000b 	cmp	r9, fp
4000d1d0:	e58d0014 	str	r0, [sp, #20]
4000d1d4:	e2845004 	add	r5, r4, #4
4000d1d8:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000d1dc:	0a0001e5 	beq	4000d978 <_svfiprintf_r+0x1068>
4000d1e0:	e59dc00c 	ldr	ip, [sp, #12]
4000d1e4:	e35c0000 	cmp	ip, #0
4000d1e8:	e1a00009 	mov	r0, r9
4000d1ec:	ba0001bb 	blt	4000d8e0 <_svfiprintf_r+0xfd0>
4000d1f0:	e1a0100b 	mov	r1, fp
4000d1f4:	e1a0200c 	mov	r2, ip
4000d1f8:	ebfff922 	bl	4000b688 <memchr>
4000d1fc:	e3500000 	cmp	r0, #0
4000d200:	0a0001e4 	beq	4000d998 <_svfiprintf_r+0x1088>
4000d204:	e59d400c 	ldr	r4, [sp, #12]
4000d208:	e0690000 	rsb	r0, r9, r0
4000d20c:	e58db00c 	str	fp, [sp, #12]
4000d210:	e1540000 	cmp	r4, r0
4000d214:	a1a04000 	movge	r4, r0
4000d218:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d21c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d220:	eafffe97 	b	4000cc84 <_svfiprintf_r+0x374>
4000d224:	e59dc008 	ldr	ip, [sp, #8]
4000d228:	e38cc020 	orr	ip, ip, #32
4000d22c:	e58dc008 	str	ip, [sp, #8]
4000d230:	e5d73000 	ldrb	r3, [r7]
4000d234:	eafffdfa 	b	4000ca24 <_svfiprintf_r+0x114>
4000d238:	e59d5008 	ldr	r5, [sp, #8]
4000d23c:	e3855080 	orr	r5, r5, #128	; 0x80
4000d240:	e58d5008 	str	r5, [sp, #8]
4000d244:	e5d73000 	ldrb	r3, [r7]
4000d248:	eafffdf5 	b	4000ca24 <_svfiprintf_r+0x114>
4000d24c:	e5d73000 	ldrb	r3, [r7]
4000d250:	e353002a 	cmp	r3, #42	; 0x2a
4000d254:	e2874001 	add	r4, r7, #1
4000d258:	0a0001d3 	beq	4000d9ac <_svfiprintf_r+0x109c>
4000d25c:	e2432030 	sub	r2, r3, #48	; 0x30
4000d260:	e3520009 	cmp	r2, #9
4000d264:	83a0c000 	movhi	ip, #0
4000d268:	81a07004 	movhi	r7, r4
4000d26c:	858dc00c 	strhi	ip, [sp, #12]
4000d270:	8afffdec 	bhi	4000ca28 <_svfiprintf_r+0x118>
4000d274:	e3a0c000 	mov	ip, #0
4000d278:	e4d43001 	ldrb	r3, [r4], #1
4000d27c:	e08cc10c 	add	ip, ip, ip, lsl #2
4000d280:	e082c08c 	add	ip, r2, ip, lsl #1
4000d284:	e2432030 	sub	r2, r3, #48	; 0x30
4000d288:	e3520009 	cmp	r2, #9
4000d28c:	9afffff9 	bls	4000d278 <_svfiprintf_r+0x968>
4000d290:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000d294:	e58dc00c 	str	ip, [sp, #12]
4000d298:	e1a07004 	mov	r7, r4
4000d29c:	eafffde1 	b	4000ca28 <_svfiprintf_r+0x118>
4000d2a0:	e3a03002 	mov	r3, #2
4000d2a4:	eafffe53 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000d2a8:	e3530000 	cmp	r3, #0
4000d2ac:	e58d0014 	str	r0, [sp, #20]
4000d2b0:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000d2b4:	0a0000bd 	beq	4000d5b0 <_svfiprintf_r+0xca0>
4000d2b8:	e3a02000 	mov	r2, #0
4000d2bc:	e3a04001 	mov	r4, #1
4000d2c0:	e58d4010 	str	r4, [sp, #16]
4000d2c4:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000d2c8:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000d2cc:	e28d9058 	add	r9, sp, #88	; 0x58
4000d2d0:	eaffff26 	b	4000cf70 <_svfiprintf_r+0x660>
4000d2d4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d2d8:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d2dc:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000d2e0:	e3530000 	cmp	r3, #0
4000d2e4:	0a000009 	beq	4000d310 <_svfiprintf_r+0xa00>
4000d2e8:	e2822001 	add	r2, r2, #1
4000d2ec:	e3520007 	cmp	r2, #7
4000d2f0:	e2811001 	add	r1, r1, #1
4000d2f4:	e28d0047 	add	r0, sp, #71	; 0x47
4000d2f8:	e3a03001 	mov	r3, #1
4000d2fc:	e8860009 	stm	r6, {r0, r3}
4000d300:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d304:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d308:	d2866008 	addle	r6, r6, #8
4000d30c:	ca00010d 	bgt	4000d748 <_svfiprintf_r+0xe38>
4000d310:	e59d301c 	ldr	r3, [sp, #28]
4000d314:	e3530000 	cmp	r3, #0
4000d318:	0a000009 	beq	4000d344 <_svfiprintf_r+0xa34>
4000d31c:	e2822001 	add	r2, r2, #1
4000d320:	e3520007 	cmp	r2, #7
4000d324:	e2811002 	add	r1, r1, #2
4000d328:	e28d0048 	add	r0, sp, #72	; 0x48
4000d32c:	e3a03002 	mov	r3, #2
4000d330:	e8860009 	stm	r6, {r0, r3}
4000d334:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d338:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d33c:	d2866008 	addle	r6, r6, #8
4000d340:	ca00010a 	bgt	4000d770 <_svfiprintf_r+0xe60>
4000d344:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000d348:	e3550080 	cmp	r5, #128	; 0x80
4000d34c:	0a0000a5 	beq	4000d5e8 <_svfiprintf_r+0xcd8>
4000d350:	e59dc00c 	ldr	ip, [sp, #12]
4000d354:	e064500c 	rsb	r5, r4, ip
4000d358:	e3550000 	cmp	r5, #0
4000d35c:	da000038 	ble	4000d444 <_svfiprintf_r+0xb34>
4000d360:	e3550010 	cmp	r5, #16
4000d364:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000d92c <_svfiprintf_r+0x101c>
4000d368:	d58d301c 	strle	r3, [sp, #28]
4000d36c:	da000022 	ble	4000d3fc <_svfiprintf_r+0xaec>
4000d370:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000d92c <_svfiprintf_r+0x101c>
4000d374:	e58d400c 	str	r4, [sp, #12]
4000d378:	e1a00006 	mov	r0, r6
4000d37c:	e58dc01c 	str	ip, [sp, #28]
4000d380:	e1a06005 	mov	r6, r5
4000d384:	e3a0b010 	mov	fp, #16
4000d388:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d38c:	e59d5018 	ldr	r5, [sp, #24]
4000d390:	ea000002 	b	4000d3a0 <_svfiprintf_r+0xa90>
4000d394:	e2466010 	sub	r6, r6, #16
4000d398:	e3560010 	cmp	r6, #16
4000d39c:	da000013 	ble	4000d3f0 <_svfiprintf_r+0xae0>
4000d3a0:	e2822001 	add	r2, r2, #1
4000d3a4:	e3520007 	cmp	r2, #7
4000d3a8:	e2811010 	add	r1, r1, #16
4000d3ac:	e8800900 	stm	r0, {r8, fp}
4000d3b0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d3b4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d3b8:	d2800008 	addle	r0, r0, #8
4000d3bc:	dafffff4 	ble	4000d394 <_svfiprintf_r+0xa84>
4000d3c0:	e1a00004 	mov	r0, r4
4000d3c4:	e1a01005 	mov	r1, r5
4000d3c8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d3cc:	ebfffce4 	bl	4000c764 <__ssprint_r>
4000d3d0:	e3500000 	cmp	r0, #0
4000d3d4:	1a00007b 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d3d8:	e2466010 	sub	r6, r6, #16
4000d3dc:	e3560010 	cmp	r6, #16
4000d3e0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d3e4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d3e8:	e28d0080 	add	r0, sp, #128	; 0x80
4000d3ec:	caffffeb 	bgt	4000d3a0 <_svfiprintf_r+0xa90>
4000d3f0:	e59d400c 	ldr	r4, [sp, #12]
4000d3f4:	e1a05006 	mov	r5, r6
4000d3f8:	e1a06000 	mov	r6, r0
4000d3fc:	e2822001 	add	r2, r2, #1
4000d400:	e59d301c 	ldr	r3, [sp, #28]
4000d404:	e3520007 	cmp	r2, #7
4000d408:	e0811005 	add	r1, r1, r5
4000d40c:	e8860028 	stm	r6, {r3, r5}
4000d410:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d414:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d418:	d2866008 	addle	r6, r6, #8
4000d41c:	da000008 	ble	4000d444 <_svfiprintf_r+0xb34>
4000d420:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d424:	e59d1018 	ldr	r1, [sp, #24]
4000d428:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d42c:	ebfffccc 	bl	4000c764 <__ssprint_r>
4000d430:	e3500000 	cmp	r0, #0
4000d434:	1a000063 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d438:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d43c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d440:	e28d6080 	add	r6, sp, #128	; 0x80
4000d444:	e2822001 	add	r2, r2, #1
4000d448:	e3520007 	cmp	r2, #7
4000d44c:	e0811004 	add	r1, r1, r4
4000d450:	e5869000 	str	r9, [r6]
4000d454:	e5864004 	str	r4, [r6, #4]
4000d458:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d45c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d460:	d2866008 	addle	r6, r6, #8
4000d464:	ca00009f 	bgt	4000d6e8 <_svfiprintf_r+0xdd8>
4000d468:	e59d4008 	ldr	r4, [sp, #8]
4000d46c:	e3140004 	tst	r4, #4
4000d470:	0a00002f 	beq	4000d534 <_svfiprintf_r+0xc24>
4000d474:	e59d5014 	ldr	r5, [sp, #20]
4000d478:	e59dc010 	ldr	ip, [sp, #16]
4000d47c:	e06c4005 	rsb	r4, ip, r5
4000d480:	e3540000 	cmp	r4, #0
4000d484:	da00002a 	ble	4000d534 <_svfiprintf_r+0xc24>
4000d488:	e3540010 	cmp	r4, #16
4000d48c:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000d920 <_svfiprintf_r+0x1010>
4000d490:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d494:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000d498:	da00001d 	ble	4000d514 <_svfiprintf_r+0xc04>
4000d49c:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000d920 <_svfiprintf_r+0x1010>
4000d4a0:	e3a05010 	mov	r5, #16
4000d4a4:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000d4a8:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000d4ac:	e59db018 	ldr	fp, [sp, #24]
4000d4b0:	ea000002 	b	4000d4c0 <_svfiprintf_r+0xbb0>
4000d4b4:	e2444010 	sub	r4, r4, #16
4000d4b8:	e3540010 	cmp	r4, #16
4000d4bc:	da000014 	ble	4000d514 <_svfiprintf_r+0xc04>
4000d4c0:	e2833001 	add	r3, r3, #1
4000d4c4:	e3530007 	cmp	r3, #7
4000d4c8:	e2811010 	add	r1, r1, #16
4000d4cc:	e586a000 	str	sl, [r6]
4000d4d0:	e5865004 	str	r5, [r6, #4]
4000d4d4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d4d8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d4dc:	d2866008 	addle	r6, r6, #8
4000d4e0:	dafffff3 	ble	4000d4b4 <_svfiprintf_r+0xba4>
4000d4e4:	e1a00009 	mov	r0, r9
4000d4e8:	e1a0100b 	mov	r1, fp
4000d4ec:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d4f0:	ebfffc9b 	bl	4000c764 <__ssprint_r>
4000d4f4:	e3500000 	cmp	r0, #0
4000d4f8:	1a000032 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d4fc:	e2444010 	sub	r4, r4, #16
4000d500:	e3540010 	cmp	r4, #16
4000d504:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d508:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000d50c:	e28d6080 	add	r6, sp, #128	; 0x80
4000d510:	caffffea 	bgt	4000d4c0 <_svfiprintf_r+0xbb0>
4000d514:	e2833001 	add	r3, r3, #1
4000d518:	e3530007 	cmp	r3, #7
4000d51c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d520:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000d524:	e0811004 	add	r1, r1, r4
4000d528:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d52c:	e8860018 	stm	r6, {r3, r4}
4000d530:	ca0000b5 	bgt	4000d80c <_svfiprintf_r+0xefc>
4000d534:	e28d5010 	add	r5, sp, #16
4000d538:	e59d4020 	ldr	r4, [sp, #32]
4000d53c:	e8951020 	ldm	r5, {r5, ip}
4000d540:	e155000c 	cmp	r5, ip
4000d544:	a0844005 	addge	r4, r4, r5
4000d548:	b084400c 	addlt	r4, r4, ip
4000d54c:	e3510000 	cmp	r1, #0
4000d550:	e58d4020 	str	r4, [sp, #32]
4000d554:	1a00006c 	bne	4000d70c <_svfiprintf_r+0xdfc>
4000d558:	e3a03000 	mov	r3, #0
4000d55c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000d560:	e5d73000 	ldrb	r3, [r7]
4000d564:	e3530000 	cmp	r3, #0
4000d568:	13530025 	cmpne	r3, #37	; 0x25
4000d56c:	e28d6080 	add	r6, sp, #128	; 0x80
4000d570:	1afffd07 	bne	4000c994 <_svfiprintf_r+0x84>
4000d574:	e1a04007 	mov	r4, r7
4000d578:	eafffd1c 	b	4000c9f0 <_svfiprintf_r+0xe0>
4000d57c:	e3530000 	cmp	r3, #0
4000d580:	11a04002 	movne	r4, r2
4000d584:	128d9080 	addne	r9, sp, #128	; 0x80
4000d588:	1afffdbd 	bne	4000cc84 <_svfiprintf_r+0x374>
4000d58c:	e59dc008 	ldr	ip, [sp, #8]
4000d590:	e31c0001 	tst	ip, #1
4000d594:	13a03030 	movne	r3, #48	; 0x30
4000d598:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000d59c:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000d5a0:	128d907f 	addne	r9, sp, #127	; 0x7f
4000d5a4:	01a04003 	moveq	r4, r3
4000d5a8:	028d9080 	addeq	r9, sp, #128	; 0x80
4000d5ac:	eafffdb4 	b	4000cc84 <_svfiprintf_r+0x374>
4000d5b0:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000d5b4:	e3530000 	cmp	r3, #0
4000d5b8:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000d5bc:	159d1018 	ldrne	r1, [sp, #24]
4000d5c0:	128d204c 	addne	r2, sp, #76	; 0x4c
4000d5c4:	1bfffc66 	blne	4000c764 <__ssprint_r>
4000d5c8:	e59d4018 	ldr	r4, [sp, #24]
4000d5cc:	e1d430bc 	ldrh	r3, [r4, #12]
4000d5d0:	e59d0020 	ldr	r0, [sp, #32]
4000d5d4:	e3130040 	tst	r3, #64	; 0x40
4000d5d8:	13e00000 	mvnne	r0, #0
4000d5dc:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000d5e0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d5e4:	e12fff1e 	bx	lr
4000d5e8:	e28d3010 	add	r3, sp, #16
4000d5ec:	e8931008 	ldm	r3, {r3, ip}
4000d5f0:	e063500c 	rsb	r5, r3, ip
4000d5f4:	e3550000 	cmp	r5, #0
4000d5f8:	daffff54 	ble	4000d350 <_svfiprintf_r+0xa40>
4000d5fc:	e3550010 	cmp	r5, #16
4000d600:	d59fc324 	ldrle	ip, [pc, #804]	; 4000d92c <_svfiprintf_r+0x101c>
4000d604:	d58dc01c 	strle	ip, [sp, #28]
4000d608:	da000022 	ble	4000d698 <_svfiprintf_r+0xd88>
4000d60c:	e59f3318 	ldr	r3, [pc, #792]	; 4000d92c <_svfiprintf_r+0x101c>
4000d610:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000d614:	e1a00006 	mov	r0, r6
4000d618:	e58d301c 	str	r3, [sp, #28]
4000d61c:	e1a06005 	mov	r6, r5
4000d620:	e3a0b010 	mov	fp, #16
4000d624:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000d628:	e59d5018 	ldr	r5, [sp, #24]
4000d62c:	ea000002 	b	4000d63c <_svfiprintf_r+0xd2c>
4000d630:	e2466010 	sub	r6, r6, #16
4000d634:	e3560010 	cmp	r6, #16
4000d638:	da000013 	ble	4000d68c <_svfiprintf_r+0xd7c>
4000d63c:	e2822001 	add	r2, r2, #1
4000d640:	e3520007 	cmp	r2, #7
4000d644:	e2811010 	add	r1, r1, #16
4000d648:	e8800900 	stm	r0, {r8, fp}
4000d64c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d650:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d654:	d2800008 	addle	r0, r0, #8
4000d658:	dafffff4 	ble	4000d630 <_svfiprintf_r+0xd20>
4000d65c:	e1a00004 	mov	r0, r4
4000d660:	e1a01005 	mov	r1, r5
4000d664:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d668:	ebfffc3d 	bl	4000c764 <__ssprint_r>
4000d66c:	e3500000 	cmp	r0, #0
4000d670:	1affffd4 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d674:	e2466010 	sub	r6, r6, #16
4000d678:	e3560010 	cmp	r6, #16
4000d67c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d680:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d684:	e28d0080 	add	r0, sp, #128	; 0x80
4000d688:	caffffeb 	bgt	4000d63c <_svfiprintf_r+0xd2c>
4000d68c:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000d690:	e1a05006 	mov	r5, r6
4000d694:	e1a06000 	mov	r6, r0
4000d698:	e2822001 	add	r2, r2, #1
4000d69c:	e59dc01c 	ldr	ip, [sp, #28]
4000d6a0:	e3520007 	cmp	r2, #7
4000d6a4:	e0811005 	add	r1, r1, r5
4000d6a8:	e586c000 	str	ip, [r6]
4000d6ac:	e5865004 	str	r5, [r6, #4]
4000d6b0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000d6b4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000d6b8:	d2866008 	addle	r6, r6, #8
4000d6bc:	daffff23 	ble	4000d350 <_svfiprintf_r+0xa40>
4000d6c0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d6c4:	e59d1018 	ldr	r1, [sp, #24]
4000d6c8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d6cc:	ebfffc24 	bl	4000c764 <__ssprint_r>
4000d6d0:	e3500000 	cmp	r0, #0
4000d6d4:	1affffbb 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d6d8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d6dc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d6e0:	e28d6080 	add	r6, sp, #128	; 0x80
4000d6e4:	eaffff19 	b	4000d350 <_svfiprintf_r+0xa40>
4000d6e8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d6ec:	e59d1018 	ldr	r1, [sp, #24]
4000d6f0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d6f4:	ebfffc1a 	bl	4000c764 <__ssprint_r>
4000d6f8:	e3500000 	cmp	r0, #0
4000d6fc:	1affffb1 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d700:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d704:	e28d6080 	add	r6, sp, #128	; 0x80
4000d708:	eaffff56 	b	4000d468 <_svfiprintf_r+0xb58>
4000d70c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d710:	e59d1018 	ldr	r1, [sp, #24]
4000d714:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d718:	ebfffc11 	bl	4000c764 <__ssprint_r>
4000d71c:	e3500000 	cmp	r0, #0
4000d720:	0affff8c 	beq	4000d558 <_svfiprintf_r+0xc48>
4000d724:	eaffffa7 	b	4000d5c8 <_svfiprintf_r+0xcb8>
4000d728:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d72c:	e59d1018 	ldr	r1, [sp, #24]
4000d730:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d734:	ebfffc0a 	bl	4000c764 <__ssprint_r>
4000d738:	e3500000 	cmp	r0, #0
4000d73c:	1affffa1 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d740:	e28d6080 	add	r6, sp, #128	; 0x80
4000d744:	eafffca6 	b	4000c9e4 <_svfiprintf_r+0xd4>
4000d748:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d74c:	e59d1018 	ldr	r1, [sp, #24]
4000d750:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d754:	ebfffc02 	bl	4000c764 <__ssprint_r>
4000d758:	e3500000 	cmp	r0, #0
4000d75c:	1affff99 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d760:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d764:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d768:	e28d6080 	add	r6, sp, #128	; 0x80
4000d76c:	eafffee7 	b	4000d310 <_svfiprintf_r+0xa00>
4000d770:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d774:	e59d1018 	ldr	r1, [sp, #24]
4000d778:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d77c:	ebfffbf8 	bl	4000c764 <__ssprint_r>
4000d780:	e3500000 	cmp	r0, #0
4000d784:	1affff8f 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d788:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d78c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000d790:	e28d6080 	add	r6, sp, #128	; 0x80
4000d794:	eafffeea 	b	4000d344 <_svfiprintf_r+0xa34>
4000d798:	e3550000 	cmp	r5, #0
4000d79c:	03540009 	cmpeq	r4, #9
4000d7a0:	9a000021 	bls	4000d82c <_svfiprintf_r+0xf1c>
4000d7a4:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000d7a8:	e58d6010 	str	r6, [sp, #16]
4000d7ac:	e1a0600c 	mov	r6, ip
4000d7b0:	e1a00004 	mov	r0, r4
4000d7b4:	e1a01005 	mov	r1, r5
4000d7b8:	e3a0200a 	mov	r2, #10
4000d7bc:	e3a03000 	mov	r3, #0
4000d7c0:	eb000572 	bl	4000ed90 <__aeabi_uldivmod>
4000d7c4:	e2822030 	add	r2, r2, #48	; 0x30
4000d7c8:	e5c62000 	strb	r2, [r6]
4000d7cc:	e1a00004 	mov	r0, r4
4000d7d0:	e1a01005 	mov	r1, r5
4000d7d4:	e3a0200a 	mov	r2, #10
4000d7d8:	e3a03000 	mov	r3, #0
4000d7dc:	eb00056b 	bl	4000ed90 <__aeabi_uldivmod>
4000d7e0:	e1a04000 	mov	r4, r0
4000d7e4:	e1a05001 	mov	r5, r1
4000d7e8:	e194c005 	orrs	ip, r4, r5
4000d7ec:	e1a09006 	mov	r9, r6
4000d7f0:	e2466001 	sub	r6, r6, #1
4000d7f4:	1affffed 	bne	4000d7b0 <_svfiprintf_r+0xea0>
4000d7f8:	e59d6010 	ldr	r6, [sp, #16]
4000d7fc:	eafffd1e 	b	4000cc7c <_svfiprintf_r+0x36c>
4000d800:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000d804:	e5d73000 	ldrb	r3, [r7]
4000d808:	eafffc85 	b	4000ca24 <_svfiprintf_r+0x114>
4000d80c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000d810:	e59d1018 	ldr	r1, [sp, #24]
4000d814:	e28d204c 	add	r2, sp, #76	; 0x4c
4000d818:	ebfffbd1 	bl	4000c764 <__ssprint_r>
4000d81c:	e3500000 	cmp	r0, #0
4000d820:	1affff68 	bne	4000d5c8 <_svfiprintf_r+0xcb8>
4000d824:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000d828:	eaffff41 	b	4000d534 <_svfiprintf_r+0xc24>
4000d82c:	e2844030 	add	r4, r4, #48	; 0x30
4000d830:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000d834:	e28d907f 	add	r9, sp, #127	; 0x7f
4000d838:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000d83c:	eafffd10 	b	4000cc84 <_svfiprintf_r+0x374>
4000d840:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d844:	e59c4000 	ldr	r4, [ip]
4000d848:	e28cc004 	add	ip, ip, #4
4000d84c:	e3a03001 	mov	r3, #1
4000d850:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d854:	e3a05000 	mov	r5, #0
4000d858:	eafffce6 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000d85c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d860:	e59c4000 	ldr	r4, [ip]
4000d864:	e28cc004 	add	ip, ip, #4
4000d868:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d86c:	e3a05000 	mov	r5, #0
4000d870:	eafffd9d 	b	4000ceec <_svfiprintf_r+0x5dc>
4000d874:	e59dc008 	ldr	ip, [sp, #8]
4000d878:	e21c3040 	ands	r3, ip, #64	; 0x40
4000d87c:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000d880:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000d884:	11d540b0 	ldrhne	r4, [r5]
4000d888:	059c4000 	ldreq	r4, [ip]
4000d88c:	12855004 	addne	r5, r5, #4
4000d890:	028cc004 	addeq	ip, ip, #4
4000d894:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000d898:	11a03002 	movne	r3, r2
4000d89c:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000d8a0:	e3a05000 	mov	r5, #0
4000d8a4:	eafffcd3 	b	4000cbf8 <_svfiprintf_r+0x2e8>
4000d8a8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8ac:	e5954000 	ldr	r4, [r5]
4000d8b0:	eafffe33 	b	4000d184 <_svfiprintf_r+0x874>
4000d8b4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8b8:	e59d4020 	ldr	r4, [sp, #32]
4000d8bc:	e5951000 	ldr	r1, [r5]
4000d8c0:	e1a05fc4 	asr	r5, r4, #31
4000d8c4:	e1a03005 	mov	r3, r5
4000d8c8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d8cc:	e1a02004 	mov	r2, r4
4000d8d0:	e2855004 	add	r5, r5, #4
4000d8d4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d8d8:	e881000c 	stm	r1, {r2, r3}
4000d8dc:	eafffc28 	b	4000c984 <_svfiprintf_r+0x74>
4000d8e0:	e58db00c 	str	fp, [sp, #12]
4000d8e4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d8e8:	ebffe75d 	bl	40007664 <strlen>
4000d8ec:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d8f0:	e1a04000 	mov	r4, r0
4000d8f4:	eafffce2 	b	4000cc84 <_svfiprintf_r+0x374>
4000d8f8:	e59dc008 	ldr	ip, [sp, #8]
4000d8fc:	e31c0040 	tst	ip, #64	; 0x40
4000d900:	0a000015 	beq	4000d95c <_svfiprintf_r+0x104c>
4000d904:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000d908:	e59d5020 	ldr	r5, [sp, #32]
4000d90c:	e5943000 	ldr	r3, [r4]
4000d910:	e2844004 	add	r4, r4, #4
4000d914:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000d918:	e1c350b0 	strh	r5, [r3]
4000d91c:	eafffc18 	b	4000c984 <_svfiprintf_r+0x74>
4000d920:	40017ce0 	andmi	r7, r1, r0, ror #25
4000d924:	40017f64 	andmi	r7, r1, r4, ror #30
4000d928:	40017f50 	andmi	r7, r1, r0, asr pc
4000d92c:	40017cf0 	strdmi	r7, [r1], -r0
4000d930:	40017f78 	andmi	r7, r1, r8, ror pc
4000d934:	e3a01040 	mov	r1, #64	; 0x40
4000d938:	ebffe52f 	bl	40006dfc <_malloc_r>
4000d93c:	e3500000 	cmp	r0, #0
4000d940:	e5840000 	str	r0, [r4]
4000d944:	e5840010 	str	r0, [r4, #16]
4000d948:	0a000023 	beq	4000d9dc <_svfiprintf_r+0x10cc>
4000d94c:	e59dc018 	ldr	ip, [sp, #24]
4000d950:	e3a03040 	mov	r3, #64	; 0x40
4000d954:	e58c3014 	str	r3, [ip, #20]
4000d958:	eafffbf9 	b	4000c944 <_svfiprintf_r+0x34>
4000d95c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d960:	e59d4020 	ldr	r4, [sp, #32]
4000d964:	e59c3000 	ldr	r3, [ip]
4000d968:	e28cc004 	add	ip, ip, #4
4000d96c:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000d970:	e5834000 	str	r4, [r3]
4000d974:	eafffc02 	b	4000c984 <_svfiprintf_r+0x74>
4000d978:	e59d400c 	ldr	r4, [sp, #12]
4000d97c:	e3540006 	cmp	r4, #6
4000d980:	23a04006 	movcs	r4, #6
4000d984:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d988:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000d98c:	e58d5010 	str	r5, [sp, #16]
4000d990:	e51f9068 	ldr	r9, [pc, #-104]	; 4000d930 <_svfiprintf_r+0x1020>
4000d994:	eafffd75 	b	4000cf70 <_svfiprintf_r+0x660>
4000d998:	e59d400c 	ldr	r4, [sp, #12]
4000d99c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000d9a0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000d9a4:	e58d000c 	str	r0, [sp, #12]
4000d9a8:	eafffcb5 	b	4000cc84 <_svfiprintf_r+0x374>
4000d9ac:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000d9b0:	e5955000 	ldr	r5, [r5]
4000d9b4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000d9b8:	e3550000 	cmp	r5, #0
4000d9bc:	e5d73001 	ldrb	r3, [r7, #1]
4000d9c0:	e28c2004 	add	r2, ip, #4
4000d9c4:	e1a07004 	mov	r7, r4
4000d9c8:	b3e04000 	mvnlt	r4, #0
4000d9cc:	e58d500c 	str	r5, [sp, #12]
4000d9d0:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000d9d4:	b58d400c 	strlt	r4, [sp, #12]
4000d9d8:	eafffc11 	b	4000ca24 <_svfiprintf_r+0x114>
4000d9dc:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000d9e0:	e3a0300c 	mov	r3, #12
4000d9e4:	e5853000 	str	r3, [r5]
4000d9e8:	e3e00000 	mvn	r0, #0
4000d9ec:	eafffefa 	b	4000d5dc <_svfiprintf_r+0xccc>

4000d9f0 <_calloc_r>:
4000d9f0:	e92d4010 	push	{r4, lr}
4000d9f4:	e0010192 	mul	r1, r2, r1
4000d9f8:	ebffe4ff 	bl	40006dfc <_malloc_r>
4000d9fc:	e2504000 	subs	r4, r0, #0
4000da00:	0a00000b 	beq	4000da34 <_calloc_r+0x44>
4000da04:	e5142004 	ldr	r2, [r4, #-4]
4000da08:	e3c22003 	bic	r2, r2, #3
4000da0c:	e2422004 	sub	r2, r2, #4
4000da10:	e3520024 	cmp	r2, #36	; 0x24
4000da14:	8a000017 	bhi	4000da78 <_calloc_r+0x88>
4000da18:	e3520013 	cmp	r2, #19
4000da1c:	91a03004 	movls	r3, r4
4000da20:	8a000006 	bhi	4000da40 <_calloc_r+0x50>
4000da24:	e3a02000 	mov	r2, #0
4000da28:	e5832000 	str	r2, [r3]
4000da2c:	e5832004 	str	r2, [r3, #4]
4000da30:	e5832008 	str	r2, [r3, #8]
4000da34:	e1a00004 	mov	r0, r4
4000da38:	e8bd4010 	pop	{r4, lr}
4000da3c:	e12fff1e 	bx	lr
4000da40:	e3a03000 	mov	r3, #0
4000da44:	e352001b 	cmp	r2, #27
4000da48:	e5843000 	str	r3, [r4]
4000da4c:	e5843004 	str	r3, [r4, #4]
4000da50:	92843008 	addls	r3, r4, #8
4000da54:	9afffff2 	bls	4000da24 <_calloc_r+0x34>
4000da58:	e3520024 	cmp	r2, #36	; 0x24
4000da5c:	e5843008 	str	r3, [r4, #8]
4000da60:	e584300c 	str	r3, [r4, #12]
4000da64:	05843010 	streq	r3, [r4, #16]
4000da68:	05843014 	streq	r3, [r4, #20]
4000da6c:	12843010 	addne	r3, r4, #16
4000da70:	02843018 	addeq	r3, r4, #24
4000da74:	eaffffea 	b	4000da24 <_calloc_r+0x34>
4000da78:	e3a01000 	mov	r1, #0
4000da7c:	eb00004f 	bl	4000dbc0 <memset>
4000da80:	e1a00004 	mov	r0, r4
4000da84:	e8bd4010 	pop	{r4, lr}
4000da88:	e12fff1e 	bx	lr

4000da8c <memmove>:
4000da8c:	e1500001 	cmp	r0, r1
4000da90:	e92d00f0 	push	{r4, r5, r6, r7}
4000da94:	9a00000e 	bls	4000dad4 <memmove+0x48>
4000da98:	e081c002 	add	ip, r1, r2
4000da9c:	e150000c 	cmp	r0, ip
4000daa0:	2a00000b 	bcs	4000dad4 <memmove+0x48>
4000daa4:	e3520000 	cmp	r2, #0
4000daa8:	e0803002 	add	r3, r0, r2
4000daac:	e2422001 	sub	r2, r2, #1
4000dab0:	0a000005 	beq	4000dacc <memmove+0x40>
4000dab4:	e1a0100c 	mov	r1, ip
4000dab8:	e2422001 	sub	r2, r2, #1
4000dabc:	e571c001 	ldrb	ip, [r1, #-1]!
4000dac0:	e3720001 	cmn	r2, #1
4000dac4:	e563c001 	strb	ip, [r3, #-1]!
4000dac8:	1afffffa 	bne	4000dab8 <memmove+0x2c>
4000dacc:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000dad0:	e12fff1e 	bx	lr
4000dad4:	e352000f 	cmp	r2, #15
4000dad8:	8a000009 	bhi	4000db04 <memmove+0x78>
4000dadc:	e1a03000 	mov	r3, r0
4000dae0:	e3520000 	cmp	r2, #0
4000dae4:	0afffff8 	beq	4000dacc <memmove+0x40>
4000dae8:	e0832002 	add	r2, r3, r2
4000daec:	e4d1c001 	ldrb	ip, [r1], #1
4000daf0:	e4c3c001 	strb	ip, [r3], #1
4000daf4:	e1530002 	cmp	r3, r2
4000daf8:	1afffffb 	bne	4000daec <memmove+0x60>
4000dafc:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000db00:	e12fff1e 	bx	lr
4000db04:	e1803001 	orr	r3, r0, r1
4000db08:	e3130003 	tst	r3, #3
4000db0c:	1a000027 	bne	4000dbb0 <memmove+0x124>
4000db10:	e2426010 	sub	r6, r2, #16
4000db14:	e1a06226 	lsr	r6, r6, #4
4000db18:	e0805206 	add	r5, r0, r6, lsl #4
4000db1c:	e2855010 	add	r5, r5, #16
4000db20:	e1a0c001 	mov	ip, r1
4000db24:	e1a03000 	mov	r3, r0
4000db28:	e59c4000 	ldr	r4, [ip]
4000db2c:	e5834000 	str	r4, [r3]
4000db30:	e59c4004 	ldr	r4, [ip, #4]
4000db34:	e5834004 	str	r4, [r3, #4]
4000db38:	e59c4008 	ldr	r4, [ip, #8]
4000db3c:	e5834008 	str	r4, [r3, #8]
4000db40:	e59c400c 	ldr	r4, [ip, #12]
4000db44:	e2833010 	add	r3, r3, #16
4000db48:	e5034004 	str	r4, [r3, #-4]
4000db4c:	e1530005 	cmp	r3, r5
4000db50:	e28cc010 	add	ip, ip, #16
4000db54:	1afffff3 	bne	4000db28 <memmove+0x9c>
4000db58:	e2863001 	add	r3, r6, #1
4000db5c:	e202700f 	and	r7, r2, #15
4000db60:	e1a03203 	lsl	r3, r3, #4
4000db64:	e3570003 	cmp	r7, #3
4000db68:	e0811003 	add	r1, r1, r3
4000db6c:	e0803003 	add	r3, r0, r3
4000db70:	9a000010 	bls	4000dbb8 <memmove+0x12c>
4000db74:	e1a05001 	mov	r5, r1
4000db78:	e1a04003 	mov	r4, r3
4000db7c:	e1a0c007 	mov	ip, r7
4000db80:	e24cc004 	sub	ip, ip, #4
4000db84:	e4956004 	ldr	r6, [r5], #4
4000db88:	e35c0003 	cmp	ip, #3
4000db8c:	e4846004 	str	r6, [r4], #4
4000db90:	8afffffa 	bhi	4000db80 <memmove+0xf4>
4000db94:	e247c004 	sub	ip, r7, #4
4000db98:	e3ccc003 	bic	ip, ip, #3
4000db9c:	e28cc004 	add	ip, ip, #4
4000dba0:	e083300c 	add	r3, r3, ip
4000dba4:	e081100c 	add	r1, r1, ip
4000dba8:	e2022003 	and	r2, r2, #3
4000dbac:	eaffffcb 	b	4000dae0 <memmove+0x54>
4000dbb0:	e1a03000 	mov	r3, r0
4000dbb4:	eaffffcb 	b	4000dae8 <memmove+0x5c>
4000dbb8:	e1a02007 	mov	r2, r7
4000dbbc:	eaffffc7 	b	4000dae0 <memmove+0x54>

4000dbc0 <memset>:
4000dbc0:	e3100003 	tst	r0, #3
4000dbc4:	e92d0070 	push	{r4, r5, r6}
4000dbc8:	0a000037 	beq	4000dcac <memset+0xec>
4000dbcc:	e3520000 	cmp	r2, #0
4000dbd0:	e2422001 	sub	r2, r2, #1
4000dbd4:	0a000032 	beq	4000dca4 <memset+0xe4>
4000dbd8:	e201c0ff 	and	ip, r1, #255	; 0xff
4000dbdc:	e1a03000 	mov	r3, r0
4000dbe0:	ea000002 	b	4000dbf0 <memset+0x30>
4000dbe4:	e3520000 	cmp	r2, #0
4000dbe8:	e2422001 	sub	r2, r2, #1
4000dbec:	0a00002c 	beq	4000dca4 <memset+0xe4>
4000dbf0:	e4c3c001 	strb	ip, [r3], #1
4000dbf4:	e3130003 	tst	r3, #3
4000dbf8:	1afffff9 	bne	4000dbe4 <memset+0x24>
4000dbfc:	e3520003 	cmp	r2, #3
4000dc00:	9a000020 	bls	4000dc88 <memset+0xc8>
4000dc04:	e20140ff 	and	r4, r1, #255	; 0xff
4000dc08:	e1844404 	orr	r4, r4, r4, lsl #8
4000dc0c:	e352000f 	cmp	r2, #15
4000dc10:	e1844804 	orr	r4, r4, r4, lsl #16
4000dc14:	9a000010 	bls	4000dc5c <memset+0x9c>
4000dc18:	e2426010 	sub	r6, r2, #16
4000dc1c:	e1a06226 	lsr	r6, r6, #4
4000dc20:	e2835010 	add	r5, r3, #16
4000dc24:	e0855206 	add	r5, r5, r6, lsl #4
4000dc28:	e1a0c003 	mov	ip, r3
4000dc2c:	e58c4000 	str	r4, [ip]
4000dc30:	e58c4004 	str	r4, [ip, #4]
4000dc34:	e58c4008 	str	r4, [ip, #8]
4000dc38:	e58c400c 	str	r4, [ip, #12]
4000dc3c:	e28cc010 	add	ip, ip, #16
4000dc40:	e15c0005 	cmp	ip, r5
4000dc44:	1afffff8 	bne	4000dc2c <memset+0x6c>
4000dc48:	e202200f 	and	r2, r2, #15
4000dc4c:	e2866001 	add	r6, r6, #1
4000dc50:	e3520003 	cmp	r2, #3
4000dc54:	e0833206 	add	r3, r3, r6, lsl #4
4000dc58:	9a00000a 	bls	4000dc88 <memset+0xc8>
4000dc5c:	e1a05003 	mov	r5, r3
4000dc60:	e1a0c002 	mov	ip, r2
4000dc64:	e24cc004 	sub	ip, ip, #4
4000dc68:	e35c0003 	cmp	ip, #3
4000dc6c:	e4854004 	str	r4, [r5], #4
4000dc70:	8afffffb 	bhi	4000dc64 <memset+0xa4>
4000dc74:	e242c004 	sub	ip, r2, #4
4000dc78:	e3ccc003 	bic	ip, ip, #3
4000dc7c:	e28cc004 	add	ip, ip, #4
4000dc80:	e083300c 	add	r3, r3, ip
4000dc84:	e2022003 	and	r2, r2, #3
4000dc88:	e3520000 	cmp	r2, #0
4000dc8c:	120110ff 	andne	r1, r1, #255	; 0xff
4000dc90:	10832002 	addne	r2, r3, r2
4000dc94:	0a000002 	beq	4000dca4 <memset+0xe4>
4000dc98:	e4c31001 	strb	r1, [r3], #1
4000dc9c:	e1530002 	cmp	r3, r2
4000dca0:	1afffffc 	bne	4000dc98 <memset+0xd8>
4000dca4:	e8bd0070 	pop	{r4, r5, r6}
4000dca8:	e12fff1e 	bx	lr
4000dcac:	e1a03000 	mov	r3, r0
4000dcb0:	eaffffd1 	b	4000dbfc <memset+0x3c>

4000dcb4 <_realloc_r>:
4000dcb4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dcb8:	e2514000 	subs	r4, r1, #0
4000dcbc:	e24dd00c 	sub	sp, sp, #12
4000dcc0:	e1a08002 	mov	r8, r2
4000dcc4:	e1a09000 	mov	r9, r0
4000dcc8:	0a0000d1 	beq	4000e014 <_realloc_r+0x360>
4000dccc:	ebffe651 	bl	40007618 <__malloc_lock>
4000dcd0:	e288600b 	add	r6, r8, #11
4000dcd4:	e3560016 	cmp	r6, #22
4000dcd8:	83c66007 	bichi	r6, r6, #7
4000dcdc:	93a02010 	movls	r2, #16
4000dce0:	81a00fa6 	lsrhi	r0, r6, #31
4000dce4:	91a06002 	movls	r6, r2
4000dce8:	93a00000 	movls	r0, #0
4000dcec:	e5143004 	ldr	r3, [r4, #-4]
4000dcf0:	81a02006 	movhi	r2, r6
4000dcf4:	e1560008 	cmp	r6, r8
4000dcf8:	33800001 	orrcc	r0, r0, #1
4000dcfc:	e3500000 	cmp	r0, #0
4000dd00:	e3c35003 	bic	r5, r3, #3
4000dd04:	13a0300c 	movne	r3, #12
4000dd08:	e2447008 	sub	r7, r4, #8
4000dd0c:	15893000 	strne	r3, [r9]
4000dd10:	13a00000 	movne	r0, #0
4000dd14:	1a000056 	bne	4000de74 <_realloc_r+0x1c0>
4000dd18:	e1550002 	cmp	r5, r2
4000dd1c:	aa000047 	bge	4000de40 <_realloc_r+0x18c>
4000dd20:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000e21c <_realloc_r+0x568>
4000dd24:	e59ac008 	ldr	ip, [sl, #8]
4000dd28:	e0871005 	add	r1, r7, r5
4000dd2c:	e15c0001 	cmp	ip, r1
4000dd30:	0a0000bc 	beq	4000e028 <_realloc_r+0x374>
4000dd34:	e591e004 	ldr	lr, [r1, #4]
4000dd38:	e3ceb001 	bic	fp, lr, #1
4000dd3c:	e081b00b 	add	fp, r1, fp
4000dd40:	e59bb004 	ldr	fp, [fp, #4]
4000dd44:	e31b0001 	tst	fp, #1
4000dd48:	11a01000 	movne	r1, r0
4000dd4c:	0a000058 	beq	4000deb4 <_realloc_r+0x200>
4000dd50:	e3130001 	tst	r3, #1
4000dd54:	1a00008d 	bne	4000df90 <_realloc_r+0x2dc>
4000dd58:	e514b008 	ldr	fp, [r4, #-8]
4000dd5c:	e06bb007 	rsb	fp, fp, r7
4000dd60:	e59b3004 	ldr	r3, [fp, #4]
4000dd64:	e3510000 	cmp	r1, #0
4000dd68:	e3c33003 	bic	r3, r3, #3
4000dd6c:	e0833005 	add	r3, r3, r5
4000dd70:	0a000059 	beq	4000dedc <_realloc_r+0x228>
4000dd74:	e151000c 	cmp	r1, ip
4000dd78:	e080c003 	add	ip, r0, r3
4000dd7c:	0a0000de 	beq	4000e0fc <_realloc_r+0x448>
4000dd80:	e15c0002 	cmp	ip, r2
4000dd84:	ba000054 	blt	4000dedc <_realloc_r+0x228>
4000dd88:	e2812008 	add	r2, r1, #8
4000dd8c:	e892000c 	ldm	r2, {r2, r3}
4000dd90:	e582300c 	str	r3, [r2, #12]
4000dd94:	e5832008 	str	r2, [r3, #8]
4000dd98:	e1a0700b 	mov	r7, fp
4000dd9c:	e59b300c 	ldr	r3, [fp, #12]
4000dda0:	e5b71008 	ldr	r1, [r7, #8]!
4000dda4:	e2452004 	sub	r2, r5, #4
4000dda8:	e3520024 	cmp	r2, #36	; 0x24
4000ddac:	e581300c 	str	r3, [r1, #12]
4000ddb0:	e5831008 	str	r1, [r3, #8]
4000ddb4:	8a00010a 	bhi	4000e1e4 <_realloc_r+0x530>
4000ddb8:	e3520013 	cmp	r2, #19
4000ddbc:	91a03007 	movls	r3, r7
4000ddc0:	9a000014 	bls	4000de18 <_realloc_r+0x164>
4000ddc4:	e5943000 	ldr	r3, [r4]
4000ddc8:	e58b3008 	str	r3, [fp, #8]
4000ddcc:	e5943004 	ldr	r3, [r4, #4]
4000ddd0:	e352001b 	cmp	r2, #27
4000ddd4:	e58b300c 	str	r3, [fp, #12]
4000ddd8:	92844008 	addls	r4, r4, #8
4000dddc:	928b3010 	addls	r3, fp, #16
4000dde0:	9a00000c 	bls	4000de18 <_realloc_r+0x164>
4000dde4:	e5943008 	ldr	r3, [r4, #8]
4000dde8:	e58b3010 	str	r3, [fp, #16]
4000ddec:	e594300c 	ldr	r3, [r4, #12]
4000ddf0:	e58b3014 	str	r3, [fp, #20]
4000ddf4:	e3520024 	cmp	r2, #36	; 0x24
4000ddf8:	05943010 	ldreq	r3, [r4, #16]
4000ddfc:	058b3018 	streq	r3, [fp, #24]
4000de00:	05942014 	ldreq	r2, [r4, #20]
4000de04:	058b201c 	streq	r2, [fp, #28]
4000de08:	12844010 	addne	r4, r4, #16
4000de0c:	128b3018 	addne	r3, fp, #24
4000de10:	028b3020 	addeq	r3, fp, #32
4000de14:	02844018 	addeq	r4, r4, #24
4000de18:	e5942000 	ldr	r2, [r4]
4000de1c:	e5832000 	str	r2, [r3]
4000de20:	e5942004 	ldr	r2, [r4, #4]
4000de24:	e5832004 	str	r2, [r3, #4]
4000de28:	e5942008 	ldr	r2, [r4, #8]
4000de2c:	e5832008 	str	r2, [r3, #8]
4000de30:	e59b3004 	ldr	r3, [fp, #4]
4000de34:	e1a04007 	mov	r4, r7
4000de38:	e1a0500c 	mov	r5, ip
4000de3c:	e1a0700b 	mov	r7, fp
4000de40:	e0662005 	rsb	r2, r6, r5
4000de44:	e352000f 	cmp	r2, #15
4000de48:	e2033001 	and	r3, r3, #1
4000de4c:	8a00000b 	bhi	4000de80 <_realloc_r+0x1cc>
4000de50:	e1833005 	orr	r3, r3, r5
4000de54:	e5873004 	str	r3, [r7, #4]
4000de58:	e0875005 	add	r5, r7, r5
4000de5c:	e5953004 	ldr	r3, [r5, #4]
4000de60:	e3833001 	orr	r3, r3, #1
4000de64:	e5853004 	str	r3, [r5, #4]
4000de68:	e1a00009 	mov	r0, r9
4000de6c:	ebffe5ea 	bl	4000761c <__malloc_unlock>
4000de70:	e1a00004 	mov	r0, r4
4000de74:	e28dd00c 	add	sp, sp, #12
4000de78:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000de7c:	e12fff1e 	bx	lr
4000de80:	e0871006 	add	r1, r7, r6
4000de84:	e1833006 	orr	r3, r3, r6
4000de88:	e3820001 	orr	r0, r2, #1
4000de8c:	e5873004 	str	r3, [r7, #4]
4000de90:	e5810004 	str	r0, [r1, #4]
4000de94:	e0812002 	add	r2, r1, r2
4000de98:	e5923004 	ldr	r3, [r2, #4]
4000de9c:	e3833001 	orr	r3, r3, #1
4000dea0:	e2811008 	add	r1, r1, #8
4000dea4:	e5823004 	str	r3, [r2, #4]
4000dea8:	e1a00009 	mov	r0, r9
4000deac:	ebffe6e0 	bl	40007a34 <_free_r>
4000deb0:	eaffffec 	b	4000de68 <_realloc_r+0x1b4>
4000deb4:	e3ce0003 	bic	r0, lr, #3
4000deb8:	e080e005 	add	lr, r0, r5
4000debc:	e15e0002 	cmp	lr, r2
4000dec0:	baffffa2 	blt	4000dd50 <_realloc_r+0x9c>
4000dec4:	e2811008 	add	r1, r1, #8
4000dec8:	e8910006 	ldm	r1, {r1, r2}
4000decc:	e1a0500e 	mov	r5, lr
4000ded0:	e581200c 	str	r2, [r1, #12]
4000ded4:	e5821008 	str	r1, [r2, #8]
4000ded8:	eaffffd8 	b	4000de40 <_realloc_r+0x18c>
4000dedc:	e1530002 	cmp	r3, r2
4000dee0:	ba00002a 	blt	4000df90 <_realloc_r+0x2dc>
4000dee4:	e1a0700b 	mov	r7, fp
4000dee8:	e5b70008 	ldr	r0, [r7, #8]!
4000deec:	e59b100c 	ldr	r1, [fp, #12]
4000def0:	e2452004 	sub	r2, r5, #4
4000def4:	e3520024 	cmp	r2, #36	; 0x24
4000def8:	e580100c 	str	r1, [r0, #12]
4000defc:	e5810008 	str	r0, [r1, #8]
4000df00:	8a000072 	bhi	4000e0d0 <_realloc_r+0x41c>
4000df04:	e3520013 	cmp	r2, #19
4000df08:	91a02007 	movls	r2, r7
4000df0c:	9a000014 	bls	4000df64 <_realloc_r+0x2b0>
4000df10:	e5941000 	ldr	r1, [r4]
4000df14:	e58b1008 	str	r1, [fp, #8]
4000df18:	e5941004 	ldr	r1, [r4, #4]
4000df1c:	e352001b 	cmp	r2, #27
4000df20:	e58b100c 	str	r1, [fp, #12]
4000df24:	92844008 	addls	r4, r4, #8
4000df28:	928b2010 	addls	r2, fp, #16
4000df2c:	9a00000c 	bls	4000df64 <_realloc_r+0x2b0>
4000df30:	e5941008 	ldr	r1, [r4, #8]
4000df34:	e58b1010 	str	r1, [fp, #16]
4000df38:	e594100c 	ldr	r1, [r4, #12]
4000df3c:	e58b1014 	str	r1, [fp, #20]
4000df40:	e3520024 	cmp	r2, #36	; 0x24
4000df44:	05942010 	ldreq	r2, [r4, #16]
4000df48:	058b2018 	streq	r2, [fp, #24]
4000df4c:	05941014 	ldreq	r1, [r4, #20]
4000df50:	058b101c 	streq	r1, [fp, #28]
4000df54:	12844010 	addne	r4, r4, #16
4000df58:	128b2018 	addne	r2, fp, #24
4000df5c:	028b2020 	addeq	r2, fp, #32
4000df60:	02844018 	addeq	r4, r4, #24
4000df64:	e5941000 	ldr	r1, [r4]
4000df68:	e5821000 	str	r1, [r2]
4000df6c:	e5941004 	ldr	r1, [r4, #4]
4000df70:	e5821004 	str	r1, [r2, #4]
4000df74:	e5941008 	ldr	r1, [r4, #8]
4000df78:	e5821008 	str	r1, [r2, #8]
4000df7c:	e1a04007 	mov	r4, r7
4000df80:	e1a05003 	mov	r5, r3
4000df84:	e1a0700b 	mov	r7, fp
4000df88:	e59b3004 	ldr	r3, [fp, #4]
4000df8c:	eaffffab 	b	4000de40 <_realloc_r+0x18c>
4000df90:	e1a01008 	mov	r1, r8
4000df94:	e1a00009 	mov	r0, r9
4000df98:	ebffe397 	bl	40006dfc <_malloc_r>
4000df9c:	e2508000 	subs	r8, r0, #0
4000dfa0:	0a000015 	beq	4000dffc <_realloc_r+0x348>
4000dfa4:	e5143004 	ldr	r3, [r4, #-4]
4000dfa8:	e3c32001 	bic	r2, r3, #1
4000dfac:	e0872002 	add	r2, r7, r2
4000dfb0:	e2481008 	sub	r1, r8, #8
4000dfb4:	e1510002 	cmp	r1, r2
4000dfb8:	0a000085 	beq	4000e1d4 <_realloc_r+0x520>
4000dfbc:	e2452004 	sub	r2, r5, #4
4000dfc0:	e3520024 	cmp	r2, #36	; 0x24
4000dfc4:	8a000049 	bhi	4000e0f0 <_realloc_r+0x43c>
4000dfc8:	e3520013 	cmp	r2, #19
4000dfcc:	91a03008 	movls	r3, r8
4000dfd0:	91a02004 	movls	r2, r4
4000dfd4:	8a000027 	bhi	4000e078 <_realloc_r+0x3c4>
4000dfd8:	e5921000 	ldr	r1, [r2]
4000dfdc:	e5831000 	str	r1, [r3]
4000dfe0:	e5921004 	ldr	r1, [r2, #4]
4000dfe4:	e5831004 	str	r1, [r3, #4]
4000dfe8:	e5922008 	ldr	r2, [r2, #8]
4000dfec:	e5832008 	str	r2, [r3, #8]
4000dff0:	e1a01004 	mov	r1, r4
4000dff4:	e1a00009 	mov	r0, r9
4000dff8:	ebffe68d 	bl	40007a34 <_free_r>
4000dffc:	e1a00009 	mov	r0, r9
4000e000:	ebffe585 	bl	4000761c <__malloc_unlock>
4000e004:	e1a00008 	mov	r0, r8
4000e008:	e28dd00c 	add	sp, sp, #12
4000e00c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e010:	e12fff1e 	bx	lr
4000e014:	e1a01002 	mov	r1, r2
4000e018:	ebffe377 	bl	40006dfc <_malloc_r>
4000e01c:	e28dd00c 	add	sp, sp, #12
4000e020:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e024:	e12fff1e 	bx	lr
4000e028:	e59c0004 	ldr	r0, [ip, #4]
4000e02c:	e3c00003 	bic	r0, r0, #3
4000e030:	e0801005 	add	r1, r0, r5
4000e034:	e286e010 	add	lr, r6, #16
4000e038:	e151000e 	cmp	r1, lr
4000e03c:	b1a0100c 	movlt	r1, ip
4000e040:	baffff42 	blt	4000dd50 <_realloc_r+0x9c>
4000e044:	e0663001 	rsb	r3, r6, r1
4000e048:	e0877006 	add	r7, r7, r6
4000e04c:	e3833001 	orr	r3, r3, #1
4000e050:	e58a7008 	str	r7, [sl, #8]
4000e054:	e5873004 	str	r3, [r7, #4]
4000e058:	e5143004 	ldr	r3, [r4, #-4]
4000e05c:	e2033001 	and	r3, r3, #1
4000e060:	e1866003 	orr	r6, r6, r3
4000e064:	e1a00009 	mov	r0, r9
4000e068:	e5046004 	str	r6, [r4, #-4]
4000e06c:	ebffe56a 	bl	4000761c <__malloc_unlock>
4000e070:	e1a00004 	mov	r0, r4
4000e074:	eaffff7e 	b	4000de74 <_realloc_r+0x1c0>
4000e078:	e5943000 	ldr	r3, [r4]
4000e07c:	e5883000 	str	r3, [r8]
4000e080:	e5943004 	ldr	r3, [r4, #4]
4000e084:	e352001b 	cmp	r2, #27
4000e088:	e5883004 	str	r3, [r8, #4]
4000e08c:	92842008 	addls	r2, r4, #8
4000e090:	92883008 	addls	r3, r8, #8
4000e094:	9affffcf 	bls	4000dfd8 <_realloc_r+0x324>
4000e098:	e5943008 	ldr	r3, [r4, #8]
4000e09c:	e5883008 	str	r3, [r8, #8]
4000e0a0:	e594300c 	ldr	r3, [r4, #12]
4000e0a4:	e588300c 	str	r3, [r8, #12]
4000e0a8:	e3520024 	cmp	r2, #36	; 0x24
4000e0ac:	05943010 	ldreq	r3, [r4, #16]
4000e0b0:	05883010 	streq	r3, [r8, #16]
4000e0b4:	05942014 	ldreq	r2, [r4, #20]
4000e0b8:	12883010 	addne	r3, r8, #16
4000e0bc:	05882014 	streq	r2, [r8, #20]
4000e0c0:	12842010 	addne	r2, r4, #16
4000e0c4:	02883018 	addeq	r3, r8, #24
4000e0c8:	02842018 	addeq	r2, r4, #24
4000e0cc:	eaffffc1 	b	4000dfd8 <_realloc_r+0x324>
4000e0d0:	e1a01004 	mov	r1, r4
4000e0d4:	e1a00007 	mov	r0, r7
4000e0d8:	e1a05003 	mov	r5, r3
4000e0dc:	e1a04007 	mov	r4, r7
4000e0e0:	ebfffe69 	bl	4000da8c <memmove>
4000e0e4:	e1a0700b 	mov	r7, fp
4000e0e8:	e59b3004 	ldr	r3, [fp, #4]
4000e0ec:	eaffff53 	b	4000de40 <_realloc_r+0x18c>
4000e0f0:	e1a01004 	mov	r1, r4
4000e0f4:	ebfffe64 	bl	4000da8c <memmove>
4000e0f8:	eaffffbc 	b	4000dff0 <_realloc_r+0x33c>
4000e0fc:	e2861010 	add	r1, r6, #16
4000e100:	e15c0001 	cmp	ip, r1
4000e104:	baffff74 	blt	4000dedc <_realloc_r+0x228>
4000e108:	e1a0700b 	mov	r7, fp
4000e10c:	e5b71008 	ldr	r1, [r7, #8]!
4000e110:	e59b300c 	ldr	r3, [fp, #12]
4000e114:	e2452004 	sub	r2, r5, #4
4000e118:	e3520024 	cmp	r2, #36	; 0x24
4000e11c:	e581300c 	str	r3, [r1, #12]
4000e120:	e5831008 	str	r1, [r3, #8]
4000e124:	8a000036 	bhi	4000e204 <_realloc_r+0x550>
4000e128:	e3520013 	cmp	r2, #19
4000e12c:	91a03007 	movls	r3, r7
4000e130:	9a000014 	bls	4000e188 <_realloc_r+0x4d4>
4000e134:	e5943000 	ldr	r3, [r4]
4000e138:	e58b3008 	str	r3, [fp, #8]
4000e13c:	e5943004 	ldr	r3, [r4, #4]
4000e140:	e352001b 	cmp	r2, #27
4000e144:	e58b300c 	str	r3, [fp, #12]
4000e148:	92844008 	addls	r4, r4, #8
4000e14c:	928b3010 	addls	r3, fp, #16
4000e150:	9a00000c 	bls	4000e188 <_realloc_r+0x4d4>
4000e154:	e5943008 	ldr	r3, [r4, #8]
4000e158:	e58b3010 	str	r3, [fp, #16]
4000e15c:	e594300c 	ldr	r3, [r4, #12]
4000e160:	e58b3014 	str	r3, [fp, #20]
4000e164:	e3520024 	cmp	r2, #36	; 0x24
4000e168:	05943010 	ldreq	r3, [r4, #16]
4000e16c:	058b3018 	streq	r3, [fp, #24]
4000e170:	05942014 	ldreq	r2, [r4, #20]
4000e174:	058b201c 	streq	r2, [fp, #28]
4000e178:	12844010 	addne	r4, r4, #16
4000e17c:	128b3018 	addne	r3, fp, #24
4000e180:	028b3020 	addeq	r3, fp, #32
4000e184:	02844018 	addeq	r4, r4, #24
4000e188:	e5942000 	ldr	r2, [r4]
4000e18c:	e5832000 	str	r2, [r3]
4000e190:	e5942004 	ldr	r2, [r4, #4]
4000e194:	e5832004 	str	r2, [r3, #4]
4000e198:	e5942008 	ldr	r2, [r4, #8]
4000e19c:	e5832008 	str	r2, [r3, #8]
4000e1a0:	e066200c 	rsb	r2, r6, ip
4000e1a4:	e08b3006 	add	r3, fp, r6
4000e1a8:	e3822001 	orr	r2, r2, #1
4000e1ac:	e58a3008 	str	r3, [sl, #8]
4000e1b0:	e5832004 	str	r2, [r3, #4]
4000e1b4:	e59b3004 	ldr	r3, [fp, #4]
4000e1b8:	e2033001 	and	r3, r3, #1
4000e1bc:	e1866003 	orr	r6, r6, r3
4000e1c0:	e1a00009 	mov	r0, r9
4000e1c4:	e58b6004 	str	r6, [fp, #4]
4000e1c8:	ebffe513 	bl	4000761c <__malloc_unlock>
4000e1cc:	e1a00007 	mov	r0, r7
4000e1d0:	eaffff27 	b	4000de74 <_realloc_r+0x1c0>
4000e1d4:	e5182004 	ldr	r2, [r8, #-4]
4000e1d8:	e3c22003 	bic	r2, r2, #3
4000e1dc:	e0855002 	add	r5, r5, r2
4000e1e0:	eaffff16 	b	4000de40 <_realloc_r+0x18c>
4000e1e4:	e1a01004 	mov	r1, r4
4000e1e8:	e1a00007 	mov	r0, r7
4000e1ec:	e1a0500c 	mov	r5, ip
4000e1f0:	e1a04007 	mov	r4, r7
4000e1f4:	ebfffe24 	bl	4000da8c <memmove>
4000e1f8:	e1a0700b 	mov	r7, fp
4000e1fc:	e59b3004 	ldr	r3, [fp, #4]
4000e200:	eaffff0e 	b	4000de40 <_realloc_r+0x18c>
4000e204:	e1a01004 	mov	r1, r4
4000e208:	e1a00007 	mov	r0, r7
4000e20c:	e58dc004 	str	ip, [sp, #4]
4000e210:	ebfffe1d 	bl	4000da8c <memmove>
4000e214:	e59dc004 	ldr	ip, [sp, #4]
4000e218:	eaffffe0 	b	4000e1a0 <_realloc_r+0x4ec>
4000e21c:	4001828c 	andmi	r8, r1, ip, lsl #5

4000e220 <__aeabi_uidiv>:
4000e220:	e2512001 	subs	r2, r1, #1
4000e224:	012fff1e 	bxeq	lr
4000e228:	3a000036 	bcc	4000e308 <__aeabi_uidiv+0xe8>
4000e22c:	e1500001 	cmp	r0, r1
4000e230:	9a000022 	bls	4000e2c0 <__aeabi_uidiv+0xa0>
4000e234:	e1110002 	tst	r1, r2
4000e238:	0a000023 	beq	4000e2cc <__aeabi_uidiv+0xac>
4000e23c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000e240:	01a01181 	lsleq	r1, r1, #3
4000e244:	03a03008 	moveq	r3, #8
4000e248:	13a03001 	movne	r3, #1
4000e24c:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000e250:	31510000 	cmpcc	r1, r0
4000e254:	31a01201 	lslcc	r1, r1, #4
4000e258:	31a03203 	lslcc	r3, r3, #4
4000e25c:	3afffffa 	bcc	4000e24c <__aeabi_uidiv+0x2c>
4000e260:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000e264:	31510000 	cmpcc	r1, r0
4000e268:	31a01081 	lslcc	r1, r1, #1
4000e26c:	31a03083 	lslcc	r3, r3, #1
4000e270:	3afffffa 	bcc	4000e260 <__aeabi_uidiv+0x40>
4000e274:	e3a02000 	mov	r2, #0
4000e278:	e1500001 	cmp	r0, r1
4000e27c:	20400001 	subcs	r0, r0, r1
4000e280:	21822003 	orrcs	r2, r2, r3
4000e284:	e15000a1 	cmp	r0, r1, lsr #1
4000e288:	204000a1 	subcs	r0, r0, r1, lsr #1
4000e28c:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000e290:	e1500121 	cmp	r0, r1, lsr #2
4000e294:	20400121 	subcs	r0, r0, r1, lsr #2
4000e298:	21822123 	orrcs	r2, r2, r3, lsr #2
4000e29c:	e15001a1 	cmp	r0, r1, lsr #3
4000e2a0:	204001a1 	subcs	r0, r0, r1, lsr #3
4000e2a4:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000e2a8:	e3500000 	cmp	r0, #0
4000e2ac:	11b03223 	lsrsne	r3, r3, #4
4000e2b0:	11a01221 	lsrne	r1, r1, #4
4000e2b4:	1affffef 	bne	4000e278 <__aeabi_uidiv+0x58>
4000e2b8:	e1a00002 	mov	r0, r2
4000e2bc:	e12fff1e 	bx	lr
4000e2c0:	03a00001 	moveq	r0, #1
4000e2c4:	13a00000 	movne	r0, #0
4000e2c8:	e12fff1e 	bx	lr
4000e2cc:	e3510801 	cmp	r1, #65536	; 0x10000
4000e2d0:	21a01821 	lsrcs	r1, r1, #16
4000e2d4:	23a02010 	movcs	r2, #16
4000e2d8:	33a02000 	movcc	r2, #0
4000e2dc:	e3510c01 	cmp	r1, #256	; 0x100
4000e2e0:	21a01421 	lsrcs	r1, r1, #8
4000e2e4:	22822008 	addcs	r2, r2, #8
4000e2e8:	e3510010 	cmp	r1, #16
4000e2ec:	21a01221 	lsrcs	r1, r1, #4
4000e2f0:	22822004 	addcs	r2, r2, #4
4000e2f4:	e3510004 	cmp	r1, #4
4000e2f8:	82822003 	addhi	r2, r2, #3
4000e2fc:	908220a1 	addls	r2, r2, r1, lsr #1
4000e300:	e1a00230 	lsr	r0, r0, r2
4000e304:	e12fff1e 	bx	lr
4000e308:	e3500000 	cmp	r0, #0
4000e30c:	13e00000 	mvnne	r0, #0
4000e310:	ea000007 	b	4000e334 <__aeabi_idiv0>

4000e314 <__aeabi_uidivmod>:
4000e314:	e3510000 	cmp	r1, #0
4000e318:	0afffffa 	beq	4000e308 <__aeabi_uidiv+0xe8>
4000e31c:	e92d4003 	push	{r0, r1, lr}
4000e320:	ebffffbe 	bl	4000e220 <__aeabi_uidiv>
4000e324:	e8bd4006 	pop	{r1, r2, lr}
4000e328:	e0030092 	mul	r3, r2, r0
4000e32c:	e0411003 	sub	r1, r1, r3
4000e330:	e12fff1e 	bx	lr

4000e334 <__aeabi_idiv0>:
4000e334:	e12fff1e 	bx	lr

4000e338 <__aeabi_drsub>:
4000e338:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000e33c:	ea000000 	b	4000e344 <__adddf3>

4000e340 <__aeabi_dsub>:
4000e340:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000e344 <__adddf3>:
4000e344:	e92d4030 	push	{r4, r5, lr}
4000e348:	e1a04081 	lsl	r4, r1, #1
4000e34c:	e1a05083 	lsl	r5, r3, #1
4000e350:	e1340005 	teq	r4, r5
4000e354:	01300002 	teqeq	r0, r2
4000e358:	1194c000 	orrsne	ip, r4, r0
4000e35c:	1195c002 	orrsne	ip, r5, r2
4000e360:	11f0cac4 	mvnsne	ip, r4, asr #21
4000e364:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e368:	0a00008c 	beq	4000e5a0 <__adddf3+0x25c>
4000e36c:	e1a04aa4 	lsr	r4, r4, #21
4000e370:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000e374:	b2655000 	rsblt	r5, r5, #0
4000e378:	da000006 	ble	4000e398 <__adddf3+0x54>
4000e37c:	e0844005 	add	r4, r4, r5
4000e380:	e0202002 	eor	r2, r0, r2
4000e384:	e0213003 	eor	r3, r1, r3
4000e388:	e0220000 	eor	r0, r2, r0
4000e38c:	e0231001 	eor	r1, r3, r1
4000e390:	e0202002 	eor	r2, r0, r2
4000e394:	e0213003 	eor	r3, r1, r3
4000e398:	e3550036 	cmp	r5, #54	; 0x36
4000e39c:	88bd4030 	pophi	{r4, r5, lr}
4000e3a0:	812fff1e 	bxhi	lr
4000e3a4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000e3a8:	e1a01601 	lsl	r1, r1, #12
4000e3ac:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000e3b0:	e18c1621 	orr	r1, ip, r1, lsr #12
4000e3b4:	0a000001 	beq	4000e3c0 <__adddf3+0x7c>
4000e3b8:	e2700000 	rsbs	r0, r0, #0
4000e3bc:	e2e11000 	rsc	r1, r1, #0
4000e3c0:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000e3c4:	e1a03603 	lsl	r3, r3, #12
4000e3c8:	e18c3623 	orr	r3, ip, r3, lsr #12
4000e3cc:	0a000001 	beq	4000e3d8 <__adddf3+0x94>
4000e3d0:	e2722000 	rsbs	r2, r2, #0
4000e3d4:	e2e33000 	rsc	r3, r3, #0
4000e3d8:	e1340005 	teq	r4, r5
4000e3dc:	0a000069 	beq	4000e588 <__adddf3+0x244>
4000e3e0:	e2444001 	sub	r4, r4, #1
4000e3e4:	e275e020 	rsbs	lr, r5, #32
4000e3e8:	ba000005 	blt	4000e404 <__adddf3+0xc0>
4000e3ec:	e1a0ce12 	lsl	ip, r2, lr
4000e3f0:	e0900532 	adds	r0, r0, r2, lsr r5
4000e3f4:	e2a11000 	adc	r1, r1, #0
4000e3f8:	e0900e13 	adds	r0, r0, r3, lsl lr
4000e3fc:	e0b11553 	adcs	r1, r1, r3, asr r5
4000e400:	ea000006 	b	4000e420 <__adddf3+0xdc>
4000e404:	e2455020 	sub	r5, r5, #32
4000e408:	e28ee020 	add	lr, lr, #32
4000e40c:	e3520001 	cmp	r2, #1
4000e410:	e1a0ce13 	lsl	ip, r3, lr
4000e414:	238cc002 	orrcs	ip, ip, #2
4000e418:	e0900553 	adds	r0, r0, r3, asr r5
4000e41c:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000e420:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e424:	5a000002 	bpl	4000e434 <__adddf3+0xf0>
4000e428:	e27cc000 	rsbs	ip, ip, #0
4000e42c:	e2f00000 	rscs	r0, r0, #0
4000e430:	e2e11000 	rsc	r1, r1, #0
4000e434:	e3510601 	cmp	r1, #1048576	; 0x100000
4000e438:	3a00000f 	bcc	4000e47c <__adddf3+0x138>
4000e43c:	e3510602 	cmp	r1, #2097152	; 0x200000
4000e440:	3a000006 	bcc	4000e460 <__adddf3+0x11c>
4000e444:	e1b010a1 	lsrs	r1, r1, #1
4000e448:	e1b00060 	rrxs	r0, r0
4000e44c:	e1a0c06c 	rrx	ip, ip
4000e450:	e2844001 	add	r4, r4, #1
4000e454:	e1a02a84 	lsl	r2, r4, #21
4000e458:	e3720501 	cmn	r2, #4194304	; 0x400000
4000e45c:	2a00006b 	bcs	4000e610 <__adddf3+0x2cc>
4000e460:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000e464:	01b0c0a0 	lsrseq	ip, r0, #1
4000e468:	e2b00000 	adcs	r0, r0, #0
4000e46c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e470:	e1811005 	orr	r1, r1, r5
4000e474:	e8bd4030 	pop	{r4, r5, lr}
4000e478:	e12fff1e 	bx	lr
4000e47c:	e1b0c08c 	lsls	ip, ip, #1
4000e480:	e0b00000 	adcs	r0, r0, r0
4000e484:	e0a11001 	adc	r1, r1, r1
4000e488:	e3110601 	tst	r1, #1048576	; 0x100000
4000e48c:	e2444001 	sub	r4, r4, #1
4000e490:	1afffff2 	bne	4000e460 <__adddf3+0x11c>
4000e494:	e3310000 	teq	r1, #0
4000e498:	13a03014 	movne	r3, #20
4000e49c:	03a03034 	moveq	r3, #52	; 0x34
4000e4a0:	01a01000 	moveq	r1, r0
4000e4a4:	03a00000 	moveq	r0, #0
4000e4a8:	e1a02001 	mov	r2, r1
4000e4ac:	e3520801 	cmp	r2, #65536	; 0x10000
4000e4b0:	21a02822 	lsrcs	r2, r2, #16
4000e4b4:	22433010 	subcs	r3, r3, #16
4000e4b8:	e3520c01 	cmp	r2, #256	; 0x100
4000e4bc:	21a02422 	lsrcs	r2, r2, #8
4000e4c0:	22433008 	subcs	r3, r3, #8
4000e4c4:	e3520010 	cmp	r2, #16
4000e4c8:	21a02222 	lsrcs	r2, r2, #4
4000e4cc:	22433004 	subcs	r3, r3, #4
4000e4d0:	e3520004 	cmp	r2, #4
4000e4d4:	22433002 	subcs	r3, r3, #2
4000e4d8:	304330a2 	subcc	r3, r3, r2, lsr #1
4000e4dc:	e04331a2 	sub	r3, r3, r2, lsr #3
4000e4e0:	e2532020 	subs	r2, r3, #32
4000e4e4:	aa000007 	bge	4000e508 <__adddf3+0x1c4>
4000e4e8:	e292200c 	adds	r2, r2, #12
4000e4ec:	da000004 	ble	4000e504 <__adddf3+0x1c0>
4000e4f0:	e282c014 	add	ip, r2, #20
4000e4f4:	e262200c 	rsb	r2, r2, #12
4000e4f8:	e1a00c11 	lsl	r0, r1, ip
4000e4fc:	e1a01231 	lsr	r1, r1, r2
4000e500:	ea000004 	b	4000e518 <__adddf3+0x1d4>
4000e504:	e2822014 	add	r2, r2, #20
4000e508:	d262c020 	rsble	ip, r2, #32
4000e50c:	e1a01211 	lsl	r1, r1, r2
4000e510:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000e514:	d1a00210 	lslle	r0, r0, r2
4000e518:	e0544003 	subs	r4, r4, r3
4000e51c:	a0811a04 	addge	r1, r1, r4, lsl #20
4000e520:	a1811005 	orrge	r1, r1, r5
4000e524:	a8bd4030 	popge	{r4, r5, lr}
4000e528:	a12fff1e 	bxge	lr
4000e52c:	e1e04004 	mvn	r4, r4
4000e530:	e254401f 	subs	r4, r4, #31
4000e534:	aa00000f 	bge	4000e578 <__adddf3+0x234>
4000e538:	e294400c 	adds	r4, r4, #12
4000e53c:	ca000006 	bgt	4000e55c <__adddf3+0x218>
4000e540:	e2844014 	add	r4, r4, #20
4000e544:	e2642020 	rsb	r2, r4, #32
4000e548:	e1a00430 	lsr	r0, r0, r4
4000e54c:	e1800211 	orr	r0, r0, r1, lsl r2
4000e550:	e1851431 	orr	r1, r5, r1, lsr r4
4000e554:	e8bd4030 	pop	{r4, r5, lr}
4000e558:	e12fff1e 	bx	lr
4000e55c:	e264400c 	rsb	r4, r4, #12
4000e560:	e2642020 	rsb	r2, r4, #32
4000e564:	e1a00230 	lsr	r0, r0, r2
4000e568:	e1800411 	orr	r0, r0, r1, lsl r4
4000e56c:	e1a01005 	mov	r1, r5
4000e570:	e8bd4030 	pop	{r4, r5, lr}
4000e574:	e12fff1e 	bx	lr
4000e578:	e1a00431 	lsr	r0, r1, r4
4000e57c:	e1a01005 	mov	r1, r5
4000e580:	e8bd4030 	pop	{r4, r5, lr}
4000e584:	e12fff1e 	bx	lr
4000e588:	e3340000 	teq	r4, #0
4000e58c:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000e590:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000e594:	02844001 	addeq	r4, r4, #1
4000e598:	12455001 	subne	r5, r5, #1
4000e59c:	eaffff8f 	b	4000e3e0 <__adddf3+0x9c>
4000e5a0:	e1f0cac4 	mvns	ip, r4, asr #21
4000e5a4:	11f0cac5 	mvnsne	ip, r5, asr #21
4000e5a8:	0a00001d 	beq	4000e624 <__adddf3+0x2e0>
4000e5ac:	e1340005 	teq	r4, r5
4000e5b0:	01300002 	teqeq	r0, r2
4000e5b4:	0a000004 	beq	4000e5cc <__adddf3+0x288>
4000e5b8:	e194c000 	orrs	ip, r4, r0
4000e5bc:	01a01003 	moveq	r1, r3
4000e5c0:	01a00002 	moveq	r0, r2
4000e5c4:	e8bd4030 	pop	{r4, r5, lr}
4000e5c8:	e12fff1e 	bx	lr
4000e5cc:	e1310003 	teq	r1, r3
4000e5d0:	13a01000 	movne	r1, #0
4000e5d4:	13a00000 	movne	r0, #0
4000e5d8:	18bd4030 	popne	{r4, r5, lr}
4000e5dc:	112fff1e 	bxne	lr
4000e5e0:	e1b0caa4 	lsrs	ip, r4, #21
4000e5e4:	1a000004 	bne	4000e5fc <__adddf3+0x2b8>
4000e5e8:	e1b00080 	lsls	r0, r0, #1
4000e5ec:	e0b11001 	adcs	r1, r1, r1
4000e5f0:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000e5f4:	e8bd4030 	pop	{r4, r5, lr}
4000e5f8:	e12fff1e 	bx	lr
4000e5fc:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000e600:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000e604:	38bd4030 	popcc	{r4, r5, lr}
4000e608:	312fff1e 	bxcc	lr
4000e60c:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e610:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000e614:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e618:	e3a00000 	mov	r0, #0
4000e61c:	e8bd4030 	pop	{r4, r5, lr}
4000e620:	e12fff1e 	bx	lr
4000e624:	e1f0cac4 	mvns	ip, r4, asr #21
4000e628:	11a01003 	movne	r1, r3
4000e62c:	11a00002 	movne	r0, r2
4000e630:	01f0cac5 	mvnseq	ip, r5, asr #21
4000e634:	11a03001 	movne	r3, r1
4000e638:	11a02000 	movne	r2, r0
4000e63c:	e1904601 	orrs	r4, r0, r1, lsl #12
4000e640:	01925603 	orrseq	r5, r2, r3, lsl #12
4000e644:	01310003 	teqeq	r1, r3
4000e648:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000e64c:	e8bd4030 	pop	{r4, r5, lr}
4000e650:	e12fff1e 	bx	lr

4000e654 <__aeabi_ui2d>:
4000e654:	e3300000 	teq	r0, #0
4000e658:	03a01000 	moveq	r1, #0
4000e65c:	012fff1e 	bxeq	lr
4000e660:	e92d4030 	push	{r4, r5, lr}
4000e664:	e3a04b01 	mov	r4, #1024	; 0x400
4000e668:	e2844032 	add	r4, r4, #50	; 0x32
4000e66c:	e3a05000 	mov	r5, #0
4000e670:	e3a01000 	mov	r1, #0
4000e674:	eaffff86 	b	4000e494 <__adddf3+0x150>

4000e678 <__aeabi_i2d>:
4000e678:	e3300000 	teq	r0, #0
4000e67c:	03a01000 	moveq	r1, #0
4000e680:	012fff1e 	bxeq	lr
4000e684:	e92d4030 	push	{r4, r5, lr}
4000e688:	e3a04b01 	mov	r4, #1024	; 0x400
4000e68c:	e2844032 	add	r4, r4, #50	; 0x32
4000e690:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000e694:	42600000 	rsbmi	r0, r0, #0
4000e698:	e3a01000 	mov	r1, #0
4000e69c:	eaffff7c 	b	4000e494 <__adddf3+0x150>

4000e6a0 <__aeabi_f2d>:
4000e6a0:	e1b02080 	lsls	r2, r0, #1
4000e6a4:	e1a011c2 	asr	r1, r2, #3
4000e6a8:	e1a01061 	rrx	r1, r1
4000e6ac:	e1a00e02 	lsl	r0, r2, #28
4000e6b0:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000e6b4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000e6b8:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000e6bc:	112fff1e 	bxne	lr
4000e6c0:	e3320000 	teq	r2, #0
4000e6c4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000e6c8:	012fff1e 	bxeq	lr
4000e6cc:	e92d4030 	push	{r4, r5, lr}
4000e6d0:	e3a04d0e 	mov	r4, #896	; 0x380
4000e6d4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000e6d8:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000e6dc:	eaffff6c 	b	4000e494 <__adddf3+0x150>

4000e6e0 <__aeabi_ul2d>:
4000e6e0:	e1902001 	orrs	r2, r0, r1
4000e6e4:	012fff1e 	bxeq	lr
4000e6e8:	e92d4030 	push	{r4, r5, lr}
4000e6ec:	e3a05000 	mov	r5, #0
4000e6f0:	ea000006 	b	4000e710 <__aeabi_l2d+0x1c>

4000e6f4 <__aeabi_l2d>:
4000e6f4:	e1902001 	orrs	r2, r0, r1
4000e6f8:	012fff1e 	bxeq	lr
4000e6fc:	e92d4030 	push	{r4, r5, lr}
4000e700:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000e704:	5a000001 	bpl	4000e710 <__aeabi_l2d+0x1c>
4000e708:	e2700000 	rsbs	r0, r0, #0
4000e70c:	e2e11000 	rsc	r1, r1, #0
4000e710:	e3a04b01 	mov	r4, #1024	; 0x400
4000e714:	e2844032 	add	r4, r4, #50	; 0x32
4000e718:	e1b0cb21 	lsrs	ip, r1, #22
4000e71c:	0affff44 	beq	4000e434 <__adddf3+0xf0>
4000e720:	e3a02003 	mov	r2, #3
4000e724:	e1b0c1ac 	lsrs	ip, ip, #3
4000e728:	12822003 	addne	r2, r2, #3
4000e72c:	e1b0c1ac 	lsrs	ip, ip, #3
4000e730:	12822003 	addne	r2, r2, #3
4000e734:	e08221ac 	add	r2, r2, ip, lsr #3
4000e738:	e2623020 	rsb	r3, r2, #32
4000e73c:	e1a0c310 	lsl	ip, r0, r3
4000e740:	e1a00230 	lsr	r0, r0, r2
4000e744:	e1800311 	orr	r0, r0, r1, lsl r3
4000e748:	e1a01231 	lsr	r1, r1, r2
4000e74c:	e0844002 	add	r4, r4, r2
4000e750:	eaffff37 	b	4000e434 <__adddf3+0xf0>

4000e754 <__aeabi_dmul>:
4000e754:	e92d4070 	push	{r4, r5, r6, lr}
4000e758:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e75c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e760:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e764:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e768:	1134000c 	teqne	r4, ip
4000e76c:	1135000c 	teqne	r5, ip
4000e770:	0b000075 	bleq	4000e94c <__aeabi_dmul+0x1f8>
4000e774:	e0844005 	add	r4, r4, r5
4000e778:	e0216003 	eor	r6, r1, r3
4000e77c:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000e780:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000e784:	e1905601 	orrs	r5, r0, r1, lsl #12
4000e788:	11925603 	orrsne	r5, r2, r3, lsl #12
4000e78c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e790:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000e794:	0a00001d 	beq	4000e810 <__aeabi_dmul+0xbc>
4000e798:	e08ec290 	umull	ip, lr, r0, r2
4000e79c:	e3a05000 	mov	r5, #0
4000e7a0:	e0a5e291 	umlal	lr, r5, r1, r2
4000e7a4:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000e7a8:	e0a5e390 	umlal	lr, r5, r0, r3
4000e7ac:	e3a06000 	mov	r6, #0
4000e7b0:	e0a65391 	umlal	r5, r6, r1, r3
4000e7b4:	e33c0000 	teq	ip, #0
4000e7b8:	138ee001 	orrne	lr, lr, #1
4000e7bc:	e24440ff 	sub	r4, r4, #255	; 0xff
4000e7c0:	e3560c02 	cmp	r6, #512	; 0x200
4000e7c4:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000e7c8:	2a000002 	bcs	4000e7d8 <__aeabi_dmul+0x84>
4000e7cc:	e1b0e08e 	lsls	lr, lr, #1
4000e7d0:	e0b55005 	adcs	r5, r5, r5
4000e7d4:	e0a66006 	adc	r6, r6, r6
4000e7d8:	e1821586 	orr	r1, r2, r6, lsl #11
4000e7dc:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000e7e0:	e1a00585 	lsl	r0, r5, #11
4000e7e4:	e1800aae 	orr	r0, r0, lr, lsr #21
4000e7e8:	e1a0e58e 	lsl	lr, lr, #11
4000e7ec:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000e7f0:	835c0c07 	cmphi	ip, #1792	; 0x700
4000e7f4:	8a000011 	bhi	4000e840 <__aeabi_dmul+0xec>
4000e7f8:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000e7fc:	01b0e0a0 	lsrseq	lr, r0, #1
4000e800:	e2b00000 	adcs	r0, r0, #0
4000e804:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e808:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e80c:	e12fff1e 	bx	lr
4000e810:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000e814:	e1861001 	orr	r1, r6, r1
4000e818:	e1800002 	orr	r0, r0, r2
4000e81c:	e0211003 	eor	r1, r1, r3
4000e820:	e05440ac 	subs	r4, r4, ip, lsr #1
4000e824:	c074500c 	rsbsgt	r5, r4, ip
4000e828:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000e82c:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000e830:	c12fff1e 	bxgt	lr
4000e834:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e838:	e3a0e000 	mov	lr, #0
4000e83c:	e2544001 	subs	r4, r4, #1
4000e840:	ca00005d 	bgt	4000e9bc <__aeabi_dmul+0x268>
4000e844:	e3740036 	cmn	r4, #54	; 0x36
4000e848:	d3a00000 	movle	r0, #0
4000e84c:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000e850:	d8bd4070 	pople	{r4, r5, r6, lr}
4000e854:	d12fff1e 	bxle	lr
4000e858:	e2644000 	rsb	r4, r4, #0
4000e85c:	e2544020 	subs	r4, r4, #32
4000e860:	aa00001a 	bge	4000e8d0 <__aeabi_dmul+0x17c>
4000e864:	e294400c 	adds	r4, r4, #12
4000e868:	ca00000c 	bgt	4000e8a0 <__aeabi_dmul+0x14c>
4000e86c:	e2844014 	add	r4, r4, #20
4000e870:	e2645020 	rsb	r5, r4, #32
4000e874:	e1a03510 	lsl	r3, r0, r5
4000e878:	e1a00430 	lsr	r0, r0, r4
4000e87c:	e1800511 	orr	r0, r0, r1, lsl r5
4000e880:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000e884:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000e888:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e88c:	e0a21431 	adc	r1, r2, r1, lsr r4
4000e890:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e894:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e898:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e89c:	e12fff1e 	bx	lr
4000e8a0:	e264400c 	rsb	r4, r4, #12
4000e8a4:	e2645020 	rsb	r5, r4, #32
4000e8a8:	e1a03410 	lsl	r3, r0, r4
4000e8ac:	e1a00530 	lsr	r0, r0, r5
4000e8b0:	e1800411 	orr	r0, r0, r1, lsl r4
4000e8b4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e8b8:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000e8bc:	e2a11000 	adc	r1, r1, #0
4000e8c0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e8c4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e8c8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e8cc:	e12fff1e 	bx	lr
4000e8d0:	e2645020 	rsb	r5, r4, #32
4000e8d4:	e18ee510 	orr	lr, lr, r0, lsl r5
4000e8d8:	e1a03430 	lsr	r3, r0, r4
4000e8dc:	e1833511 	orr	r3, r3, r1, lsl r5
4000e8e0:	e1a00431 	lsr	r0, r1, r4
4000e8e4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e8e8:	e1c00431 	bic	r0, r0, r1, lsr r4
4000e8ec:	e0800fa3 	add	r0, r0, r3, lsr #31
4000e8f0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e8f4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e8f8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e8fc:	e12fff1e 	bx	lr
4000e900:	e3340000 	teq	r4, #0
4000e904:	1a000008 	bne	4000e92c <__aeabi_dmul+0x1d8>
4000e908:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000e90c:	e1b00080 	lsls	r0, r0, #1
4000e910:	e0a11001 	adc	r1, r1, r1
4000e914:	e3110601 	tst	r1, #1048576	; 0x100000
4000e918:	02444001 	subeq	r4, r4, #1
4000e91c:	0afffffa 	beq	4000e90c <__aeabi_dmul+0x1b8>
4000e920:	e1811006 	orr	r1, r1, r6
4000e924:	e3350000 	teq	r5, #0
4000e928:	112fff1e 	bxne	lr
4000e92c:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000e930:	e1b02082 	lsls	r2, r2, #1
4000e934:	e0a33003 	adc	r3, r3, r3
4000e938:	e3130601 	tst	r3, #1048576	; 0x100000
4000e93c:	02455001 	subeq	r5, r5, #1
4000e940:	0afffffa 	beq	4000e930 <__aeabi_dmul+0x1dc>
4000e944:	e1833006 	orr	r3, r3, r6
4000e948:	e12fff1e 	bx	lr
4000e94c:	e134000c 	teq	r4, ip
4000e950:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e954:	1135000c 	teqne	r5, ip
4000e958:	0a000007 	beq	4000e97c <__aeabi_dmul+0x228>
4000e95c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e960:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e964:	1affffe5 	bne	4000e900 <__aeabi_dmul+0x1ac>
4000e968:	e0211003 	eor	r1, r1, r3
4000e96c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e970:	e3a00000 	mov	r0, #0
4000e974:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e978:	e12fff1e 	bx	lr
4000e97c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e980:	01a00002 	moveq	r0, r2
4000e984:	01a01003 	moveq	r1, r3
4000e988:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e98c:	0a000010 	beq	4000e9d4 <__aeabi_dmul+0x280>
4000e990:	e134000c 	teq	r4, ip
4000e994:	1a000001 	bne	4000e9a0 <__aeabi_dmul+0x24c>
4000e998:	e1906601 	orrs	r6, r0, r1, lsl #12
4000e99c:	1a00000c 	bne	4000e9d4 <__aeabi_dmul+0x280>
4000e9a0:	e135000c 	teq	r5, ip
4000e9a4:	1a000003 	bne	4000e9b8 <__aeabi_dmul+0x264>
4000e9a8:	e1926603 	orrs	r6, r2, r3, lsl #12
4000e9ac:	11a00002 	movne	r0, r2
4000e9b0:	11a01003 	movne	r1, r3
4000e9b4:	1a000006 	bne	4000e9d4 <__aeabi_dmul+0x280>
4000e9b8:	e0211003 	eor	r1, r1, r3
4000e9bc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e9c0:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e9c4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e9c8:	e3a00000 	mov	r0, #0
4000e9cc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e9d0:	e12fff1e 	bx	lr
4000e9d4:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e9d8:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000e9dc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e9e0:	e12fff1e 	bx	lr

4000e9e4 <__aeabi_ddiv>:
4000e9e4:	e92d4070 	push	{r4, r5, r6, lr}
4000e9e8:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e9ec:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e9f0:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e9f4:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e9f8:	1134000c 	teqne	r4, ip
4000e9fc:	1135000c 	teqne	r5, ip
4000ea00:	0b00005e 	bleq	4000eb80 <__aeabi_ddiv+0x19c>
4000ea04:	e0444005 	sub	r4, r4, r5
4000ea08:	e021e003 	eor	lr, r1, r3
4000ea0c:	e1925603 	orrs	r5, r2, r3, lsl #12
4000ea10:	e1a01601 	lsl	r1, r1, #12
4000ea14:	0a00004c 	beq	4000eb4c <__aeabi_ddiv+0x168>
4000ea18:	e1a03603 	lsl	r3, r3, #12
4000ea1c:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000ea20:	e1853223 	orr	r3, r5, r3, lsr #4
4000ea24:	e1833c22 	orr	r3, r3, r2, lsr #24
4000ea28:	e1a02402 	lsl	r2, r2, #8
4000ea2c:	e1855221 	orr	r5, r5, r1, lsr #4
4000ea30:	e1855c20 	orr	r5, r5, r0, lsr #24
4000ea34:	e1a06400 	lsl	r6, r0, #8
4000ea38:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000ea3c:	e1550003 	cmp	r5, r3
4000ea40:	01560002 	cmpeq	r6, r2
4000ea44:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000ea48:	e2844c03 	add	r4, r4, #768	; 0x300
4000ea4c:	2a000001 	bcs	4000ea58 <__aeabi_ddiv+0x74>
4000ea50:	e1b030a3 	lsrs	r3, r3, #1
4000ea54:	e1a02062 	rrx	r2, r2
4000ea58:	e0566002 	subs	r6, r6, r2
4000ea5c:	e0c55003 	sbc	r5, r5, r3
4000ea60:	e1b030a3 	lsrs	r3, r3, #1
4000ea64:	e1a02062 	rrx	r2, r2
4000ea68:	e3a00601 	mov	r0, #1048576	; 0x100000
4000ea6c:	e3a0c702 	mov	ip, #524288	; 0x80000
4000ea70:	e056e002 	subs	lr, r6, r2
4000ea74:	e0d5e003 	sbcs	lr, r5, r3
4000ea78:	20466002 	subcs	r6, r6, r2
4000ea7c:	21a0500e 	movcs	r5, lr
4000ea80:	2180000c 	orrcs	r0, r0, ip
4000ea84:	e1b030a3 	lsrs	r3, r3, #1
4000ea88:	e1a02062 	rrx	r2, r2
4000ea8c:	e056e002 	subs	lr, r6, r2
4000ea90:	e0d5e003 	sbcs	lr, r5, r3
4000ea94:	20466002 	subcs	r6, r6, r2
4000ea98:	21a0500e 	movcs	r5, lr
4000ea9c:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000eaa0:	e1b030a3 	lsrs	r3, r3, #1
4000eaa4:	e1a02062 	rrx	r2, r2
4000eaa8:	e056e002 	subs	lr, r6, r2
4000eaac:	e0d5e003 	sbcs	lr, r5, r3
4000eab0:	20466002 	subcs	r6, r6, r2
4000eab4:	21a0500e 	movcs	r5, lr
4000eab8:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000eabc:	e1b030a3 	lsrs	r3, r3, #1
4000eac0:	e1a02062 	rrx	r2, r2
4000eac4:	e056e002 	subs	lr, r6, r2
4000eac8:	e0d5e003 	sbcs	lr, r5, r3
4000eacc:	20466002 	subcs	r6, r6, r2
4000ead0:	21a0500e 	movcs	r5, lr
4000ead4:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000ead8:	e195e006 	orrs	lr, r5, r6
4000eadc:	0a00000d 	beq	4000eb18 <__aeabi_ddiv+0x134>
4000eae0:	e1a05205 	lsl	r5, r5, #4
4000eae4:	e1855e26 	orr	r5, r5, r6, lsr #28
4000eae8:	e1a06206 	lsl	r6, r6, #4
4000eaec:	e1a03183 	lsl	r3, r3, #3
4000eaf0:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000eaf4:	e1a02182 	lsl	r2, r2, #3
4000eaf8:	e1b0c22c 	lsrs	ip, ip, #4
4000eafc:	1affffdb 	bne	4000ea70 <__aeabi_ddiv+0x8c>
4000eb00:	e3110601 	tst	r1, #1048576	; 0x100000
4000eb04:	1a000006 	bne	4000eb24 <__aeabi_ddiv+0x140>
4000eb08:	e1811000 	orr	r1, r1, r0
4000eb0c:	e3a00000 	mov	r0, #0
4000eb10:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000eb14:	eaffffd5 	b	4000ea70 <__aeabi_ddiv+0x8c>
4000eb18:	e3110601 	tst	r1, #1048576	; 0x100000
4000eb1c:	01811000 	orreq	r1, r1, r0
4000eb20:	03a00000 	moveq	r0, #0
4000eb24:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000eb28:	835c0c07 	cmphi	ip, #1792	; 0x700
4000eb2c:	8affff43 	bhi	4000e840 <__aeabi_dmul+0xec>
4000eb30:	e055c003 	subs	ip, r5, r3
4000eb34:	0056c002 	subseq	ip, r6, r2
4000eb38:	01b0c0a0 	lsrseq	ip, r0, #1
4000eb3c:	e2b00000 	adcs	r0, r0, #0
4000eb40:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000eb44:	e8bd4070 	pop	{r4, r5, r6, lr}
4000eb48:	e12fff1e 	bx	lr
4000eb4c:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000eb50:	e18e1621 	orr	r1, lr, r1, lsr #12
4000eb54:	e09440ac 	adds	r4, r4, ip, lsr #1
4000eb58:	c074500c 	rsbsgt	r5, r4, ip
4000eb5c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000eb60:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000eb64:	c12fff1e 	bxgt	lr
4000eb68:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000eb6c:	e3a0e000 	mov	lr, #0
4000eb70:	e2544001 	subs	r4, r4, #1
4000eb74:	eaffff31 	b	4000e840 <__aeabi_dmul+0xec>
4000eb78:	e185e006 	orr	lr, r5, r6
4000eb7c:	eaffff2f 	b	4000e840 <__aeabi_dmul+0xec>
4000eb80:	e00c5a23 	and	r5, ip, r3, lsr #20
4000eb84:	e134000c 	teq	r4, ip
4000eb88:	0135000c 	teqeq	r5, ip
4000eb8c:	0affff90 	beq	4000e9d4 <__aeabi_dmul+0x280>
4000eb90:	e134000c 	teq	r4, ip
4000eb94:	1a000006 	bne	4000ebb4 <__aeabi_ddiv+0x1d0>
4000eb98:	e1904601 	orrs	r4, r0, r1, lsl #12
4000eb9c:	1affff8c 	bne	4000e9d4 <__aeabi_dmul+0x280>
4000eba0:	e135000c 	teq	r5, ip
4000eba4:	1affff83 	bne	4000e9b8 <__aeabi_dmul+0x264>
4000eba8:	e1a00002 	mov	r0, r2
4000ebac:	e1a01003 	mov	r1, r3
4000ebb0:	eaffff87 	b	4000e9d4 <__aeabi_dmul+0x280>
4000ebb4:	e135000c 	teq	r5, ip
4000ebb8:	1a000004 	bne	4000ebd0 <__aeabi_ddiv+0x1ec>
4000ebbc:	e1925603 	orrs	r5, r2, r3, lsl #12
4000ebc0:	0affff68 	beq	4000e968 <__aeabi_dmul+0x214>
4000ebc4:	e1a00002 	mov	r0, r2
4000ebc8:	e1a01003 	mov	r1, r3
4000ebcc:	eaffff80 	b	4000e9d4 <__aeabi_dmul+0x280>
4000ebd0:	e1906081 	orrs	r6, r0, r1, lsl #1
4000ebd4:	11926083 	orrsne	r6, r2, r3, lsl #1
4000ebd8:	1affff48 	bne	4000e900 <__aeabi_dmul+0x1ac>
4000ebdc:	e1904081 	orrs	r4, r0, r1, lsl #1
4000ebe0:	1affff74 	bne	4000e9b8 <__aeabi_dmul+0x264>
4000ebe4:	e1925083 	orrs	r5, r2, r3, lsl #1
4000ebe8:	1affff5e 	bne	4000e968 <__aeabi_dmul+0x214>
4000ebec:	eaffff78 	b	4000e9d4 <__aeabi_dmul+0x280>

4000ebf0 <__gedf2>:
4000ebf0:	e3e0c000 	mvn	ip, #0
4000ebf4:	ea000002 	b	4000ec04 <__cmpdf2+0x4>

4000ebf8 <__ledf2>:
4000ebf8:	e3a0c001 	mov	ip, #1
4000ebfc:	ea000000 	b	4000ec04 <__cmpdf2+0x4>

4000ec00 <__cmpdf2>:
4000ec00:	e3a0c001 	mov	ip, #1
4000ec04:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000ec08:	e1a0c081 	lsl	ip, r1, #1
4000ec0c:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec10:	e1a0c083 	lsl	ip, r3, #1
4000ec14:	11f0cacc 	mvnsne	ip, ip, asr #21
4000ec18:	0a00000e 	beq	4000ec58 <__cmpdf2+0x58>
4000ec1c:	e28dd004 	add	sp, sp, #4
4000ec20:	e190c081 	orrs	ip, r0, r1, lsl #1
4000ec24:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000ec28:	11310003 	teqne	r1, r3
4000ec2c:	01300002 	teqeq	r0, r2
4000ec30:	03a00000 	moveq	r0, #0
4000ec34:	012fff1e 	bxeq	lr
4000ec38:	e3700000 	cmn	r0, #0
4000ec3c:	e1310003 	teq	r1, r3
4000ec40:	51510003 	cmppl	r1, r3
4000ec44:	01500002 	cmpeq	r0, r2
4000ec48:	21a00fc3 	asrcs	r0, r3, #31
4000ec4c:	31e00fc3 	mvncc	r0, r3, asr #31
4000ec50:	e3800001 	orr	r0, r0, #1
4000ec54:	e12fff1e 	bx	lr
4000ec58:	e1a0c081 	lsl	ip, r1, #1
4000ec5c:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec60:	1a000001 	bne	4000ec6c <__cmpdf2+0x6c>
4000ec64:	e190c601 	orrs	ip, r0, r1, lsl #12
4000ec68:	1a000004 	bne	4000ec80 <__cmpdf2+0x80>
4000ec6c:	e1a0c083 	lsl	ip, r3, #1
4000ec70:	e1f0cacc 	mvns	ip, ip, asr #21
4000ec74:	1affffe8 	bne	4000ec1c <__cmpdf2+0x1c>
4000ec78:	e192c603 	orrs	ip, r2, r3, lsl #12
4000ec7c:	0affffe6 	beq	4000ec1c <__cmpdf2+0x1c>
4000ec80:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000ec84:	e12fff1e 	bx	lr

4000ec88 <__aeabi_cdrcmple>:
4000ec88:	e1a0c000 	mov	ip, r0
4000ec8c:	e1a00002 	mov	r0, r2
4000ec90:	e1a0200c 	mov	r2, ip
4000ec94:	e1a0c001 	mov	ip, r1
4000ec98:	e1a01003 	mov	r1, r3
4000ec9c:	e1a0300c 	mov	r3, ip
4000eca0:	eaffffff 	b	4000eca4 <__aeabi_cdcmpeq>

4000eca4 <__aeabi_cdcmpeq>:
4000eca4:	e92d4001 	push	{r0, lr}
4000eca8:	ebffffd4 	bl	4000ec00 <__cmpdf2>
4000ecac:	e3500000 	cmp	r0, #0
4000ecb0:	43700000 	cmnmi	r0, #0
4000ecb4:	e8bd4001 	pop	{r0, lr}
4000ecb8:	e12fff1e 	bx	lr

4000ecbc <__aeabi_dcmpeq>:
4000ecbc:	e52de008 	str	lr, [sp, #-8]!
4000ecc0:	ebfffff7 	bl	4000eca4 <__aeabi_cdcmpeq>
4000ecc4:	03a00001 	moveq	r0, #1
4000ecc8:	13a00000 	movne	r0, #0
4000eccc:	e49de008 	ldr	lr, [sp], #8
4000ecd0:	e12fff1e 	bx	lr

4000ecd4 <__aeabi_dcmplt>:
4000ecd4:	e52de008 	str	lr, [sp, #-8]!
4000ecd8:	ebfffff1 	bl	4000eca4 <__aeabi_cdcmpeq>
4000ecdc:	33a00001 	movcc	r0, #1
4000ece0:	23a00000 	movcs	r0, #0
4000ece4:	e49de008 	ldr	lr, [sp], #8
4000ece8:	e12fff1e 	bx	lr

4000ecec <__aeabi_dcmple>:
4000ecec:	e52de008 	str	lr, [sp, #-8]!
4000ecf0:	ebffffeb 	bl	4000eca4 <__aeabi_cdcmpeq>
4000ecf4:	93a00001 	movls	r0, #1
4000ecf8:	83a00000 	movhi	r0, #0
4000ecfc:	e49de008 	ldr	lr, [sp], #8
4000ed00:	e12fff1e 	bx	lr

4000ed04 <__aeabi_dcmpge>:
4000ed04:	e52de008 	str	lr, [sp, #-8]!
4000ed08:	ebffffde 	bl	4000ec88 <__aeabi_cdrcmple>
4000ed0c:	93a00001 	movls	r0, #1
4000ed10:	83a00000 	movhi	r0, #0
4000ed14:	e49de008 	ldr	lr, [sp], #8
4000ed18:	e12fff1e 	bx	lr

4000ed1c <__aeabi_dcmpgt>:
4000ed1c:	e52de008 	str	lr, [sp, #-8]!
4000ed20:	ebffffd8 	bl	4000ec88 <__aeabi_cdrcmple>
4000ed24:	33a00001 	movcc	r0, #1
4000ed28:	23a00000 	movcs	r0, #0
4000ed2c:	e49de008 	ldr	lr, [sp], #8
4000ed30:	e12fff1e 	bx	lr

4000ed34 <__aeabi_d2iz>:
4000ed34:	e1a02081 	lsl	r2, r1, #1
4000ed38:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000ed3c:	2a00000c 	bcs	4000ed74 <__aeabi_d2iz+0x40>
4000ed40:	5a000009 	bpl	4000ed6c <__aeabi_d2iz+0x38>
4000ed44:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000ed48:	e0532ac2 	subs	r2, r3, r2, asr #21
4000ed4c:	9a00000a 	bls	4000ed7c <__aeabi_d2iz+0x48>
4000ed50:	e1a03581 	lsl	r3, r1, #11
4000ed54:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000ed58:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000ed5c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000ed60:	e1a00233 	lsr	r0, r3, r2
4000ed64:	12600000 	rsbne	r0, r0, #0
4000ed68:	e12fff1e 	bx	lr
4000ed6c:	e3a00000 	mov	r0, #0
4000ed70:	e12fff1e 	bx	lr
4000ed74:	e1900601 	orrs	r0, r0, r1, lsl #12
4000ed78:	1a000002 	bne	4000ed88 <__aeabi_d2iz+0x54>
4000ed7c:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000ed80:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000ed84:	e12fff1e 	bx	lr
4000ed88:	e3a00000 	mov	r0, #0
4000ed8c:	e12fff1e 	bx	lr

4000ed90 <__aeabi_uldivmod>:
4000ed90:	e3530000 	cmp	r3, #0
4000ed94:	03520000 	cmpeq	r2, #0
4000ed98:	1a000004 	bne	4000edb0 <__aeabi_uldivmod+0x20>
4000ed9c:	e3510000 	cmp	r1, #0
4000eda0:	03500000 	cmpeq	r0, #0
4000eda4:	13e01000 	mvnne	r1, #0
4000eda8:	13e00000 	mvnne	r0, #0
4000edac:	eafffd60 	b	4000e334 <__aeabi_idiv0>
4000edb0:	e24dd008 	sub	sp, sp, #8
4000edb4:	e92d6000 	push	{sp, lr}
4000edb8:	eb000014 	bl	4000ee10 <__gnu_uldivmod_helper>
4000edbc:	e59de004 	ldr	lr, [sp, #4]
4000edc0:	e28dd008 	add	sp, sp, #8
4000edc4:	e8bd000c 	pop	{r2, r3}
4000edc8:	e12fff1e 	bx	lr

4000edcc <__gnu_ldivmod_helper>:
4000edcc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000edd0:	e59d9020 	ldr	r9, [sp, #32]
4000edd4:	e1a08002 	mov	r8, r2
4000edd8:	e1a0a003 	mov	sl, r3
4000eddc:	e1a06000 	mov	r6, r0
4000ede0:	e1a07001 	mov	r7, r1
4000ede4:	eb000019 	bl	4000ee50 <__divdi3>
4000ede8:	e0030198 	mul	r3, r8, r1
4000edec:	e1a02000 	mov	r2, r0
4000edf0:	e0854098 	umull	r4, r5, r8, r0
4000edf4:	e022329a 	mla	r2, sl, r2, r3
4000edf8:	e0825005 	add	r5, r2, r5
4000edfc:	e0564004 	subs	r4, r6, r4
4000ee00:	e0c75005 	sbc	r5, r7, r5
4000ee04:	e8890030 	stm	r9, {r4, r5}
4000ee08:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ee0c:	e12fff1e 	bx	lr

4000ee10 <__gnu_uldivmod_helper>:
4000ee10:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ee14:	e59d9020 	ldr	r9, [sp, #32]
4000ee18:	e1a06000 	mov	r6, r0
4000ee1c:	e1a07001 	mov	r7, r1
4000ee20:	e1a08002 	mov	r8, r2
4000ee24:	e1a04003 	mov	r4, r3
4000ee28:	eb00013c 	bl	4000f320 <__udivdi3>
4000ee2c:	e0030490 	mul	r3, r0, r4
4000ee30:	e0854890 	umull	r4, r5, r0, r8
4000ee34:	e0283891 	mla	r8, r1, r8, r3
4000ee38:	e0885005 	add	r5, r8, r5
4000ee3c:	e0564004 	subs	r4, r6, r4
4000ee40:	e0c75005 	sbc	r5, r7, r5
4000ee44:	e8890030 	stm	r9, {r4, r5}
4000ee48:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ee4c:	e12fff1e 	bx	lr

4000ee50 <__divdi3>:
4000ee50:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ee54:	e2704000 	rsbs	r4, r0, #0
4000ee58:	e2e15000 	rsc	r5, r1, #0
4000ee5c:	e3510000 	cmp	r1, #0
4000ee60:	e3e06000 	mvn	r6, #0
4000ee64:	a1a04000 	movge	r4, r0
4000ee68:	a1a05001 	movge	r5, r1
4000ee6c:	a3a06000 	movge	r6, #0
4000ee70:	e3530000 	cmp	r3, #0
4000ee74:	e24dd014 	sub	sp, sp, #20
4000ee78:	ba000098 	blt	4000f0e0 <__divdi3+0x290>
4000ee7c:	e3530000 	cmp	r3, #0
4000ee80:	e1a0c004 	mov	ip, r4
4000ee84:	e1a0b005 	mov	fp, r5
4000ee88:	e1a0a002 	mov	sl, r2
4000ee8c:	e1a01003 	mov	r1, r3
4000ee90:	e1a08002 	mov	r8, r2
4000ee94:	e1a07004 	mov	r7, r4
4000ee98:	e1a09005 	mov	r9, r5
4000ee9c:	1a000040 	bne	4000efa4 <__divdi3+0x154>
4000eea0:	e1520005 	cmp	r2, r5
4000eea4:	9a000052 	bls	4000eff4 <__divdi3+0x1a4>
4000eea8:	e1a00002 	mov	r0, r2
4000eeac:	eb000237 	bl	4000f790 <__clzsi2>
4000eeb0:	e3500000 	cmp	r0, #0
4000eeb4:	12603020 	rsbne	r3, r0, #32
4000eeb8:	11a03334 	lsrne	r3, r4, r3
4000eebc:	11a0801a 	lslne	r8, sl, r0
4000eec0:	11839015 	orrne	r9, r3, r5, lsl r0
4000eec4:	11a07014 	lslne	r7, r4, r0
4000eec8:	e1a04828 	lsr	r4, r8, #16
4000eecc:	e1a01004 	mov	r1, r4
4000eed0:	e1a00009 	mov	r0, r9
4000eed4:	ebfffcd1 	bl	4000e220 <__aeabi_uidiv>
4000eed8:	e1a01004 	mov	r1, r4
4000eedc:	e1a0b000 	mov	fp, r0
4000eee0:	e1a00009 	mov	r0, r9
4000eee4:	ebfffd0a 	bl	4000e314 <__aeabi_uidivmod>
4000eee8:	e1a0a808 	lsl	sl, r8, #16
4000eeec:	e1a0a82a 	lsr	sl, sl, #16
4000eef0:	e0000b9a 	mul	r0, sl, fp
4000eef4:	e1a02827 	lsr	r2, r7, #16
4000eef8:	e1821801 	orr	r1, r2, r1, lsl #16
4000eefc:	e1500001 	cmp	r0, r1
4000ef00:	9a000007 	bls	4000ef24 <__divdi3+0xd4>
4000ef04:	e0911008 	adds	r1, r1, r8
4000ef08:	e24b3001 	sub	r3, fp, #1
4000ef0c:	2a000003 	bcs	4000ef20 <__divdi3+0xd0>
4000ef10:	e1500001 	cmp	r0, r1
4000ef14:	824bb002 	subhi	fp, fp, #2
4000ef18:	80811008 	addhi	r1, r1, r8
4000ef1c:	8a000000 	bhi	4000ef24 <__divdi3+0xd4>
4000ef20:	e1a0b003 	mov	fp, r3
4000ef24:	e0609001 	rsb	r9, r0, r1
4000ef28:	e1a00009 	mov	r0, r9
4000ef2c:	e1a01004 	mov	r1, r4
4000ef30:	ebfffcba 	bl	4000e220 <__aeabi_uidiv>
4000ef34:	e1a01004 	mov	r1, r4
4000ef38:	e1a05000 	mov	r5, r0
4000ef3c:	e1a00009 	mov	r0, r9
4000ef40:	ebfffcf3 	bl	4000e314 <__aeabi_uidivmod>
4000ef44:	e00a0a95 	mul	sl, r5, sl
4000ef48:	e1a07807 	lsl	r7, r7, #16
4000ef4c:	e1a07827 	lsr	r7, r7, #16
4000ef50:	e1871801 	orr	r1, r7, r1, lsl #16
4000ef54:	e15a0001 	cmp	sl, r1
4000ef58:	9a000006 	bls	4000ef78 <__divdi3+0x128>
4000ef5c:	e0918008 	adds	r8, r1, r8
4000ef60:	e2453001 	sub	r3, r5, #1
4000ef64:	2a000002 	bcs	4000ef74 <__divdi3+0x124>
4000ef68:	e15a0008 	cmp	sl, r8
4000ef6c:	82455002 	subhi	r5, r5, #2
4000ef70:	8a000000 	bhi	4000ef78 <__divdi3+0x128>
4000ef74:	e1a05003 	mov	r5, r3
4000ef78:	e185380b 	orr	r3, r5, fp, lsl #16
4000ef7c:	e3a04000 	mov	r4, #0
4000ef80:	e3560000 	cmp	r6, #0
4000ef84:	e1a00003 	mov	r0, r3
4000ef88:	e1a01004 	mov	r1, r4
4000ef8c:	0a000001 	beq	4000ef98 <__divdi3+0x148>
4000ef90:	e2700000 	rsbs	r0, r0, #0
4000ef94:	e2e11000 	rsc	r1, r1, #0
4000ef98:	e28dd014 	add	sp, sp, #20
4000ef9c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000efa0:	e12fff1e 	bx	lr
4000efa4:	e1530005 	cmp	r3, r5
4000efa8:	83a04000 	movhi	r4, #0
4000efac:	81a03004 	movhi	r3, r4
4000efb0:	8afffff2 	bhi	4000ef80 <__divdi3+0x130>
4000efb4:	e1a00003 	mov	r0, r3
4000efb8:	e58d100c 	str	r1, [sp, #12]
4000efbc:	e58dc008 	str	ip, [sp, #8]
4000efc0:	eb0001f2 	bl	4000f790 <__clzsi2>
4000efc4:	e2505000 	subs	r5, r0, #0
4000efc8:	e59d100c 	ldr	r1, [sp, #12]
4000efcc:	e59dc008 	ldr	ip, [sp, #8]
4000efd0:	1a00007f 	bne	4000f1d4 <__divdi3+0x384>
4000efd4:	e151000b 	cmp	r1, fp
4000efd8:	215a000c 	cmpcs	sl, ip
4000efdc:	83a04000 	movhi	r4, #0
4000efe0:	93a04001 	movls	r4, #1
4000efe4:	93a03001 	movls	r3, #1
4000efe8:	91a04005 	movls	r4, r5
4000efec:	81a03004 	movhi	r3, r4
4000eff0:	eaffffe2 	b	4000ef80 <__divdi3+0x130>
4000eff4:	e3520000 	cmp	r2, #0
4000eff8:	1a000003 	bne	4000f00c <__divdi3+0x1bc>
4000effc:	e1a01002 	mov	r1, r2
4000f000:	e3a00001 	mov	r0, #1
4000f004:	ebfffc85 	bl	4000e220 <__aeabi_uidiv>
4000f008:	e1a08000 	mov	r8, r0
4000f00c:	e1a00008 	mov	r0, r8
4000f010:	eb0001de 	bl	4000f790 <__clzsi2>
4000f014:	e2503000 	subs	r3, r0, #0
4000f018:	1a000034 	bne	4000f0f0 <__divdi3+0x2a0>
4000f01c:	e1a0a808 	lsl	sl, r8, #16
4000f020:	e0689009 	rsb	r9, r8, r9
4000f024:	e1a0a82a 	lsr	sl, sl, #16
4000f028:	e1a05828 	lsr	r5, r8, #16
4000f02c:	e3a04001 	mov	r4, #1
4000f030:	e1a01005 	mov	r1, r5
4000f034:	e1a00009 	mov	r0, r9
4000f038:	ebfffc78 	bl	4000e220 <__aeabi_uidiv>
4000f03c:	e1a01005 	mov	r1, r5
4000f040:	e1a0b000 	mov	fp, r0
4000f044:	e1a00009 	mov	r0, r9
4000f048:	ebfffcb1 	bl	4000e314 <__aeabi_uidivmod>
4000f04c:	e0000b9a 	mul	r0, sl, fp
4000f050:	e1a02827 	lsr	r2, r7, #16
4000f054:	e1821801 	orr	r1, r2, r1, lsl #16
4000f058:	e1500001 	cmp	r0, r1
4000f05c:	9a000006 	bls	4000f07c <__divdi3+0x22c>
4000f060:	e0911008 	adds	r1, r1, r8
4000f064:	e24b3001 	sub	r3, fp, #1
4000f068:	2a0000a4 	bcs	4000f300 <__divdi3+0x4b0>
4000f06c:	e1500001 	cmp	r0, r1
4000f070:	824bb002 	subhi	fp, fp, #2
4000f074:	80811008 	addhi	r1, r1, r8
4000f078:	9a0000a0 	bls	4000f300 <__divdi3+0x4b0>
4000f07c:	e0602001 	rsb	r2, r0, r1
4000f080:	e1a00002 	mov	r0, r2
4000f084:	e1a01005 	mov	r1, r5
4000f088:	e58d200c 	str	r2, [sp, #12]
4000f08c:	ebfffc63 	bl	4000e220 <__aeabi_uidiv>
4000f090:	e59d200c 	ldr	r2, [sp, #12]
4000f094:	e1a09000 	mov	r9, r0
4000f098:	e1a01005 	mov	r1, r5
4000f09c:	e1a00002 	mov	r0, r2
4000f0a0:	ebfffc9b 	bl	4000e314 <__aeabi_uidivmod>
4000f0a4:	e00a0a99 	mul	sl, r9, sl
4000f0a8:	e1a07807 	lsl	r7, r7, #16
4000f0ac:	e1a07827 	lsr	r7, r7, #16
4000f0b0:	e1871801 	orr	r1, r7, r1, lsl #16
4000f0b4:	e15a0001 	cmp	sl, r1
4000f0b8:	9a000006 	bls	4000f0d8 <__divdi3+0x288>
4000f0bc:	e0918008 	adds	r8, r1, r8
4000f0c0:	e2493001 	sub	r3, r9, #1
4000f0c4:	2a000002 	bcs	4000f0d4 <__divdi3+0x284>
4000f0c8:	e15a0008 	cmp	sl, r8
4000f0cc:	82499002 	subhi	r9, r9, #2
4000f0d0:	8a000000 	bhi	4000f0d8 <__divdi3+0x288>
4000f0d4:	e1a09003 	mov	r9, r3
4000f0d8:	e189380b 	orr	r3, r9, fp, lsl #16
4000f0dc:	eaffffa7 	b	4000ef80 <__divdi3+0x130>
4000f0e0:	e1e06006 	mvn	r6, r6
4000f0e4:	e2722000 	rsbs	r2, r2, #0
4000f0e8:	e2e33000 	rsc	r3, r3, #0
4000f0ec:	eaffff62 	b	4000ee7c <__divdi3+0x2c>
4000f0f0:	e1a08318 	lsl	r8, r8, r3
4000f0f4:	e263b020 	rsb	fp, r3, #32
4000f0f8:	e1a04b39 	lsr	r4, r9, fp
4000f0fc:	e1a0bb37 	lsr	fp, r7, fp
4000f100:	e1a05828 	lsr	r5, r8, #16
4000f104:	e1a01005 	mov	r1, r5
4000f108:	e1a00004 	mov	r0, r4
4000f10c:	e18bb319 	orr	fp, fp, r9, lsl r3
4000f110:	e1a07317 	lsl	r7, r7, r3
4000f114:	ebfffc41 	bl	4000e220 <__aeabi_uidiv>
4000f118:	e1a01005 	mov	r1, r5
4000f11c:	e1a03000 	mov	r3, r0
4000f120:	e1a00004 	mov	r0, r4
4000f124:	e58d3004 	str	r3, [sp, #4]
4000f128:	ebfffc79 	bl	4000e314 <__aeabi_uidivmod>
4000f12c:	e1a0a808 	lsl	sl, r8, #16
4000f130:	e59d3004 	ldr	r3, [sp, #4]
4000f134:	e1a0a82a 	lsr	sl, sl, #16
4000f138:	e000039a 	mul	r0, sl, r3
4000f13c:	e1a0282b 	lsr	r2, fp, #16
4000f140:	e1821801 	orr	r1, r2, r1, lsl #16
4000f144:	e1500001 	cmp	r0, r1
4000f148:	9a000006 	bls	4000f168 <__divdi3+0x318>
4000f14c:	e0911008 	adds	r1, r1, r8
4000f150:	e2432001 	sub	r2, r3, #1
4000f154:	2a00006f 	bcs	4000f318 <__divdi3+0x4c8>
4000f158:	e1500001 	cmp	r0, r1
4000f15c:	82433002 	subhi	r3, r3, #2
4000f160:	80811008 	addhi	r1, r1, r8
4000f164:	9a00006b 	bls	4000f318 <__divdi3+0x4c8>
4000f168:	e0609001 	rsb	r9, r0, r1
4000f16c:	e1a00009 	mov	r0, r9
4000f170:	e1a01005 	mov	r1, r5
4000f174:	e58d3004 	str	r3, [sp, #4]
4000f178:	ebfffc28 	bl	4000e220 <__aeabi_uidiv>
4000f17c:	e1a01005 	mov	r1, r5
4000f180:	e1a04000 	mov	r4, r0
4000f184:	e1a00009 	mov	r0, r9
4000f188:	ebfffc61 	bl	4000e314 <__aeabi_uidivmod>
4000f18c:	e009049a 	mul	r9, sl, r4
4000f190:	e1a0b80b 	lsl	fp, fp, #16
4000f194:	e1a0b82b 	lsr	fp, fp, #16
4000f198:	e18b1801 	orr	r1, fp, r1, lsl #16
4000f19c:	e1590001 	cmp	r9, r1
4000f1a0:	e59d3004 	ldr	r3, [sp, #4]
4000f1a4:	9a000007 	bls	4000f1c8 <__divdi3+0x378>
4000f1a8:	e0911008 	adds	r1, r1, r8
4000f1ac:	e2442001 	sub	r2, r4, #1
4000f1b0:	2a000003 	bcs	4000f1c4 <__divdi3+0x374>
4000f1b4:	e1590001 	cmp	r9, r1
4000f1b8:	82444002 	subhi	r4, r4, #2
4000f1bc:	80811008 	addhi	r1, r1, r8
4000f1c0:	8a000000 	bhi	4000f1c8 <__divdi3+0x378>
4000f1c4:	e1a04002 	mov	r4, r2
4000f1c8:	e0699001 	rsb	r9, r9, r1
4000f1cc:	e1844803 	orr	r4, r4, r3, lsl #16
4000f1d0:	eaffff96 	b	4000f030 <__divdi3+0x1e0>
4000f1d4:	e2653020 	rsb	r3, r5, #32
4000f1d8:	e1a0833a 	lsr	r8, sl, r3
4000f1dc:	e1888511 	orr	r8, r8, r1, lsl r5
4000f1e0:	e1a0233b 	lsr	r2, fp, r3
4000f1e4:	e1a03337 	lsr	r3, r7, r3
4000f1e8:	e1a09828 	lsr	r9, r8, #16
4000f1ec:	e1a01009 	mov	r1, r9
4000f1f0:	e1a00002 	mov	r0, r2
4000f1f4:	e183b51b 	orr	fp, r3, fp, lsl r5
4000f1f8:	e58d200c 	str	r2, [sp, #12]
4000f1fc:	ebfffc07 	bl	4000e220 <__aeabi_uidiv>
4000f200:	e59d200c 	ldr	r2, [sp, #12]
4000f204:	e1a03000 	mov	r3, r0
4000f208:	e1a01009 	mov	r1, r9
4000f20c:	e1a00002 	mov	r0, r2
4000f210:	e58d3004 	str	r3, [sp, #4]
4000f214:	ebfffc3e 	bl	4000e314 <__aeabi_uidivmod>
4000f218:	e1a04808 	lsl	r4, r8, #16
4000f21c:	e59d3004 	ldr	r3, [sp, #4]
4000f220:	e1a04824 	lsr	r4, r4, #16
4000f224:	e0000394 	mul	r0, r4, r3
4000f228:	e1a0282b 	lsr	r2, fp, #16
4000f22c:	e1821801 	orr	r1, r2, r1, lsl #16
4000f230:	e1500001 	cmp	r0, r1
4000f234:	e1a0a51a 	lsl	sl, sl, r5
4000f238:	9a000006 	bls	4000f258 <__divdi3+0x408>
4000f23c:	e0911008 	adds	r1, r1, r8
4000f240:	e2432001 	sub	r2, r3, #1
4000f244:	2a000031 	bcs	4000f310 <__divdi3+0x4c0>
4000f248:	e1500001 	cmp	r0, r1
4000f24c:	82433002 	subhi	r3, r3, #2
4000f250:	80811008 	addhi	r1, r1, r8
4000f254:	9a00002d 	bls	4000f310 <__divdi3+0x4c0>
4000f258:	e060c001 	rsb	ip, r0, r1
4000f25c:	e1a0000c 	mov	r0, ip
4000f260:	e1a01009 	mov	r1, r9
4000f264:	e98d1008 	stmib	sp, {r3, ip}
4000f268:	ebfffbec 	bl	4000e220 <__aeabi_uidiv>
4000f26c:	e59dc008 	ldr	ip, [sp, #8]
4000f270:	e1a02000 	mov	r2, r0
4000f274:	e1a01009 	mov	r1, r9
4000f278:	e1a0000c 	mov	r0, ip
4000f27c:	e58d200c 	str	r2, [sp, #12]
4000f280:	ebfffc23 	bl	4000e314 <__aeabi_uidivmod>
4000f284:	e59d200c 	ldr	r2, [sp, #12]
4000f288:	e0040492 	mul	r4, r2, r4
4000f28c:	e1a0b80b 	lsl	fp, fp, #16
4000f290:	e1a0c82b 	lsr	ip, fp, #16
4000f294:	e18cc801 	orr	ip, ip, r1, lsl #16
4000f298:	e154000c 	cmp	r4, ip
4000f29c:	e59d3004 	ldr	r3, [sp, #4]
4000f2a0:	9a000006 	bls	4000f2c0 <__divdi3+0x470>
4000f2a4:	e09cc008 	adds	ip, ip, r8
4000f2a8:	e2421001 	sub	r1, r2, #1
4000f2ac:	2a000015 	bcs	4000f308 <__divdi3+0x4b8>
4000f2b0:	e154000c 	cmp	r4, ip
4000f2b4:	82422002 	subhi	r2, r2, #2
4000f2b8:	808cc008 	addhi	ip, ip, r8
4000f2bc:	9a000011 	bls	4000f308 <__divdi3+0x4b8>
4000f2c0:	e1821803 	orr	r1, r2, r3, lsl #16
4000f2c4:	e0832a91 	umull	r2, r3, r1, sl
4000f2c8:	e064400c 	rsb	r4, r4, ip
4000f2cc:	e1540003 	cmp	r4, r3
4000f2d0:	3a000007 	bcc	4000f2f4 <__divdi3+0x4a4>
4000f2d4:	13a04000 	movne	r4, #0
4000f2d8:	03a04001 	moveq	r4, #1
4000f2dc:	e1520517 	cmp	r2, r7, lsl r5
4000f2e0:	93a04000 	movls	r4, #0
4000f2e4:	82044001 	andhi	r4, r4, #1
4000f2e8:	e3540000 	cmp	r4, #0
4000f2ec:	01a03001 	moveq	r3, r1
4000f2f0:	0affff22 	beq	4000ef80 <__divdi3+0x130>
4000f2f4:	e2413001 	sub	r3, r1, #1
4000f2f8:	e3a04000 	mov	r4, #0
4000f2fc:	eaffff1f 	b	4000ef80 <__divdi3+0x130>
4000f300:	e1a0b003 	mov	fp, r3
4000f304:	eaffff5c 	b	4000f07c <__divdi3+0x22c>
4000f308:	e1a02001 	mov	r2, r1
4000f30c:	eaffffeb 	b	4000f2c0 <__divdi3+0x470>
4000f310:	e1a03002 	mov	r3, r2
4000f314:	eaffffcf 	b	4000f258 <__divdi3+0x408>
4000f318:	e1a03002 	mov	r3, r2
4000f31c:	eaffff91 	b	4000f168 <__divdi3+0x318>

4000f320 <__udivdi3>:
4000f320:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f324:	e3530000 	cmp	r3, #0
4000f328:	e24dd00c 	sub	sp, sp, #12
4000f32c:	e1a07003 	mov	r7, r3
4000f330:	e1a08000 	mov	r8, r0
4000f334:	e1a05001 	mov	r5, r1
4000f338:	e1a06002 	mov	r6, r2
4000f33c:	e1a04002 	mov	r4, r2
4000f340:	e1a09000 	mov	r9, r0
4000f344:	e1a0a001 	mov	sl, r1
4000f348:	1a00003a 	bne	4000f438 <__udivdi3+0x118>
4000f34c:	e1520001 	cmp	r2, r1
4000f350:	9a000048 	bls	4000f478 <__udivdi3+0x158>
4000f354:	e1a00002 	mov	r0, r2
4000f358:	eb00010c 	bl	4000f790 <__clzsi2>
4000f35c:	e3500000 	cmp	r0, #0
4000f360:	1260a020 	rsbne	sl, r0, #32
4000f364:	11a0aa38 	lsrne	sl, r8, sl
4000f368:	11a04016 	lslne	r4, r6, r0
4000f36c:	118aa015 	orrne	sl, sl, r5, lsl r0
4000f370:	e1a05824 	lsr	r5, r4, #16
4000f374:	11a09018 	lslne	r9, r8, r0
4000f378:	e1a01005 	mov	r1, r5
4000f37c:	e1a0000a 	mov	r0, sl
4000f380:	ebfffba6 	bl	4000e220 <__aeabi_uidiv>
4000f384:	e1a01005 	mov	r1, r5
4000f388:	e1a07000 	mov	r7, r0
4000f38c:	e1a0000a 	mov	r0, sl
4000f390:	ebfffbdf 	bl	4000e314 <__aeabi_uidivmod>
4000f394:	e1a08804 	lsl	r8, r4, #16
4000f398:	e1a08828 	lsr	r8, r8, #16
4000f39c:	e0000798 	mul	r0, r8, r7
4000f3a0:	e1a03829 	lsr	r3, r9, #16
4000f3a4:	e1831801 	orr	r1, r3, r1, lsl #16
4000f3a8:	e1500001 	cmp	r0, r1
4000f3ac:	9a000007 	bls	4000f3d0 <__udivdi3+0xb0>
4000f3b0:	e0911004 	adds	r1, r1, r4
4000f3b4:	e2472001 	sub	r2, r7, #1
4000f3b8:	2a000003 	bcs	4000f3cc <__udivdi3+0xac>
4000f3bc:	e1500001 	cmp	r0, r1
4000f3c0:	82477002 	subhi	r7, r7, #2
4000f3c4:	80811004 	addhi	r1, r1, r4
4000f3c8:	8a000000 	bhi	4000f3d0 <__udivdi3+0xb0>
4000f3cc:	e1a07002 	mov	r7, r2
4000f3d0:	e060a001 	rsb	sl, r0, r1
4000f3d4:	e1a0000a 	mov	r0, sl
4000f3d8:	e1a01005 	mov	r1, r5
4000f3dc:	ebfffb8f 	bl	4000e220 <__aeabi_uidiv>
4000f3e0:	e1a01005 	mov	r1, r5
4000f3e4:	e1a06000 	mov	r6, r0
4000f3e8:	e1a0000a 	mov	r0, sl
4000f3ec:	ebfffbc8 	bl	4000e314 <__aeabi_uidivmod>
4000f3f0:	e0080896 	mul	r8, r6, r8
4000f3f4:	e1a09809 	lsl	r9, r9, #16
4000f3f8:	e1a09829 	lsr	r9, r9, #16
4000f3fc:	e1891801 	orr	r1, r9, r1, lsl #16
4000f400:	e1580001 	cmp	r8, r1
4000f404:	9a000005 	bls	4000f420 <__udivdi3+0x100>
4000f408:	e0914004 	adds	r4, r1, r4
4000f40c:	e2463001 	sub	r3, r6, #1
4000f410:	2a0000cc 	bcs	4000f748 <__udivdi3+0x428>
4000f414:	e1580004 	cmp	r8, r4
4000f418:	82466002 	subhi	r6, r6, #2
4000f41c:	9a0000c9 	bls	4000f748 <__udivdi3+0x428>
4000f420:	e1860807 	orr	r0, r6, r7, lsl #16
4000f424:	e3a06000 	mov	r6, #0
4000f428:	e1a01006 	mov	r1, r6
4000f42c:	e28dd00c 	add	sp, sp, #12
4000f430:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f434:	e12fff1e 	bx	lr
4000f438:	e1530001 	cmp	r3, r1
4000f43c:	83a06000 	movhi	r6, #0
4000f440:	81a00006 	movhi	r0, r6
4000f444:	8afffff7 	bhi	4000f428 <__udivdi3+0x108>
4000f448:	e1a00003 	mov	r0, r3
4000f44c:	eb0000cf 	bl	4000f790 <__clzsi2>
4000f450:	e2509000 	subs	r9, r0, #0
4000f454:	1a000042 	bne	4000f564 <__udivdi3+0x244>
4000f458:	e1570005 	cmp	r7, r5
4000f45c:	21560008 	cmpcs	r6, r8
4000f460:	83a06000 	movhi	r6, #0
4000f464:	93a06001 	movls	r6, #1
4000f468:	93a00001 	movls	r0, #1
4000f46c:	91a06009 	movls	r6, r9
4000f470:	81a00006 	movhi	r0, r6
4000f474:	eaffffeb 	b	4000f428 <__udivdi3+0x108>
4000f478:	e3520000 	cmp	r2, #0
4000f47c:	1a000003 	bne	4000f490 <__udivdi3+0x170>
4000f480:	e1a01002 	mov	r1, r2
4000f484:	e3a00001 	mov	r0, #1
4000f488:	ebfffb64 	bl	4000e220 <__aeabi_uidiv>
4000f48c:	e1a04000 	mov	r4, r0
4000f490:	e1a00004 	mov	r0, r4
4000f494:	eb0000bd 	bl	4000f790 <__clzsi2>
4000f498:	e2503000 	subs	r3, r0, #0
4000f49c:	1a000074 	bne	4000f674 <__udivdi3+0x354>
4000f4a0:	e1a0a804 	lsl	sl, r4, #16
4000f4a4:	e0645005 	rsb	r5, r4, r5
4000f4a8:	e1a0a82a 	lsr	sl, sl, #16
4000f4ac:	e1a07824 	lsr	r7, r4, #16
4000f4b0:	e3a06001 	mov	r6, #1
4000f4b4:	e1a01007 	mov	r1, r7
4000f4b8:	e1a00005 	mov	r0, r5
4000f4bc:	ebfffb57 	bl	4000e220 <__aeabi_uidiv>
4000f4c0:	e1a01007 	mov	r1, r7
4000f4c4:	e1a08000 	mov	r8, r0
4000f4c8:	e1a00005 	mov	r0, r5
4000f4cc:	ebfffb90 	bl	4000e314 <__aeabi_uidivmod>
4000f4d0:	e000089a 	mul	r0, sl, r8
4000f4d4:	e1a03829 	lsr	r3, r9, #16
4000f4d8:	e1831801 	orr	r1, r3, r1, lsl #16
4000f4dc:	e1500001 	cmp	r0, r1
4000f4e0:	9a000006 	bls	4000f500 <__udivdi3+0x1e0>
4000f4e4:	e0911004 	adds	r1, r1, r4
4000f4e8:	e2482001 	sub	r2, r8, #1
4000f4ec:	2a000097 	bcs	4000f750 <__udivdi3+0x430>
4000f4f0:	e1500001 	cmp	r0, r1
4000f4f4:	82488002 	subhi	r8, r8, #2
4000f4f8:	80811004 	addhi	r1, r1, r4
4000f4fc:	9a000093 	bls	4000f750 <__udivdi3+0x430>
4000f500:	e060b001 	rsb	fp, r0, r1
4000f504:	e1a0000b 	mov	r0, fp
4000f508:	e1a01007 	mov	r1, r7
4000f50c:	ebfffb43 	bl	4000e220 <__aeabi_uidiv>
4000f510:	e1a01007 	mov	r1, r7
4000f514:	e1a05000 	mov	r5, r0
4000f518:	e1a0000b 	mov	r0, fp
4000f51c:	ebfffb7c 	bl	4000e314 <__aeabi_uidivmod>
4000f520:	e00a0a95 	mul	sl, r5, sl
4000f524:	e1a09809 	lsl	r9, r9, #16
4000f528:	e1a09829 	lsr	r9, r9, #16
4000f52c:	e1891801 	orr	r1, r9, r1, lsl #16
4000f530:	e15a0001 	cmp	sl, r1
4000f534:	9a000005 	bls	4000f550 <__udivdi3+0x230>
4000f538:	e0914004 	adds	r4, r1, r4
4000f53c:	e2453001 	sub	r3, r5, #1
4000f540:	2a000084 	bcs	4000f758 <__udivdi3+0x438>
4000f544:	e15a0004 	cmp	sl, r4
4000f548:	82455002 	subhi	r5, r5, #2
4000f54c:	9a000081 	bls	4000f758 <__udivdi3+0x438>
4000f550:	e1850808 	orr	r0, r5, r8, lsl #16
4000f554:	e1a01006 	mov	r1, r6
4000f558:	e28dd00c 	add	sp, sp, #12
4000f55c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f560:	e12fff1e 	bx	lr
4000f564:	e2693020 	rsb	r3, r9, #32
4000f568:	e1a02336 	lsr	r2, r6, r3
4000f56c:	e1827917 	orr	r7, r2, r7, lsl r9
4000f570:	e1a02335 	lsr	r2, r5, r3
4000f574:	e1a03338 	lsr	r3, r8, r3
4000f578:	e1a04827 	lsr	r4, r7, #16
4000f57c:	e1a01004 	mov	r1, r4
4000f580:	e1a00002 	mov	r0, r2
4000f584:	e1835915 	orr	r5, r3, r5, lsl r9
4000f588:	e58d2004 	str	r2, [sp, #4]
4000f58c:	ebfffb23 	bl	4000e220 <__aeabi_uidiv>
4000f590:	e59d2004 	ldr	r2, [sp, #4]
4000f594:	e1a0b000 	mov	fp, r0
4000f598:	e1a01004 	mov	r1, r4
4000f59c:	e1a00002 	mov	r0, r2
4000f5a0:	ebfffb5b 	bl	4000e314 <__aeabi_uidivmod>
4000f5a4:	e1a0a807 	lsl	sl, r7, #16
4000f5a8:	e1a0a82a 	lsr	sl, sl, #16
4000f5ac:	e0000b9a 	mul	r0, sl, fp
4000f5b0:	e1a03825 	lsr	r3, r5, #16
4000f5b4:	e1831801 	orr	r1, r3, r1, lsl #16
4000f5b8:	e1500001 	cmp	r0, r1
4000f5bc:	e1a06916 	lsl	r6, r6, r9
4000f5c0:	9a000003 	bls	4000f5d4 <__udivdi3+0x2b4>
4000f5c4:	e0911007 	adds	r1, r1, r7
4000f5c8:	e24b2001 	sub	r2, fp, #1
4000f5cc:	3a000068 	bcc	4000f774 <__udivdi3+0x454>
4000f5d0:	e1a0b002 	mov	fp, r2
4000f5d4:	e0603001 	rsb	r3, r0, r1
4000f5d8:	e1a00003 	mov	r0, r3
4000f5dc:	e1a01004 	mov	r1, r4
4000f5e0:	e58d3004 	str	r3, [sp, #4]
4000f5e4:	ebfffb0d 	bl	4000e220 <__aeabi_uidiv>
4000f5e8:	e59d3004 	ldr	r3, [sp, #4]
4000f5ec:	e1a02000 	mov	r2, r0
4000f5f0:	e1a01004 	mov	r1, r4
4000f5f4:	e1a00003 	mov	r0, r3
4000f5f8:	e58d2004 	str	r2, [sp, #4]
4000f5fc:	ebfffb44 	bl	4000e314 <__aeabi_uidivmod>
4000f600:	e59d2004 	ldr	r2, [sp, #4]
4000f604:	e00a0a92 	mul	sl, r2, sl
4000f608:	e1a05805 	lsl	r5, r5, #16
4000f60c:	e1a05825 	lsr	r5, r5, #16
4000f610:	e1851801 	orr	r1, r5, r1, lsl #16
4000f614:	e15a0001 	cmp	sl, r1
4000f618:	9a000003 	bls	4000f62c <__udivdi3+0x30c>
4000f61c:	e0911007 	adds	r1, r1, r7
4000f620:	e2423001 	sub	r3, r2, #1
4000f624:	3a00004d 	bcc	4000f760 <__udivdi3+0x440>
4000f628:	e1a02003 	mov	r2, r3
4000f62c:	e182080b 	orr	r0, r2, fp, lsl #16
4000f630:	e0854690 	umull	r4, r5, r0, r6
4000f634:	e06aa001 	rsb	sl, sl, r1
4000f638:	e15a0005 	cmp	sl, r5
4000f63c:	3a000006 	bcc	4000f65c <__udivdi3+0x33c>
4000f640:	13a06000 	movne	r6, #0
4000f644:	03a06001 	moveq	r6, #1
4000f648:	e1540918 	cmp	r4, r8, lsl r9
4000f64c:	93a06000 	movls	r6, #0
4000f650:	82066001 	andhi	r6, r6, #1
4000f654:	e3560000 	cmp	r6, #0
4000f658:	0affff72 	beq	4000f428 <__udivdi3+0x108>
4000f65c:	e3a06000 	mov	r6, #0
4000f660:	e2400001 	sub	r0, r0, #1
4000f664:	e1a01006 	mov	r1, r6
4000f668:	e28dd00c 	add	sp, sp, #12
4000f66c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f670:	e12fff1e 	bx	lr
4000f674:	e1a04314 	lsl	r4, r4, r3
4000f678:	e263b020 	rsb	fp, r3, #32
4000f67c:	e1a06b35 	lsr	r6, r5, fp
4000f680:	e1a0bb38 	lsr	fp, r8, fp
4000f684:	e1a07824 	lsr	r7, r4, #16
4000f688:	e1a01007 	mov	r1, r7
4000f68c:	e1a00006 	mov	r0, r6
4000f690:	e1a09318 	lsl	r9, r8, r3
4000f694:	e18bb315 	orr	fp, fp, r5, lsl r3
4000f698:	ebfffae0 	bl	4000e220 <__aeabi_uidiv>
4000f69c:	e1a01007 	mov	r1, r7
4000f6a0:	e1a08000 	mov	r8, r0
4000f6a4:	e1a00006 	mov	r0, r6
4000f6a8:	ebfffb19 	bl	4000e314 <__aeabi_uidivmod>
4000f6ac:	e1a0a804 	lsl	sl, r4, #16
4000f6b0:	e1a0a82a 	lsr	sl, sl, #16
4000f6b4:	e000089a 	mul	r0, sl, r8
4000f6b8:	e1a0382b 	lsr	r3, fp, #16
4000f6bc:	e1831801 	orr	r1, r3, r1, lsl #16
4000f6c0:	e1500001 	cmp	r0, r1
4000f6c4:	9a000006 	bls	4000f6e4 <__udivdi3+0x3c4>
4000f6c8:	e0911004 	adds	r1, r1, r4
4000f6cc:	e2483001 	sub	r3, r8, #1
4000f6d0:	2a00002c 	bcs	4000f788 <__udivdi3+0x468>
4000f6d4:	e1500001 	cmp	r0, r1
4000f6d8:	82488002 	subhi	r8, r8, #2
4000f6dc:	80811004 	addhi	r1, r1, r4
4000f6e0:	9a000028 	bls	4000f788 <__udivdi3+0x468>
4000f6e4:	e0605001 	rsb	r5, r0, r1
4000f6e8:	e1a00005 	mov	r0, r5
4000f6ec:	e1a01007 	mov	r1, r7
4000f6f0:	ebfffaca 	bl	4000e220 <__aeabi_uidiv>
4000f6f4:	e1a01007 	mov	r1, r7
4000f6f8:	e1a06000 	mov	r6, r0
4000f6fc:	e1a00005 	mov	r0, r5
4000f700:	ebfffb03 	bl	4000e314 <__aeabi_uidivmod>
4000f704:	e005069a 	mul	r5, sl, r6
4000f708:	e1a0b80b 	lsl	fp, fp, #16
4000f70c:	e1a0b82b 	lsr	fp, fp, #16
4000f710:	e18b1801 	orr	r1, fp, r1, lsl #16
4000f714:	e1550001 	cmp	r5, r1
4000f718:	9a000007 	bls	4000f73c <__udivdi3+0x41c>
4000f71c:	e0911004 	adds	r1, r1, r4
4000f720:	e2463001 	sub	r3, r6, #1
4000f724:	2a000003 	bcs	4000f738 <__udivdi3+0x418>
4000f728:	e1550001 	cmp	r5, r1
4000f72c:	82466002 	subhi	r6, r6, #2
4000f730:	80811004 	addhi	r1, r1, r4
4000f734:	8a000000 	bhi	4000f73c <__udivdi3+0x41c>
4000f738:	e1a06003 	mov	r6, r3
4000f73c:	e0655001 	rsb	r5, r5, r1
4000f740:	e1866808 	orr	r6, r6, r8, lsl #16
4000f744:	eaffff5a 	b	4000f4b4 <__udivdi3+0x194>
4000f748:	e1a06003 	mov	r6, r3
4000f74c:	eaffff33 	b	4000f420 <__udivdi3+0x100>
4000f750:	e1a08002 	mov	r8, r2
4000f754:	eaffff69 	b	4000f500 <__udivdi3+0x1e0>
4000f758:	e1a05003 	mov	r5, r3
4000f75c:	eaffff7b 	b	4000f550 <__udivdi3+0x230>
4000f760:	e15a0001 	cmp	sl, r1
4000f764:	82422002 	subhi	r2, r2, #2
4000f768:	80811007 	addhi	r1, r1, r7
4000f76c:	8affffae 	bhi	4000f62c <__udivdi3+0x30c>
4000f770:	eaffffac 	b	4000f628 <__udivdi3+0x308>
4000f774:	e1500001 	cmp	r0, r1
4000f778:	824bb002 	subhi	fp, fp, #2
4000f77c:	80811007 	addhi	r1, r1, r7
4000f780:	8affff93 	bhi	4000f5d4 <__udivdi3+0x2b4>
4000f784:	eaffff91 	b	4000f5d0 <__udivdi3+0x2b0>
4000f788:	e1a08003 	mov	r8, r3
4000f78c:	eaffffd4 	b	4000f6e4 <__udivdi3+0x3c4>

4000f790 <__clzsi2>:
4000f790:	e3a0101c 	mov	r1, #28
4000f794:	e3500801 	cmp	r0, #65536	; 0x10000
4000f798:	21a00820 	lsrcs	r0, r0, #16
4000f79c:	22411010 	subcs	r1, r1, #16
4000f7a0:	e3500c01 	cmp	r0, #256	; 0x100
4000f7a4:	21a00420 	lsrcs	r0, r0, #8
4000f7a8:	22411008 	subcs	r1, r1, #8
4000f7ac:	e3500010 	cmp	r0, #16
4000f7b0:	21a00220 	lsrcs	r0, r0, #4
4000f7b4:	22411004 	subcs	r1, r1, #4
4000f7b8:	e28f2008 	add	r2, pc, #8
4000f7bc:	e7d20000 	ldrb	r0, [r2, r0]
4000f7c0:	e0800001 	add	r0, r0, r1
4000f7c4:	e12fff1e 	bx	lr
4000f7c8:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000f7cc:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000f7d8 <__RO_BASE__>:
4000f7d8:	10204080 	eorne	r4, r0, r0, lsl #1
4000f7dc:	01020408 	tsteq	r2, r8, lsl #8

4000f7e0 <HanTable>:
4000f7e0:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000f7e4:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000f7e8:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000f7ec:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f7f0:	3ad939d9 	bcc	3f65df5c <GPM4DAT+0x2e65dc78>
4000f7f4:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000f7f8:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000f7fc:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000f800:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000f804:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000f808:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000f80c:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f810:	4ad949d9 	bmi	3f661f7c <GPM4DAT+0x2e661c98>
4000f814:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000f818:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000f81c:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000f820:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000f824:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000f828:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000f82c:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f830:	5ad959d9 	bpl	3f665f9c <GPM4DAT+0x2e665cb8>
4000f834:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000f838:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000f83c:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000f840:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000f844:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000f848:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000f84c:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f850:	6ad969d9 	bvs	3f669fbc <GPM4DAT+0x2e669cd8>
4000f854:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000f858:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000f85c:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000f860:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000f864:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000f868:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000f86c:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f870:	7ad979d9 	bvc	3f66dfdc <GPM4DAT+0x2e66dcf8>
4000f874:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000f878:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000f87c:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000f880:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000f884:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000f888:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f88c:	9ad999d9 	bls	3f675ff8 <GPM4DAT+0x2e675d14>
4000f890:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000f894:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000f898:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000f89c:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000f8a0:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000f8a4:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000f8a8:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f8ac:	aad9a9d9 	bge	3f67a018 <GPM4DAT+0x2e679d34>
4000f8b0:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000f8b4:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000f8b8:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000f8bc:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000f8c0:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000f8c4:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000f8c8:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f8cc:	bad9b9d9 	blt	3f67e038 <GPM4DAT+0x2e67dd54>
4000f8d0:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000f8d4:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000f8d8:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000f8dc:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000f8e0:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000f8e4:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000f8e8:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f8ec:	cad9c9d9 	bgt	3f682058 <GPM4DAT+0x2e681d74>
4000f8f0:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000f8f4:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000f8f8:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000f8fc:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000f900:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000f904:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000f908:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f90c:	dad9d9d9 	ble	3f686078 <GPM4DAT+0x2e685d94>
4000f910:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000f914:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000f918:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000f91c:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000f920:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000f924:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000f928:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f92c:	ead9e9d9 	b	3f68a098 <GPM4DAT+0x2e689db4>
4000f930:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000f934:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000f938:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000f93c:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000f940:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000f944:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000f948:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000f94c:	fad9f9d9 	blx	3f68e0b8 <GPM4DAT+0x2e68ddd4>
4000f950:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000f954:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000f958:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000f95c:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000f960:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000f964:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f968:	3ada39da 	bcc	3f69e0d8 <GPM4DAT+0x2e69ddf4>
4000f96c:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000f970:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000f974:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000f978:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000f97c:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000f980:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000f984:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f988:	4ada49da 	bmi	3f6a20f8 <GPM4DAT+0x2e6a1e14>
4000f98c:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000f990:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000f994:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000f998:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000f99c:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000f9a0:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000f9a4:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f9a8:	5ada59da 	bpl	3f6a6118 <GPM4DAT+0x2e6a5e34>
4000f9ac:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000f9b0:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000f9b4:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000f9b8:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000f9bc:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000f9c0:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000f9c4:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f9c8:	6ada69da 	bvs	3f6aa138 <GPM4DAT+0x2e6a9e54>
4000f9cc:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000f9d0:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000f9d4:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000f9d8:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000f9dc:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000f9e0:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000f9e4:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f9e8:	7ada79da 	bvc	3f6ae158 <GPM4DAT+0x2e6ade74>
4000f9ec:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000f9f0:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000f9f4:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000f9f8:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000f9fc:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000fa00:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fa04:	9ada99da 	bls	3f6b6174 <GPM4DAT+0x2e6b5e90>
4000fa08:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000fa0c:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000fa10:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000fa14:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000fa18:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000fa1c:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000fa20:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fa24:	aadaa9da 	bge	3f6ba194 <GPM4DAT+0x2e6b9eb0>
4000fa28:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000fa2c:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000fa30:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000fa34:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000fa38:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000fa3c:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000fa40:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fa44:	badab9da 	blt	3f6be1b4 <GPM4DAT+0x2e6bded0>
4000fa48:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000fa4c:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000fa50:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000fa54:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000fa58:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000fa5c:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000fa60:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fa64:	cadac9da 	bgt	3f6c21d4 <GPM4DAT+0x2e6c1ef0>
4000fa68:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000fa6c:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000fa70:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000fa74:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000fa78:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000fa7c:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000fa80:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fa84:	dadad9da 	ble	3f6c61f4 <GPM4DAT+0x2e6c5f10>
4000fa88:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000fa8c:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000fa90:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000fa94:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000fa98:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000fa9c:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000faa0:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000faa4:	eadae9da 	b	3f6ca214 <GPM4DAT+0x2e6c9f30>
4000faa8:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000faac:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000fab0:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000fab4:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000fab8:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000fabc:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000fac0:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000fac4:	fadaf9da 	blx	3f6ce234 <GPM4DAT+0x2e6cdf50>
4000fac8:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000facc:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000fad0:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000fad4:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000fad8:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000fadc:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fae0:	3adb39db 	bcc	3f6de254 <GPM4DAT+0x2e6ddf70>
4000fae4:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000fae8:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000faec:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000faf0:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000faf4:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000faf8:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000fafc:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fb00:	4adb49db 	bmi	3f6e2274 <GPM4DAT+0x2e6e1f90>
4000fb04:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000fb08:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000fb0c:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000fb10:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000fb14:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000fb18:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000fb1c:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fb20:	5adb59db 	bpl	3f6e6294 <GPM4DAT+0x2e6e5fb0>
4000fb24:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000fb28:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000fb2c:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000fb30:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000fb34:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000fb38:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000fb3c:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fb40:	6adb69db 	bvs	3f6ea2b4 <GPM4DAT+0x2e6e9fd0>
4000fb44:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000fb48:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000fb4c:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000fb50:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000fb54:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000fb58:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000fb5c:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fb60:	7adb79db 	bvc	3f6ee2d4 <GPM4DAT+0x2e6edff0>
4000fb64:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000fb68:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000fb6c:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000fb70:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000fb74:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000fb78:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fb7c:	9adb99db 	bls	3f6f62f0 <GPM4DAT+0x2e6f600c>
4000fb80:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000fb84:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000fb88:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000fb8c:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000fb90:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000fb94:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000fb98:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fb9c:	aadba9db 	bge	3f6fa310 <GPM4DAT+0x2e6fa02c>
4000fba0:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000fba4:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000fba8:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000fbac:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000fbb0:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000fbb4:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000fbb8:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fbbc:	badbb9db 	blt	3f6fe330 <GPM4DAT+0x2e6fe04c>
4000fbc0:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000fbc4:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000fbc8:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000fbcc:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000fbd0:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000fbd4:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000fbd8:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fbdc:	cadbc9db 	bgt	3f702350 <GPM4DAT+0x2e70206c>
4000fbe0:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000fbe4:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000fbe8:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000fbec:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000fbf0:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000fbf4:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000fbf8:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fbfc:	dadbd9db 	ble	3f706370 <GPM4DAT+0x2e70608c>
4000fc00:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000fc04:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000fc08:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000fc0c:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000fc10:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000fc14:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000fc18:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fc1c:	eadbe9db 	b	3f70a390 <GPM4DAT+0x2e70a0ac>
4000fc20:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000fc24:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000fc28:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000fc2c:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000fc30:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000fc34:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000fc38:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000fc3c:	fadbf9db 	blx	3f70e3b0 <GPM4DAT+0x2e70e0cc>
4000fc40:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000fc44:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000fc48:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000fc4c:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000fc50:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000fc54:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fc58:	3adc39dc 	bcc	3f71e3d0 <GPM4DAT+0x2e71e0ec>
4000fc5c:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000fc60:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000fc64:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000fc68:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000fc6c:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000fc70:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000fc74:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fc78:	4adc49dc 	bmi	3f7223f0 <GPM4DAT+0x2e72210c>
4000fc7c:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000fc80:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000fc84:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000fc88:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000fc8c:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000fc90:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000fc94:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fc98:	5adc59dc 	bpl	3f726410 <GPM4DAT+0x2e72612c>
4000fc9c:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000fca0:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000fca4:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000fca8:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000fcac:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000fcb0:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000fcb4:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fcb8:	6adc69dc 	bvs	3f72a430 <GPM4DAT+0x2e72a14c>
4000fcbc:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000fcc0:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000fcc4:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000fcc8:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000fccc:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000fcd0:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000fcd4:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fcd8:	7adc79dc 	bvc	3f72e450 <GPM4DAT+0x2e72e16c>
4000fcdc:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000fce0:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000fce4:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000fce8:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000fcec:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000fcf0:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fcf4:	9adc99dc 	bls	3f73646c <GPM4DAT+0x2e736188>
4000fcf8:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000fcfc:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000fd00:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000fd04:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000fd08:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000fd0c:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000fd10:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fd14:	aadca9dc 	bge	3f73a48c <GPM4DAT+0x2e73a1a8>
4000fd18:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000fd1c:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000fd20:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000fd24:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000fd28:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000fd2c:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000fd30:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000fd34:	badcb9dc 	blt	3f73e4ac <GPM4DAT+0x2e73e1c8>
4000fd38:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000fd3c:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000fd40:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000fd44:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000fd48:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000fd4c:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000fd50:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fd54:	cadcc9dc 	bgt	3f7424cc <GPM4DAT+0x2e7421e8>
4000fd58:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000fd5c:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000fd60:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000fd64:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000fd68:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000fd6c:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000fd70:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000fd74:	dadcd9dc 	ble	3f7464ec <GPM4DAT+0x2e746208>
4000fd78:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000fd7c:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000fd80:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000fd84:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000fd88:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000fd8c:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000fd90:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000fd94:	eadce9dc 	b	3f74a50c <GPM4DAT+0x2e74a228>
4000fd98:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000fd9c:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000fda0:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000fda4:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000fda8:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000fdac:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000fdb0:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000fdb4:	fadcf9dc 	blx	3f74e52c <GPM4DAT+0x2e74e248>
4000fdb8:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000fdbc:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000fdc0:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000fdc4:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000fdc8:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000fdcc:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000fdd0:	3add39dd 	bcc	3f75e54c <GPM4DAT+0x2e75e268>
4000fdd4:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000fdd8:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000fddc:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000fde0:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000fde4:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000fde8:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000fdec:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000fdf0:	4add49dd 	bmi	3f76256c <GPM4DAT+0x2e762288>
4000fdf4:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000fdf8:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000fdfc:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000fe00:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000fe04:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000fe08:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000fe0c:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000fe10:	5add59dd 	bpl	3f76658c <GPM4DAT+0x2e7662a8>
4000fe14:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000fe18:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000fe1c:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000fe20:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000fe24:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000fe28:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000fe2c:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000fe30:	6add69dd 	bvs	3f76a5ac <GPM4DAT+0x2e76a2c8>
4000fe34:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000fe38:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000fe3c:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000fe40:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000fe44:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000fe48:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000fe4c:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000fe50:	7add79dd 	bvc	3f76e5cc <GPM4DAT+0x2e76e2e8>
4000fe54:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000fe58:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000fe5c:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000fe60:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000fe64:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000fe68:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000fe6c:	9add99dd 	bls	3f7765e8 <GPM4DAT+0x2e776304>
4000fe70:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000fe74:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000fe78:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000fe7c:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000fe80:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000fe84:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000fe88:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000fe8c:	aadda9dd 	bge	3f77a608 <GPM4DAT+0x2e77a324>
4000fe90:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000fe94:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000fe98:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000fe9c:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000fea0:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000fea4:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000fea8:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000feac:	baddb9dd 	blt	3f77e628 <GPM4DAT+0x2e77e344>
4000feb0:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000feb4:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000feb8:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000febc:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000fec0:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000fec4:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000fec8:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000fecc:	caddc9dd 	bgt	3f782648 <GPM4DAT+0x2e782364>
4000fed0:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000fed4:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000fed8:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000fedc:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000fee0:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000fee4:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000fee8:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000feec:	daddd9dd 	ble	3f786668 <GPM4DAT+0x2e786384>
4000fef0:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000fef4:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000fef8:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000fefc:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000ff00:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000ff04:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000ff08:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ff0c:	eadde9dd 	b	3f78a688 <GPM4DAT+0x2e78a3a4>
4000ff10:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000ff14:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000ff18:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000ff1c:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000ff20:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000ff24:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000ff28:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000ff2c:	faddf9dd 	blx	3f78e6a8 <GPM4DAT+0x2e78e3c4>
4000ff30:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000ff34:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000ff38:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000ff3c:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000ff40:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000ff44:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ff48:	3ade39de 	bcc	3f79e6c8 <GPM4DAT+0x2e79e3e4>
4000ff4c:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000ff50:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000ff54:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000ff58:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000ff5c:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000ff60:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000ff64:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ff68:	4ade49de 	bmi	3f7a26e8 <GPM4DAT+0x2e7a2404>
4000ff6c:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000ff70:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000ff74:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000ff78:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000ff7c:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000ff80:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000ff84:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ff88:	5ade59de 	bpl	3f7a6708 <GPM4DAT+0x2e7a6424>
4000ff8c:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000ff90:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000ff94:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000ff98:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000ff9c:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000ffa0:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000ffa4:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ffa8:	6ade69de 	bvs	3f7aa728 <GPM4DAT+0x2e7aa444>
4000ffac:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000ffb0:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000ffb4:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000ffb8:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000ffbc:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000ffc0:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000ffc4:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ffc8:	7ade79de 	bvc	3f7ae748 <GPM4DAT+0x2e7ae464>
4000ffcc:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000ffd0:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000ffd4:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000ffd8:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000ffdc:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000ffe0:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ffe4:	9ade99de 	bls	3f7b6764 <GPM4DAT+0x2e7b6480>
4000ffe8:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000ffec:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000fff0:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000fff4:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000fff8:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000fffc:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
40010000:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
40010004:	aadea9de 	bge	3f7ba784 <GPM4DAT+0x2e7ba4a0>
40010008:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4001000c:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
40010010:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
40010014:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
40010018:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4001001c:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
40010020:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
40010024:	badeb9de 	blt	3f7be7a4 <GPM4DAT+0x2e7be4c0>
40010028:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4001002c:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
40010030:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
40010034:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
40010038:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4001003c:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
40010040:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
40010044:	cadec9de 	bgt	3f7c27c4 <GPM4DAT+0x2e7c24e0>
40010048:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4001004c:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
40010050:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
40010054:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
40010058:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4001005c:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
40010060:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
40010064:	daded9de 	ble	3f7c67e4 <GPM4DAT+0x2e7c6500>
40010068:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4001006c:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
40010070:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
40010074:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
40010078:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4001007c:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
40010080:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
40010084:	eadee9de 	b	3f7ca804 <GPM4DAT+0x2e7ca520>
40010088:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4001008c:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
40010090:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
40010094:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
40010098:	f4def3de 	pli	[lr, #990]	; 0x3de
4001009c:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
400100a0:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
400100a4:	fadef9de 	blx	3f7ce824 <GPM4DAT+0x2e7ce540>
400100a8:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
400100ac:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
400100b0:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
400100b4:	34df33df 	ldrbcc	r3, [pc], #991	; 400100bc <HanTable+0x8dc>
400100b8:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
400100bc:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
400100c0:	3adf39df 	bcc	3f7de844 <GPM4DAT+0x2e7de560>
400100c4:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
400100c8:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
400100cc:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
400100d0:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
400100d4:	44df43df 	ldrbmi	r4, [pc], #991	; 400100dc <HanTable+0x8fc>
400100d8:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
400100dc:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
400100e0:	4adf49df 	bmi	3f7e2864 <GPM4DAT+0x2e7e2580>
400100e4:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
400100e8:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
400100ec:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
400100f0:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
400100f4:	54df53df 	ldrbpl	r5, [pc], #991	; 400100fc <HanTable+0x91c>
400100f8:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
400100fc:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40010100:	5adf59df 	bpl	3f7e6884 <GPM4DAT+0x2e7e65a0>
40010104:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
40010108:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4001010c:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
40010110:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
40010114:	64df63df 	ldrbvs	r6, [pc], #991	; 4001011c <HanTable+0x93c>
40010118:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4001011c:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40010120:	6adf69df 	bvs	3f7ea8a4 <GPM4DAT+0x2e7ea5c0>
40010124:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
40010128:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4001012c:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
40010130:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
40010134:	74df73df 	ldrbvc	r7, [pc], #991	; 4001013c <HanTable+0x95c>
40010138:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4001013c:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40010140:	7adf79df 	bvc	3f7ee8c4 <GPM4DAT+0x2e7ee5e0>
40010144:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
40010148:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4001014c:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
40010150:	94df93df 	ldrbls	r9, [pc], #991	; 40010158 <HanTable+0x978>
40010154:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
40010158:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4001015c:	9adf99df 	bls	3f7f68e0 <GPM4DAT+0x2e7f65fc>
40010160:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
40010164:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
40010168:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4001016c:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
40010170:	a4dfa3df 	ldrbge	sl, [pc], #991	; 40010178 <HanTable+0x998>
40010174:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
40010178:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4001017c:	aadfa9df 	bge	3f7fa900 <GPM4DAT+0x2e7fa61c>
40010180:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
40010184:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
40010188:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4001018c:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
40010190:	b4dfb3df 	ldrblt	fp, [pc], #991	; 40010198 <HanTable+0x9b8>
40010194:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
40010198:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4001019c:	badfb9df 	blt	3f7fe920 <GPM4DAT+0x2e7fe63c>
400101a0:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
400101a4:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
400101a8:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
400101ac:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
400101b0:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 400101b8 <HanTable+0x9d8>
400101b4:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
400101b8:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
400101bc:	cadfc9df 	bgt	3f802940 <GPM4DAT+0x2e80265c>
400101c0:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
400101c4:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
400101c8:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
400101cc:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
400101d0:	d4dfd3df 	ldrble	sp, [pc], #991	; 400101d8 <HanTable+0x9f8>
400101d4:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
400101d8:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
400101dc:	dadfd9df 	ble	3f806960 <GPM4DAT+0x2e80667c>
400101e0:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
400101e4:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
400101e8:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
400101ec:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
400101f0:	e4dfe3df 	ldrb	lr, [pc], #991	; 400101f8 <HanTable+0xa18>
400101f4:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
400101f8:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
400101fc:	eadfe9df 	b	3f80a980 <GPM4DAT+0x2e80a69c>
40010200:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
40010204:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
40010208:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4001020c:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
40010210:	f4dff3df 	pli	[pc, #991]	; 400105f7 <HanTable+0xe17>
40010214:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
40010218:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4001021c:	fadff9df 	blx	3f80e9a0 <GPM4DAT+0x2e80e6bc>
40010220:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
40010224:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
40010228:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4001022c:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40010230:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010234:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010238:	3ae039e0 	bcc	3f81e9c0 <GPM4DAT+0x2e81e6dc>
4001023c:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40010240:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010244:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010248:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4001024c:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40010250:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010254:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010258:	4ae049e0 	bmi	3f8229e0 <GPM4DAT+0x2e8226fc>
4001025c:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40010260:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010264:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010268:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4001026c:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010270:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010274:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010278:	5ae059e0 	bpl	3f826a00 <GPM4DAT+0x2e82671c>
4001027c:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010280:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010284:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010288:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4001028c:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40010290:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010294:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010298:	6ae069e0 	bvs	3f82aa20 <GPM4DAT+0x2e82a73c>
4001029c:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
400102a0:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
400102a4:	70e06fe0 	rscvc	r6, r0, r0, ror #31
400102a8:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
400102ac:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
400102b0:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
400102b4:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400102b8:	7ae079e0 	bvc	3f82ea40 <GPM4DAT+0x2e82e75c>
400102bc:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400102c0:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400102c4:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400102c8:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400102cc:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400102d0:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400102d4:	9ae099e0 	bls	3f836a5c <GPM4DAT+0x2e836778>
400102d8:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400102dc:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400102e0:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400102e4:	62886188 	addvs	r6, r8, #136, 2	; 0x22
400102e8:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
400102ec:	6a886988 	bvs	3e22a914 <GPM4DAT+0x2d22a630>
400102f0:	71886b88 	orrvc	r6, r8, r8, lsl #23
400102f4:	74887388 	strvc	r7, [r8], #904	; 0x388
400102f8:	76887588 	strvc	r7, [r8], r8, lsl #11
400102fc:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
40010300:	7b887988 	blvc	3e22e928 <GPM4DAT+0x2d22e644>
40010304:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
40010308:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4001030c:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
40010310:	93889188 	orrls	r9, r8, #136, 2	; 0x22
40010314:	96889588 	strls	r9, [r8], r8, lsl #11
40010318:	a1889788 	orrge	r9, r8, r8, lsl #15
4001031c:	a588a288 	strge	sl, [r8, #648]	; 0x288
40010320:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
40010324:	c188b788 	orrgt	fp, r8, r8, lsl #15
40010328:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4001032c:	e288e188 	add	lr, r8, #136, 2	; 0x22
40010330:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
40010334:	eb88e988 	bl	3e24a95c <GPM4DAT+0x2d24a678>
40010338:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4001033c:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
40010340:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
40010344:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
40010348:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4001034c:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
40010350:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
40010354:	56895589 	strpl	r5, [r9], r9, lsl #11
40010358:	61895789 	orrvs	r5, r9, r9, lsl #15
4001035c:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
40010360:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
40010364:	71896989 	orrvc	r6, r9, r9, lsl #19
40010368:	75897389 	strvc	r7, [r9, #905]	; 0x389
4001036c:	77897689 	strvc	r7, [r9, r9, lsl #13]
40010370:	81897b89 	orrhi	r7, r9, r9, lsl #23
40010374:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
40010378:	95899389 	strls	r9, [r9, #905]	; 0x389
4001037c:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
40010380:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
40010384:	ab89a989 	blge	3e27a9b0 <GPM4DAT+0x2d27a6cc>
40010388:	b089ad89 	addlt	sl, r9, r9, lsl #27
4001038c:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
40010390:	b789b589 	strlt	fp, [r9, r9, lsl #11]
40010394:	c189b889 	orrgt	fp, r9, r9, lsl #17
40010398:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4001039c:	cb89c989 	blgt	3e2829c8 <GPM4DAT+0x2d2826e4>
400103a0:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
400103a4:	d789d589 	strle	sp, [r9, r9, lsl #11]
400103a8:	e589e189 	str	lr, [r9, #393]	; 0x189
400103ac:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
400103b0:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
400103b4:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
400103b8:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
400103bc:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
400103c0:	578a558a 	strpl	r5, [sl, sl, lsl #11]
400103c4:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
400103c8:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
400103cc:	818a758a 	orrhi	r7, sl, sl, lsl #11
400103d0:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
400103d4:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
400103d8:	8b8a8a8a 	blhi	3e2b2e08 <GPM4DAT+0x2d2b2b24>
400103dc:	918a908a 	orrls	r9, sl, sl, lsl #1
400103e0:	958a938a 	strls	r9, [sl, #906]	; 0x38a
400103e4:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
400103e8:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
400103ec:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
400103f0:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
400103f4:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
400103f8:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
400103fc:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
40010400:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
40010404:	418bf58a 	orrmi	pc, fp, sl, lsl #11
40010408:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4001040c:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
40010410:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
40010414:	6a8b698b 	bvs	3e2eaa48 <GPM4DAT+0x2d2ea764>
40010418:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4001041c:	778b758b 	strvc	r7, [fp, fp, lsl #11]
40010420:	a18b818b 	orrge	r8, fp, fp, lsl #3
40010424:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
40010428:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4001042c:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
40010430:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
40010434:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
40010438:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4001043c:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
40010440:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
40010444:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
40010448:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4001044c:	778c768c 	strvc	r7, [ip, ip, lsl #13]
40010450:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
40010454:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
40010458:	918c898c 	orrls	r8, ip, ip, lsl #19
4001045c:	958c938c 	strls	r9, [ip, #908]	; 0x38c
40010460:	978c968c 	strls	r9, [ip, ip, lsl #13]
40010464:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
40010468:	e18ca98c 	orr	sl, ip, ip, lsl #19
4001046c:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
40010470:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
40010474:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
40010478:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4001047c:	418df78c 	orrmi	pc, sp, ip, lsl #15
40010480:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
40010484:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
40010488:	618d578d 	orrvs	r5, sp, sp, lsl #15
4001048c:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
40010490:	768d758d 	strvc	r7, [sp], sp, lsl #11
40010494:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
40010498:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4001049c:	a78da58d 	strge	sl, [sp, sp, lsl #11]
400104a0:	b18da98d 	orrlt	sl, sp, sp, lsl #19
400104a4:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
400104a8:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
400104ac:	c18db98d 	orrgt	fp, sp, sp, lsl #19
400104b0:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
400104b4:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
400104b8:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
400104bc:	418ef78d 	orrmi	pc, lr, sp, lsl #15
400104c0:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
400104c4:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
400104c8:	618e578e 	orrvs	r5, lr, lr, lsl #15
400104cc:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
400104d0:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
400104d4:	918e908e 	orrls	r9, lr, lr, lsl #1
400104d8:	958e938e 	strls	r9, [lr, #910]	; 0x38e
400104dc:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
400104e0:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
400104e4:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
400104e8:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
400104ec:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
400104f0:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
400104f4:	e18ed68e 	orr	sp, lr, lr, lsl #13
400104f8:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
400104fc:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
40010500:	618f418f 	orrvs	r4, pc, pc, lsl #3
40010504:	658f628f 	strvs	r6, [pc, #655]	; 4001079b <HanTable+0xfbb>
40010508:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4001050c:	708f6b8f 	addvc	r6, pc, pc, lsl #23
40010510:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
40010514:	778f758f 	strvc	r7, [pc, pc, lsl #11]
40010518:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4001051c:	a58fa28f 	strge	sl, [pc, #655]	; 400107b3 <HanTable+0xfd3>
40010520:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
40010524:	b58fb38f 	strlt	fp, [pc, #911]	; 400108bb <HanTable+0x10db>
40010528:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4001052c:	63906290 	orrsvs	r6, r0, #144, 4
40010530:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
40010534:	6a906990 	bvs	3e42ab7c <GPM4DAT+0x2d42a898>
40010538:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4001053c:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
40010540:	77907690 			; <UNDEFINED> instruction: 0x77907690
40010544:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
40010548:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4001054c:	82908190 	addshi	r8, r0, #144, 2	; 0x24
40010550:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
40010554:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
40010558:	96909590 			; <UNDEFINED> instruction: 0x96909590
4001055c:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
40010560:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
40010564:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
40010568:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4001056c:	e490e290 	ldr	lr, [r0], #656	; 0x290
40010570:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
40010574:	ec90eb90 	vldmia	r0, {d14-d21}
40010578:	f390f190 	vsra.u64	d15, d0, #48
4001057c:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
40010580:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
40010584:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
40010588:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4001058c:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
40010590:	56915591 			; <UNDEFINED> instruction: 0x56915591
40010594:	61915791 			; <UNDEFINED> instruction: 0x61915791
40010598:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4001059c:	71916991 			; <UNDEFINED> instruction: 0x71916991
400105a0:	76917391 			; <UNDEFINED> instruction: 0x76917391
400105a4:	7a917791 	bvc	3e46e3f0 <GPM4DAT+0x2d46e10c>
400105a8:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
400105ac:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
400105b0:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
400105b4:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
400105b8:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
400105bc:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
400105c0:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
400105c4:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
400105c8:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
400105cc:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
400105d0:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
400105d4:	61925592 			; <UNDEFINED> instruction: 0x61925592
400105d8:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
400105dc:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
400105e0:	77927592 			; <UNDEFINED> instruction: 0x77927592
400105e4:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
400105e8:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
400105ec:	91928992 			; <UNDEFINED> instruction: 0x91928992
400105f0:	95929392 	ldrls	r9, [r2, #914]	; 0x392
400105f4:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
400105f8:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
400105fc:	e592e192 	ldr	lr, [r2, #402]	; 0x192
40010600:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
40010604:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
40010608:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4001060c:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
40010610:	61935793 			; <UNDEFINED> instruction: 0x61935793
40010614:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
40010618:	6a936993 	bvs	3e4eac6c <GPM4DAT+0x2d4ea988>
4001061c:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
40010620:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
40010624:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
40010628:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4001062c:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
40010630:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
40010634:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
40010638:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4001063c:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
40010640:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
40010644:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
40010648:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4001064c:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
40010650:	6b946a94 	blvs	3e52b0a8 <GPM4DAT+0x2d52adc4>
40010654:	70946c94 	umullsvc	r6, r4, r4, ip
40010658:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4001065c:	76947594 			; <UNDEFINED> instruction: 0x76947594
40010660:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
40010664:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
40010668:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4001066c:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
40010670:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
40010674:	96949594 			; <UNDEFINED> instruction: 0x96949594
40010678:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4001067c:	e294e194 	adds	lr, r4, #148, 2	; 0x25
40010680:	e594e394 	ldr	lr, [r4, #916]	; 0x394
40010684:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
40010688:	ec94eb94 	vldmia	r4, {d14-d23}
4001068c:	f394f194 	vsra.u64	d15, d4, #44
40010690:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
40010694:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
40010698:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4001069c:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
400106a0:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
400106a4:	56955595 			; <UNDEFINED> instruction: 0x56955595
400106a8:	61955795 			; <UNDEFINED> instruction: 0x61955795
400106ac:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
400106b0:	77957695 			; <UNDEFINED> instruction: 0x77957695
400106b4:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
400106b8:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
400106bc:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
400106c0:	ab95a995 	blge	3e57ad1c <GPM4DAT+0x2d57aa38>
400106c4:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
400106c8:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
400106cc:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
400106d0:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
400106d4:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
400106d8:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
400106dc:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
400106e0:	51964996 			; <UNDEFINED> instruction: 0x51964996
400106e4:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
400106e8:	81966196 			; <UNDEFINED> instruction: 0x81966196
400106ec:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
400106f0:	91968996 			; <UNDEFINED> instruction: 0x91968996
400106f4:	95969396 	ldrls	r9, [r6, #918]	; 0x396
400106f8:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
400106fc:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
40010700:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
40010704:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
40010708:	f596f396 	pldw	[r6, #918]	; 0x396
4001070c:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
40010710:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
40010714:	57975197 			; <UNDEFINED> instruction: 0x57975197
40010718:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4001071c:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
40010720:	6b976997 	blvs	3e5ead84 <GPM4DAT+0x2d5eaaa0>
40010724:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
40010728:	77977597 			; <UNDEFINED> instruction: 0x77977597
4001072c:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
40010730:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
40010734:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
40010738:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4001073c:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
40010740:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
40010744:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
40010748:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4001074c:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
40010750:	76987598 			; <UNDEFINED> instruction: 0x76987598
40010754:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
40010758:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4001075c:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
40010760:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
40010764:	96989598 			; <UNDEFINED> instruction: 0x96989598
40010768:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4001076c:	e598e298 	ldr	lr, [r8, #664]	; 0x298
40010770:	eb98e998 	bl	3e64add8 <GPM4DAT+0x2d64aaf4>
40010774:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
40010778:	f598f398 	pldw	[r8, #920]	; 0x398
4001077c:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
40010780:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
40010784:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
40010788:	51994999 			; <UNDEFINED> instruction: 0x51994999
4001078c:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
40010790:	57995699 			; <UNDEFINED> instruction: 0x57995699
40010794:	76996199 			; <UNDEFINED> instruction: 0x76996199
40010798:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4001079c:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
400107a0:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
400107a4:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
400107a8:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
400107ac:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
400107b0:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
400107b4:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
400107b8:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
400107bc:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
400107c0:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
400107c4:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
400107c8:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
400107cc:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
400107d0:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
400107d4:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
400107d8:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
400107dc:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
400107e0:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
400107e4:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
400107e8:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
400107ec:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
400107f0:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
400107f4:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
400107f8:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
400107fc:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
40010800:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
40010804:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
40010808:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4001080c:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
40010810:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
40010814:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
40010818:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4001081c:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
40010820:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
40010824:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
40010828:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4001082c:	f39cf19c 	vsra.u64	d15, d12, #36
40010830:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
40010834:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
40010838:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4001083c:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
40010840:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
40010844:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
40010848:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4001084c:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
40010850:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
40010854:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
40010858:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4001085c:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
40010860:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
40010864:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
40010868:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4001086c:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
40010870:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
40010874:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
40010878:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4001087c:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
40010880:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
40010884:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
40010888:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4001088c:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
40010890:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
40010894:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
40010898:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4001089c:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
400108a0:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
400108a4:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
400108a8:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
400108ac:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
400108b0:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
400108b4:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
400108b8:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
400108bc:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
400108c0:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
400108c4:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
400108c8:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
400108cc:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
400108d0:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
400108d4:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
400108d8:	7b9f789f 	blvc	3e7eeb5c <GPM4DAT+0x2d7ee878>
400108dc:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
400108e0:	a59fa29f 	ldrge	sl, [pc, #671]	; 40010b87 <HanTable+0x13a7>
400108e4:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
400108e8:	b59fb39f 	ldrlt	fp, [pc, #927]	; 40010c8f <HanTable+0x14af>
400108ec:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
400108f0:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
400108f4:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
400108f8:	6aa069a0 	bvs	3e82af80 <GPM4DAT+0x2d82ac9c>
400108fc:	71a06ba0 	lsrvc	r6, r0, #23
40010900:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
40010904:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
40010908:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4001090c:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
40010910:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
40010914:	93a091a0 	movls	r9, #160, 2	; 0x28
40010918:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4001091c:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
40010920:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
40010924:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
40010928:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4001092c:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
40010930:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
40010934:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
40010938:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4001093c:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
40010940:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
40010944:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
40010948:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4001094c:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
40010950:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
40010954:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
40010958:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4001095c:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
40010960:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
40010964:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
40010968:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4001096c:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
40010970:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
40010974:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
40010978:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4001097c:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
40010980:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
40010984:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
40010988:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4001098c:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
40010990:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
40010994:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
40010998:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4001099c:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
400109a0:	8ba28aa2 	blhi	3e8b3430 <GPM4DAT+0x2d8b314c>
400109a4:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
400109a8:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
400109ac:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
400109b0:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
400109b4:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
400109b8:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
400109bc:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
400109c0:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
400109c4:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
400109c8:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
400109cc:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
400109d0:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
400109d4:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
400109d8:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
400109dc:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
400109e0:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
400109e4:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
400109e8:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
400109ec:	bba3b9a3 	bllt	3e8ff080 <GPM4DAT+0x2d8fed9c>
400109f0:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
400109f4:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
400109f8:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
400109fc:	6aa469a4 	bvs	3e92b094 <GPM4DAT+0x2d92adb0>
40010a00:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
40010a04:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
40010a08:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
40010a0c:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
40010a10:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
40010a14:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
40010a18:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
40010a1c:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
40010a20:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
40010a24:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
40010a28:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
40010a2c:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
40010a30:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
40010a34:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
40010a38:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
40010a3c:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
40010a40:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
40010a44:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
40010a48:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
40010a4c:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
40010a50:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
40010a54:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
40010a58:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
40010a5c:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
40010a60:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
40010a64:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
40010a68:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
40010a6c:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
40010a70:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
40010a74:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
40010a78:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
40010a7c:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
40010a80:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
40010a84:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
40010a88:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
40010a8c:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
40010a90:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
40010a94:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
40010a98:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
40010a9c:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
40010aa0:	8ba68aa6 	blhi	3e9b3540 <GPM4DAT+0x2d9b325c>
40010aa4:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
40010aa8:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
40010aac:	9ca69ba6 	vstmials	r6!, {d9-d27}
40010ab0:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
40010ab4:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
40010ab8:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
40010abc:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
40010ac0:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
40010ac4:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
40010ac8:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
40010acc:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
40010ad0:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
40010ad4:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
40010ad8:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
40010adc:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
40010ae0:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
40010ae4:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
40010ae8:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
40010aec:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
40010af0:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
40010af4:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
40010af8:	6ba869a8 	blvs	3ea2b1a0 <GPM4DAT+0x2da2aebc>
40010afc:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
40010b00:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
40010b04:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
40010b08:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
40010b0c:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
40010b10:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
40010b14:	96a895a8 	strtls	r9, [r8], r8, lsr #11
40010b18:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
40010b1c:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
40010b20:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
40010b24:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
40010b28:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
40010b2c:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
40010b30:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
40010b34:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
40010b38:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
40010b3c:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
40010b40:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
40010b44:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
40010b48:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
40010b4c:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
40010b50:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
40010b54:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
40010b58:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
40010b5c:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
40010b60:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
40010b64:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
40010b68:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
40010b6c:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
40010b70:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
40010b74:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
40010b78:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
40010b7c:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
40010b80:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
40010b84:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
40010b88:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
40010b8c:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
40010b90:	6bac6aac 	blvs	3eb2b648 <GPM4DAT+0x2db2b364>
40010b94:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
40010b98:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
40010b9c:	7bac77ac 	blvc	3eb2ea54 <GPM4DAT+0x2db2e770>
40010ba0:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
40010ba4:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
40010ba8:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
40010bac:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
40010bb0:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
40010bb4:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
40010bb8:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
40010bbc:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
40010bc0:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
40010bc4:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
40010bc8:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
40010bcc:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
40010bd0:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
40010bd4:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010bd8:	ebace9ac 	bl	3eb4b290 <GPM4DAT+0x2db4afac>
40010bdc:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
40010be0:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
40010be4:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
40010be8:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
40010bec:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
40010bf0:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
40010bf4:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
40010bf8:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
40010bfc:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
40010c00:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
40010c04:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
40010c08:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
40010c0c:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
40010c10:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
40010c14:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
40010c18:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
40010c1c:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
40010c20:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
40010c24:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
40010c28:	bbadb7ad 	bllt	3eb7eae4 <GPM4DAT+0x2db7e800>
40010c2c:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
40010c30:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
40010c34:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
40010c38:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010c3c:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
40010c40:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
40010c44:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
40010c48:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
40010c4c:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
40010c50:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
40010c54:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
40010c58:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
40010c5c:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
40010c60:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
40010c64:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
40010c68:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
40010c6c:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
40010c70:	9bae99ae 	blls	3ebb7330 <GPM4DAT+0x2dbb704c>
40010c74:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
40010c78:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
40010c7c:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
40010c80:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
40010c84:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
40010c88:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
40010c8c:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
40010c90:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
40010c94:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
40010c98:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
40010c9c:	55af51af 	strpl	r5, [pc, #431]!	; 40010e53 <HanTable+0x1673>
40010ca0:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
40010ca4:	65af62af 	strvs	r6, [pc, #687]!	; 40010f5b <HanTable+0x177b>
40010ca8:	6aaf69af 	bvs	3ebeb36c <GPM4DAT+0x2dbeb088>
40010cac:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
40010cb0:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
40010cb4:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
40010cb8:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
40010cbc:	b0afa9af 	adclt	sl, pc, pc, lsr #19
40010cc0:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
40010cc4:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
40010cc8:	61b0bcaf 	lsrsvs	fp, pc, #25
40010ccc:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
40010cd0:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
40010cd4:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
40010cd8:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
40010cdc:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
40010ce0:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
40010ce4:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
40010ce8:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
40010cec:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
40010cf0:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
40010cf4:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
40010cf8:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
40010cfc:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
40010d00:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
40010d04:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
40010d08:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
40010d0c:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
40010d10:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
40010d14:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
40010d18:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
40010d1c:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
40010d20:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
40010d24:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
40010d28:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
40010d2c:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
40010d30:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
40010d34:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
40010d38:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
40010d3c:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
40010d40:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
40010d44:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
40010d48:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
40010d4c:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
40010d50:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
40010d54:	6bb369b3 	blvs	3eceb428 <GPM4DAT+0x2dceb144>
40010d58:	71b370b3 	ldrhvc	r7, [r3, r3]!
40010d5c:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
40010d60:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
40010d64:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
40010d68:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
40010d6c:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
40010d70:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
40010d74:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
40010d78:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
40010d7c:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
40010d80:	6ab469b4 	bvs	3ed2b458 <GPM4DAT+0x2dd2b174>
40010d84:	70b46bb4 	ldrhtvc	r6, [r4], r4
40010d88:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
40010d8c:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
40010d90:	7bb477b4 	blvc	3ed2ec68 <GPM4DAT+0x2dd2e984>
40010d94:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
40010d98:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
40010d9c:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
40010da0:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
40010da4:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
40010da8:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
40010dac:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
40010db0:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
40010db4:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
40010db8:	bbb4b7b4 	bllt	3ed3ec90 <GPM4DAT+0x2dd3e9ac>
40010dbc:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
40010dc0:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
40010dc4:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
40010dc8:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
40010dcc:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
40010dd0:	eab4e9b4 	b	3ed4b4a8 <GPM4DAT+0x2dd4b1c4>
40010dd4:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
40010dd8:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
40010ddc:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
40010de0:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
40010de4:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
40010de8:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
40010dec:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
40010df0:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
40010df4:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
40010df8:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
40010dfc:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
40010e00:	6bb569b5 	blvs	3ed6b4dc <GPM4DAT+0x2dd6b1f8>
40010e04:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
40010e08:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
40010e0c:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
40010e10:	7bb577b5 	blvc	3ed6ecec <GPM4DAT+0x2dd6ea08>
40010e14:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
40010e18:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
40010e1c:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
40010e20:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
40010e24:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
40010e28:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
40010e2c:	aab5a9b5 	bge	3ed7b508 <GPM4DAT+0x2dd7b224>
40010e30:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
40010e34:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
40010e38:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
40010e3c:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010e40:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
40010e44:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
40010e48:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
40010e4c:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
40010e50:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
40010e54:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
40010e58:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
40010e5c:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
40010e60:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
40010e64:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40010e68:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
40010e6c:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
40010e70:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
40010e74:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
40010e78:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
40010e7c:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
40010e80:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
40010e84:	8ab689b6 	bhi	3edb3564 <GPM4DAT+0x2ddb3280>
40010e88:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
40010e8c:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
40010e90:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
40010e94:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
40010e98:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
40010e9c:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
40010ea0:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
40010ea4:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
40010ea8:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
40010eac:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
40010eb0:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
40010eb4:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
40010eb8:	f3b6f1b6 	vsra.u64	d15, d22, #10
40010ebc:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
40010ec0:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
40010ec4:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
40010ec8:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
40010ecc:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40010ed0:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
40010ed4:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40010ed8:	6fb769b7 	svcvs	0x00b769b7
40010edc:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40010ee0:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
40010ee4:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40010ee8:	7bb77ab7 	blvc	3edef9cc <GPM4DAT+0x2ddef6e8>
40010eec:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
40010ef0:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
40010ef4:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
40010ef8:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
40010efc:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
40010f00:	aab7a9b7 	bge	3edfb5e4 <GPM4DAT+0x2ddfb300>
40010f04:	b0b7abb7 	ldrhtlt	sl, [r7], r7
40010f08:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
40010f0c:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
40010f10:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010f14:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
40010f18:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
40010f1c:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
40010f20:	6bb869b8 	blvs	3ee2b608 <GPM4DAT+0x2de2b324>
40010f24:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
40010f28:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
40010f2c:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
40010f30:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
40010f34:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
40010f38:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
40010f3c:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
40010f40:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
40010f44:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
40010f48:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
40010f4c:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
40010f50:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
40010f54:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
40010f58:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
40010f5c:	ebb8e9b8 	bl	3ee4b644 <GPM4DAT+0x2de4b360>
40010f60:	f3b8f1b8 	vsra.u64	d15, d24, #8
40010f64:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40010f68:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
40010f6c:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
40010f70:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
40010f74:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
40010f78:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
40010f7c:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
40010f80:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
40010f84:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
40010f88:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
40010f8c:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
40010f90:	abb9a9b9 	blge	3ee7b67c <GPM4DAT+0x2de7b398>
40010f94:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
40010f98:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
40010f9c:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
40010fa0:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
40010fa4:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
40010fa8:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
40010fac:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
40010fb0:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
40010fb4:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
40010fb8:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
40010fbc:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
40010fc0:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
40010fc4:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
40010fc8:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
40010fcc:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40010fd0:	8aba89ba 	bhi	3eeb36c0 <GPM4DAT+0x2deb33dc>
40010fd4:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40010fd8:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
40010fdc:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40010fe0:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
40010fe4:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40010fe8:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
40010fec:	f3baf1ba 	vsra.u64	d15, d26, #6
40010ff0:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
40010ff4:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
40010ff8:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
40010ffc:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
40011000:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
40011004:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
40011008:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4001100c:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
40011010:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
40011014:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
40011018:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4001101c:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40011020:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
40011024:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
40011028:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4001102c:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
40011030:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
40011034:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
40011038:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4001103c:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
40011040:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
40011044:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
40011048:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4001104c:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
40011050:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
40011054:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
40011058:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4001105c:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
40011060:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
40011064:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40011068:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4001106c:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
40011070:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
40011074:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
40011078:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4001107c:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
40011080:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
40011084:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
40011088:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4001108c:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
40011090:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
40011094:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
40011098:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4001109c:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
400110a0:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
400110a4:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
400110a8:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
400110ac:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
400110b0:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 40011277 <HanTable+0x1a97>
400110b4:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
400110b8:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 4001137f <HanTable+0x1b9f>
400110bc:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
400110c0:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
400110c4:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 400113c8 <HanTable+0x1be8>
400110c8:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
400110cc:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
400110d0:	71c069c0 	bicvc	r6, r0, r0, asr #19
400110d4:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
400110d8:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
400110dc:	81c078c0 	bichi	r7, r0, r0, asr #17
400110e0:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
400110e4:	91c089c0 	bicls	r8, r0, r0, asr #19
400110e8:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
400110ec:	97c096c0 	strbls	r9, [r0, r0, asr #13]
400110f0:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
400110f4:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
400110f8:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
400110fc:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40011100:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
40011104:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
40011108:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
4001110c:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
40011110:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
40011114:	51c149c1 	bicpl	r4, r1, r1, asr #19
40011118:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
4001111c:	61c157c1 	bicvs	r5, r1, r1, asr #15
40011120:	76c165c1 	strbvc	r6, [r1], r1, asr #11
40011124:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
40011128:	a1c197c1 	bicge	r9, r1, r1, asr #15
4001112c:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
40011130:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
40011134:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
40011138:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
4001113c:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
40011140:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
40011144:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
40011148:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
4001114c:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
40011150:	71c261c2 	bicvc	r6, r2, r2, asr #3
40011154:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
40011158:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
4001115c:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
40011160:	97c295c2 	strbls	r9, [r2, r2, asr #11]
40011164:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40011168:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
4001116c:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40011170:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
40011174:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
40011178:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
4001117c:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
40011180:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
40011184:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
40011188:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
4001118c:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
40011190:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
40011194:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
40011198:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
4001119c:	aac3a9c3 	bge	3f0fb8b0 <GPM4DAT+0x2e0fb5cc>
400111a0:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
400111a4:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
400111a8:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
400111ac:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
400111b0:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
400111b4:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
400111b8:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
400111bc:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
400111c0:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
400111c4:	96c495c4 	strbls	r9, [r4], r4, asr #11
400111c8:	a1c497c4 	bicge	r9, r4, r4, asr #15
400111cc:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
400111d0:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
400111d4:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
400111d8:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
400111dc:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
400111e0:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
400111e4:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
400111e8:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
400111ec:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
400111f0:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
400111f4:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
400111f8:	71c569c5 	bicvc	r6, r5, r5, asr #19
400111fc:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40011200:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
40011204:	a1c581c5 	bicge	r8, r5, r5, asr #3
40011208:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
4001120c:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40011210:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
40011214:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40011218:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
4001121c:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40011220:	e1c5d7c5 	bic	sp, r5, r5, asr #15
40011224:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40011228:	61c649c6 	bicvs	r4, r6, r6, asr #19
4001122c:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40011230:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
40011234:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40011238:	97c695c6 	strbls	r9, [r6, r6, asr #11]
4001123c:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40011240:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
40011244:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40011248:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
4001124c:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40011250:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
40011254:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40011258:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
4001125c:	51c749c7 	bicpl	r4, r7, r7, asr #19
40011260:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
40011264:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40011268:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
4001126c:	a1c777c7 	bicge	r7, r7, r7, asr #15
40011270:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
40011274:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40011278:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
4001127c:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40011280:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
40011284:	6ac869c8 	bvs	3f22b9ac <GPM4DAT+0x2e22b6c8>
40011288:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
4001128c:	76c875c8 	strbvc	r7, [r8], r8, asr #11
40011290:	81c877c8 	bichi	r7, r8, r8, asr #15
40011294:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
40011298:	91c889c8 	bicls	r8, r8, r8, asr #19
4001129c:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
400112a0:	97c896c8 	strbls	r9, [r8, r8, asr #13]
400112a4:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
400112a8:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
400112ac:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
400112b0:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
400112b4:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400112b8:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400112bc:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400112c0:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400112c4:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400112c8:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400112cc:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
400112d0:	81c976c9 	bichi	r7, r9, r9, asr #13
400112d4:	a1c985c9 	bicge	r8, r9, r9, asr #11
400112d8:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
400112dc:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
400112e0:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
400112e4:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
400112e8:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
400112ec:	41cae1c9 	bicmi	lr, sl, r9, asr #3
400112f0:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
400112f4:	61ca57ca 	bicvs	r5, sl, sl, asr #15
400112f8:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
400112fc:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40011300:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
40011304:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40011308:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
4001130c:	e1cac1ca 	bic	ip, sl, sl, asr #3
40011310:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
40011314:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40011318:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
4001131c:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40011320:	51cb49cb 	bicpl	r4, fp, fp, asr #19
40011324:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40011328:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
4001132c:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40011330:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
40011334:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40011338:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
4001133c:	91cb89cb 	bicls	r8, fp, fp, asr #19
40011340:	a1cb93cb 	bicge	r9, fp, fp, asr #7
40011344:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40011348:	b1cba9cb 	biclt	sl, fp, fp, asr #19
4001134c:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40011350:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
40011354:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40011358:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
4001135c:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40011360:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
40011364:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40011368:	81cc7bcc 	bichi	r7, ip, ip, asr #23
4001136c:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40011370:	91cc89cc 	bicls	r8, ip, ip, asr #19
40011374:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40011378:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
4001137c:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40011380:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
40011384:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40011388:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
4001138c:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40011390:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
40011394:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40011398:	51cd49cd 	bicpl	r4, sp, sp, asr #19
4001139c:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
400113a0:	61cd57cd 	bicvs	r5, sp, sp, asr #15
400113a4:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
400113a8:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
400113ac:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
400113b0:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
400113b4:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
400113b8:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
400113bc:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
400113c0:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
400113c4:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
400113c8:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
400113cc:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
400113d0:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
400113d4:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
400113d8:	81ce75ce 	bichi	r7, lr, lr, asr #11
400113dc:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
400113e0:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
400113e4:	91ce8bce 	bicls	r8, lr, lr, asr #23
400113e8:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
400113ec:	a1ce97ce 	bicge	r9, lr, lr, asr #15
400113f0:	e1ceb7ce 	bic	fp, lr, lr, asr #15
400113f4:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
400113f8:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
400113fc:	45cf41cf 	strbmi	r4, [pc, #463]	; 400115d3 <HanTable+0x1df3>
40011400:	51cf49cf 	bicpl	r4, pc, pc, asr #19
40011404:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40011408:	65cf61cf 	strbvs	r6, [pc, #463]	; 400115df <HanTable+0x1dff>
4001140c:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40011410:	75cf73cf 	strbvc	r7, [pc, #975]	; 400117e7 <HanTable+0x2007>
40011414:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40011418:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
4001141c:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40011420:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
40011424:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40011428:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
4001142c:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40011430:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
40011434:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40011438:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
4001143c:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40011440:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
40011444:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40011448:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
4001144c:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40011450:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
40011454:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40011458:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
4001145c:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40011460:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
40011464:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40011468:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
4001146c:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40011470:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
40011474:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40011478:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
4001147c:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40011480:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
40011484:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40011488:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
4001148c:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40011490:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
40011494:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40011498:	bbd1b7d1 	bllt	3f47f3e4 <GPM4DAT+0x2e47f100>
4001149c:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
400114a0:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
400114a4:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
400114a8:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
400114ac:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
400114b0:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
400114b4:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400114b8:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400114bc:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400114c0:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400114c4:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400114c8:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400114cc:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400114d0:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400114d4:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
400114d8:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
400114dc:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
400114e0:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
400114e4:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
400114e8:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
400114ec:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
400114f0:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
400114f4:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
400114f8:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
400114fc:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40011500:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
40011504:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40011508:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
4001150c:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40011510:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
40011514:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40011518:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
4001151c:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40011520:	7bd377d3 	blvc	3f4ef474 <GPM4DAT+0x2e4ef190>
40011524:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40011528:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
4001152c:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40011530:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
40011534:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40011538:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
4001153c:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40011540:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
40011544:	3aac3a5a 	bcc	3eb1feb4 <GPM4DAT+0x2db1fbd0>
40011548:	3b243ae0 	blcc	409200d0 <__ZI_LIMIT__+0x90684c>
4001154c:	3ba63b64 	blcc	3e9a02e4 <GPM4DAT+0x2d9a0000>
40011550:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
40011554:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40011558:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
4001155c:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40011560:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
40011564:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40011568:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
4001156c:	3f5e3f20 	svccc	0x005e3f20
40011570:	3fe43f94 	svccc	0x00e43f94
40011574:	40684024 	rsbmi	r4, r8, r4, lsr #32
40011578:	40e64096 	smlalmi	r4, r6, r6, r0
4001157c:	4168412c 	cmnmi	r8, ip, lsr #2
40011580:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
40011584:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40011588:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
4001158c:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40011590:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
40011594:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40011598:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
4001159c:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
400115a0:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
400115a4:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
400115a8:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
400115ac:	47524730 	smmlarmi	r2, r0, r7, r4
400115b0:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
400115b4:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400115b8:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400115bc:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400115c0:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400115c4:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400115c8:	4a3849f8 	bmi	40e23db0 <__ZI_LIMIT__+0xe0a52c>
400115cc:	4aa24a72 	bmi	3e8a3f9c <GPM4DAT+0x2d8a3cb8>
400115d0:	4b044aca 	blmi	40124100 <__ZI_LIMIT__+0x10a87c>
400115d4:	4ba44b58 	blmi	3e92433c <GPM4DAT+0x2d924058>
400115d8:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
400115dc:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
400115e0:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
400115e4:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
400115e8:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
400115ec:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
400115f0:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
400115f4:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
400115f8:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
400115fc:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40011600:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40011604:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40011608:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4001160c:	3ae039e0 	bcc	3f81fd94 <GPM4DAT+0x2e81fab0>
40011610:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40011614:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40011618:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4001161c:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40011620:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40011624:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40011628:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4001162c:	4ae049e0 	bmi	3f823db4 <GPM4DAT+0x2e823ad0>
40011630:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40011634:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40011638:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4001163c:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40011640:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40011644:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40011648:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4001164c:	5ae059e0 	bpl	3f827dd4 <GPM4DAT+0x2e827af0>
40011650:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40011654:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40011658:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4001165c:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40011660:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40011664:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40011668:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4001166c:	6ae069e0 	bvs	3f82bdf4 <GPM4DAT+0x2e82bb10>
40011670:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40011674:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40011678:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4001167c:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40011680:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40011684:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40011688:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001168c:	7ae079e0 	bvc	3f82fe14 <GPM4DAT+0x2e82fb30>
40011690:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
40011694:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40011698:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4001169c:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400116a0:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400116a4:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400116a8:	9ae099e0 	bls	3f837e30 <GPM4DAT+0x2e837b4c>
400116ac:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400116b0:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400116b4:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400116b8:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400116bc:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400116c0:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400116c4:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400116c8:	aae0a9e0 	bge	3f83be50 <GPM4DAT+0x2e83bb6c>
400116cc:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400116d0:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400116d4:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
400116d8:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
400116dc:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
400116e0:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
400116e4:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400116e8:	bae0b9e0 	blt	3f83fe70 <GPM4DAT+0x2e83fb8c>
400116ec:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
400116f0:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
400116f4:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
400116f8:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
400116fc:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40011700:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
40011704:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40011708:	cae0c9e0 	bgt	3f843e90 <GPM4DAT+0x2e843bac>
4001170c:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40011710:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
40011714:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40011718:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
4001171c:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40011720:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
40011724:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011728:	dae0d9e0 	ble	3f847eb0 <GPM4DAT+0x2e847bcc>
4001172c:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40011730:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
40011734:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40011738:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
4001173c:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40011740:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
40011744:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011748:	eae0e9e0 	b	3f84bed0 <GPM4DAT+0x2e84bbec>
4001174c:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40011750:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
40011754:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40011758:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
4001175c:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40011760:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
40011764:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40011768:	fae0f9e0 	blx	3f84fef0 <GPM4DAT+0x2e84fc0c>
4001176c:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40011770:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
40011774:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40011778:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
4001177c:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40011780:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
40011784:	3ae139e1 	bcc	3f85ff10 <GPM4DAT+0x2e85fc2c>
40011788:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
4001178c:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40011790:	40e13fe1 	rscmi	r3, r1, r1, ror #31
40011794:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40011798:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
4001179c:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
400117a0:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
400117a4:	4ae149e1 	bmi	3f863f30 <GPM4DAT+0x2e863c4c>
400117a8:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
400117ac:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
400117b0:	50e14fe1 	rscpl	r4, r1, r1, ror #31
400117b4:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400117b8:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400117bc:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400117c0:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400117c4:	5ae159e1 	bpl	3f867f50 <GPM4DAT+0x2e867c6c>
400117c8:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400117cc:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400117d0:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400117d4:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
400117d8:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
400117dc:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
400117e0:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
400117e4:	6ae169e1 	bvs	3f86bf70 <GPM4DAT+0x2e86bc8c>
400117e8:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
400117ec:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
400117f0:	70e16fe1 	rscvc	r6, r1, r1, ror #31
400117f4:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
400117f8:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
400117fc:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40011800:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011804:	7ae179e1 	bvc	3f86ff90 <GPM4DAT+0x2e86fcac>
40011808:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
4001180c:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40011810:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
40011814:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40011818:	96e195e1 	strbtls	r9, [r1], r1, ror #11
4001181c:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40011820:	9ae199e1 	bls	3f877fac <GPM4DAT+0x2e877cc8>
40011824:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40011828:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
4001182c:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40011830:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
40011834:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40011838:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
4001183c:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40011840:	aae1a9e1 	bge	3f87bfcc <GPM4DAT+0x2e87bce8>
40011844:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40011848:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
4001184c:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40011850:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
40011854:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40011858:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
4001185c:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011860:	bae1b9e1 	blt	3f87ffec <GPM4DAT+0x2e87fd08>
40011864:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40011868:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
4001186c:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40011870:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40011874:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40011878:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
4001187c:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40011880:	cae1c9e1 	bgt	3f88400c <GPM4DAT+0x2e883d28>
40011884:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40011888:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
4001188c:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40011890:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
40011894:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40011898:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
4001189c:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400118a0:	dae1d9e1 	ble	3f88802c <GPM4DAT+0x2e887d48>
400118a4:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
400118a8:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
400118ac:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
400118b0:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
400118b4:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400118b8:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400118bc:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400118c0:	eae1e9e1 	b	3f88c04c <GPM4DAT+0x2e88bd68>
400118c4:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400118c8:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400118cc:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400118d0:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400118d4:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
400118d8:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
400118dc:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
400118e0:	fae1f9e1 	blx	3f89006c <GPM4DAT+0x2e88fd88>
400118e4:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
400118e8:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
400118ec:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
400118f0:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
400118f4:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
400118f8:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
400118fc:	3ae239e2 	bcc	3f8a008c <GPM4DAT+0x2e89fda8>
40011900:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
40011904:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40011908:	40e23fe2 	rscmi	r3, r2, r2, ror #31
4001190c:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40011910:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
40011914:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40011918:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
4001191c:	4ae249e2 	bmi	3f8a40ac <GPM4DAT+0x2e8a3dc8>
40011920:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
40011924:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40011928:	50e24fe2 	rscpl	r4, r2, r2, ror #31
4001192c:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40011930:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
40011934:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40011938:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
4001193c:	5ae259e2 	bpl	3f8a80cc <GPM4DAT+0x2e8a7de8>
40011940:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
40011944:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40011948:	60e25fe2 	rscvs	r5, r2, r2, ror #31
4001194c:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40011950:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40011954:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40011958:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
4001195c:	6ae269e2 	bvs	3f8ac0ec <GPM4DAT+0x2e8abe08>
40011960:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40011964:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40011968:	70e26fe2 	rscvc	r6, r2, r2, ror #31
4001196c:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40011970:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
40011974:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40011978:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001197c:	7ae279e2 	bvc	3f8b010c <GPM4DAT+0x2e8afe28>
40011980:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
40011984:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40011988:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
4001198c:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
40011990:	96e295e2 	strbtls	r9, [r2], r2, ror #11
40011994:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011998:	9ae299e2 	bls	3f8b8128 <GPM4DAT+0x2e8b7e44>
4001199c:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400119a0:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400119a4:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400119a8:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400119ac:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400119b0:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400119b4:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400119b8:	aae2a9e2 	bge	3f8bc148 <GPM4DAT+0x2e8bbe64>
400119bc:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400119c0:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400119c4:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400119c8:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400119cc:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400119d0:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400119d4:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400119d8:	bae2b9e2 	blt	3f8c0168 <GPM4DAT+0x2e8bfe84>
400119dc:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
400119e0:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
400119e4:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
400119e8:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
400119ec:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
400119f0:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
400119f4:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
400119f8:	cae2c9e2 	bgt	3f8c4188 <GPM4DAT+0x2e8c3ea4>
400119fc:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40011a00:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40011a04:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40011a08:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40011a0c:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40011a10:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40011a14:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011a18:	dae2d9e2 	ble	3f8c81a8 <GPM4DAT+0x2e8c7ec4>
40011a1c:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40011a20:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40011a24:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40011a28:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40011a2c:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40011a30:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40011a34:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a38:	eae2e9e2 	b	3f8cc1c8 <GPM4DAT+0x2e8cbee4>
40011a3c:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40011a40:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40011a44:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40011a48:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40011a4c:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40011a50:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40011a54:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40011a58:	fae2f9e2 	blx	3f8d01e8 <GPM4DAT+0x2e8cff04>
40011a5c:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40011a60:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40011a64:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40011a68:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40011a6c:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40011a70:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40011a74:	3ae339e3 	bcc	3f8e0208 <GPM4DAT+0x2e8dff24>
40011a78:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
40011a7c:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40011a80:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40011a84:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40011a88:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
40011a8c:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40011a90:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
40011a94:	4ae349e3 	bmi	3f8e4228 <GPM4DAT+0x2e8e3f44>
40011a98:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
40011a9c:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40011aa0:	50e34fe3 	rscpl	r4, r3, r3, ror #31
40011aa4:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40011aa8:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
40011aac:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40011ab0:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40011ab4:	5ae359e3 	bpl	3f8e8248 <GPM4DAT+0x2e8e7f64>
40011ab8:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
40011abc:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
40011ac0:	60e35fe3 	rscvs	r5, r3, r3, ror #31
40011ac4:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
40011ac8:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
40011acc:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40011ad0:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011ad4:	6ae369e3 	bvs	3f8ec268 <GPM4DAT+0x2e8ebf84>
40011ad8:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40011adc:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40011ae0:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40011ae4:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40011ae8:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40011aec:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40011af0:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011af4:	7ae379e3 	bvc	3f8f0288 <GPM4DAT+0x2e8effa4>
40011af8:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40011afc:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40011b00:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40011b04:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40011b08:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40011b0c:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011b10:	9ae399e3 	bls	3f8f82a4 <GPM4DAT+0x2e8f7fc0>
40011b14:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40011b18:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40011b1c:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40011b20:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40011b24:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40011b28:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40011b2c:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011b30:	aae3a9e3 	bge	3f8fc2c4 <GPM4DAT+0x2e8fbfe0>
40011b34:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40011b38:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40011b3c:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40011b40:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40011b44:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40011b48:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40011b4c:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011b50:	bae3b9e3 	blt	3f9002e4 <GPM4DAT+0x2e900000>
40011b54:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40011b58:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40011b5c:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40011b60:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40011b64:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40011b68:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40011b6c:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011b70:	cae3c9e3 	bgt	3f904304 <GPM4DAT+0x2e904020>
40011b74:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40011b78:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40011b7c:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40011b80:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40011b84:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40011b88:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40011b8c:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011b90:	dae3d9e3 	ble	3f908324 <GPM4DAT+0x2e908040>
40011b94:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40011b98:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40011b9c:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40011ba0:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40011ba4:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40011ba8:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40011bac:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011bb0:	eae3e9e3 	b	3f90c344 <GPM4DAT+0x2e90c060>
40011bb4:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40011bb8:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
40011bbc:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40011bc0:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40011bc4:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40011bc8:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
40011bcc:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40011bd0:	fae3f9e3 	blx	3f910364 <GPM4DAT+0x2e910080>
40011bd4:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40011bd8:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40011bdc:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40011be0:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40011be4:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40011be8:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011bec:	3ae439e4 	bcc	3f920384 <GPM4DAT+0x2e9200a0>
40011bf0:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40011bf4:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40011bf8:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40011bfc:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40011c00:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40011c04:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40011c08:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40011c0c:	4ae449e4 	bmi	3f9243a4 <GPM4DAT+0x2e9240c0>
40011c10:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40011c14:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40011c18:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40011c1c:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40011c20:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40011c24:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40011c28:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011c2c:	5ae459e4 	bpl	3f9283c4 <GPM4DAT+0x2e9280e0>
40011c30:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40011c34:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40011c38:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40011c3c:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40011c40:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40011c44:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40011c48:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c4c:	6ae469e4 	bvs	3f92c3e4 <GPM4DAT+0x2e92c100>
40011c50:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40011c54:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40011c58:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40011c5c:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40011c60:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40011c64:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40011c68:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011c6c:	7ae479e4 	bvc	3f930404 <GPM4DAT+0x2e930120>
40011c70:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40011c74:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40011c78:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40011c7c:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40011c80:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40011c84:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011c88:	9ae499e4 	bls	3f938420 <GPM4DAT+0x2e93813c>
40011c8c:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40011c90:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40011c94:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40011c98:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40011c9c:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40011ca0:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40011ca4:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011ca8:	aae4a9e4 	bge	3f93c440 <GPM4DAT+0x2e93c15c>
40011cac:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40011cb0:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40011cb4:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40011cb8:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40011cbc:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40011cc0:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40011cc4:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011cc8:	bae4b9e4 	blt	3f940460 <GPM4DAT+0x2e94017c>
40011ccc:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40011cd0:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40011cd4:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40011cd8:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40011cdc:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40011ce0:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40011ce4:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011ce8:	cae4c9e4 	bgt	3f944480 <GPM4DAT+0x2e94419c>
40011cec:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40011cf0:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40011cf4:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40011cf8:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40011cfc:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40011d00:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40011d04:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011d08:	dae4d9e4 	ble	3f9484a0 <GPM4DAT+0x2e9481bc>
40011d0c:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40011d10:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40011d14:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40011d18:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40011d1c:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40011d20:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40011d24:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011d28:	eae4e9e4 	b	3f94c4c0 <GPM4DAT+0x2e94c1dc>
40011d2c:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40011d30:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40011d34:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40011d38:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40011d3c:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40011d40:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40011d44:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40011d48:	fae4f9e4 	blx	3f9504e0 <GPM4DAT+0x2e9501fc>
40011d4c:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40011d50:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40011d54:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40011d58:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40011d5c:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40011d60:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011d64:	3ae539e5 	bcc	3f960500 <GPM4DAT+0x2e96021c>
40011d68:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40011d6c:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40011d70:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40011d74:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40011d78:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40011d7c:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40011d80:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40011d84:	4ae549e5 	bmi	3f964520 <GPM4DAT+0x2e96423c>
40011d88:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40011d8c:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40011d90:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40011d94:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40011d98:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40011d9c:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40011da0:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011da4:	5ae559e5 	bpl	3f968540 <GPM4DAT+0x2e96825c>
40011da8:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40011dac:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40011db0:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40011db4:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40011db8:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40011dbc:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40011dc0:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011dc4:	6ae569e5 	bvs	3f96c560 <GPM4DAT+0x2e96c27c>
40011dc8:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40011dcc:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40011dd0:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40011dd4:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40011dd8:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40011ddc:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40011de0:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011de4:	7ae579e5 	bvc	3f970580 <GPM4DAT+0x2e97029c>
40011de8:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40011dec:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40011df0:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40011df4:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40011df8:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40011dfc:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011e00:	9ae599e5 	bls	3f97859c <GPM4DAT+0x2e9782b8>
40011e04:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40011e08:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40011e0c:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40011e10:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40011e14:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40011e18:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40011e1c:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011e20:	aae5a9e5 	bge	3f97c5bc <GPM4DAT+0x2e97c2d8>
40011e24:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40011e28:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40011e2c:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40011e30:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40011e34:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40011e38:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40011e3c:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011e40:	bae5b9e5 	blt	3f9805dc <GPM4DAT+0x2e9802f8>
40011e44:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40011e48:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40011e4c:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40011e50:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40011e54:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40011e58:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40011e5c:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011e60:	cae5c9e5 	bgt	3f9845fc <GPM4DAT+0x2e984318>
40011e64:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40011e68:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40011e6c:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40011e70:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40011e74:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40011e78:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40011e7c:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e80:	dae5d9e5 	ble	3f98861c <GPM4DAT+0x2e988338>
40011e84:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40011e88:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40011e8c:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40011e90:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40011e94:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40011e98:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40011e9c:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011ea0:	eae5e9e5 	b	3f98c63c <GPM4DAT+0x2e98c358>
40011ea4:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40011ea8:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40011eac:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40011eb0:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40011eb4:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40011eb8:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40011ebc:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40011ec0:	fae5f9e5 	blx	3f99065c <GPM4DAT+0x2e990378>
40011ec4:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40011ec8:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40011ecc:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40011ed0:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40011ed4:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40011ed8:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011edc:	3ae639e6 	bcc	3f9a067c <GPM4DAT+0x2e9a0398>
40011ee0:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40011ee4:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40011ee8:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40011eec:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40011ef0:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40011ef4:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40011ef8:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40011efc:	4ae649e6 	bmi	3f9a469c <GPM4DAT+0x2e9a43b8>
40011f00:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40011f04:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40011f08:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40011f0c:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40011f10:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40011f14:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40011f18:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40011f1c:	5ae659e6 	bpl	3f9a86bc <GPM4DAT+0x2e9a83d8>
40011f20:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40011f24:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40011f28:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40011f2c:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40011f30:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40011f34:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40011f38:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f3c:	6ae669e6 	bvs	3f9ac6dc <GPM4DAT+0x2e9ac3f8>
40011f40:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40011f44:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40011f48:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40011f4c:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40011f50:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40011f54:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40011f58:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011f5c:	7ae679e6 	bvc	3f9b06fc <GPM4DAT+0x2e9b0418>
40011f60:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40011f64:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40011f68:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40011f6c:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40011f70:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40011f74:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f78:	9ae699e6 	bls	3f9b8718 <GPM4DAT+0x2e9b8434>
40011f7c:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40011f80:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40011f84:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40011f88:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40011f8c:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40011f90:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40011f94:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011f98:	aae6a9e6 	bge	3f9bc738 <GPM4DAT+0x2e9bc454>
40011f9c:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40011fa0:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40011fa4:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40011fa8:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40011fac:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40011fb0:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40011fb4:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011fb8:	bae6b9e6 	blt	3f9c0758 <GPM4DAT+0x2e9c0474>
40011fbc:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40011fc0:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40011fc4:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40011fc8:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40011fcc:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40011fd0:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40011fd4:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011fd8:	cae6c9e6 	bgt	3f9c4778 <GPM4DAT+0x2e9c4494>
40011fdc:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40011fe0:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40011fe4:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40011fe8:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40011fec:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40011ff0:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40011ff4:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ff8:	dae6d9e6 	ble	3f9c8798 <GPM4DAT+0x2e9c84b4>
40011ffc:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40012000:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40012004:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40012008:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
4001200c:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40012010:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40012014:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012018:	eae6e9e6 	b	3f9cc7b8 <GPM4DAT+0x2e9cc4d4>
4001201c:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40012020:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40012024:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40012028:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
4001202c:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40012030:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40012034:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40012038:	fae6f9e6 	blx	3f9d07d8 <GPM4DAT+0x2e9d04f4>
4001203c:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40012040:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40012044:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40012048:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
4001204c:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40012050:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40012054:	3ae739e7 	bcc	3f9e07f8 <GPM4DAT+0x2e9e0514>
40012058:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
4001205c:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40012060:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40012064:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40012068:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
4001206c:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40012070:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40012074:	4ae749e7 	bmi	3f9e4818 <GPM4DAT+0x2e9e4534>
40012078:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
4001207c:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40012080:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40012084:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40012088:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
4001208c:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40012090:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40012094:	5ae759e7 	bpl	3f9e8838 <GPM4DAT+0x2e9e8554>
40012098:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
4001209c:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
400120a0:	60e75fe7 	rscvs	r5, r7, r7, ror #31
400120a4:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
400120a8:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
400120ac:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
400120b0:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400120b4:	6ae769e7 	bvs	3f9ec858 <GPM4DAT+0x2e9ec574>
400120b8:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
400120bc:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
400120c0:	70e76fe7 	rscvc	r6, r7, r7, ror #31
400120c4:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
400120c8:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
400120cc:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
400120d0:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400120d4:	7ae779e7 	bvc	3f9f0878 <GPM4DAT+0x2e9f0594>
400120d8:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
400120dc:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
400120e0:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
400120e4:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
400120e8:	96e795e7 	strbtls	r9, [r7], r7, ror #11
400120ec:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
400120f0:	9ae799e7 	bls	3f9f8894 <GPM4DAT+0x2e9f85b0>
400120f4:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
400120f8:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
400120fc:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40012100:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
40012104:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40012108:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
4001210c:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40012110:	aae7a9e7 	bge	3f9fc8b4 <GPM4DAT+0x2e9fc5d0>
40012114:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40012118:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
4001211c:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40012120:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
40012124:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40012128:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
4001212c:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012130:	bae7b9e7 	blt	3fa008d4 <GPM4DAT+0x2ea005f0>
40012134:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40012138:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
4001213c:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40012140:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
40012144:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40012148:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
4001214c:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40012150:	cae7c9e7 	bgt	3fa048f4 <GPM4DAT+0x2ea04610>
40012154:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40012158:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
4001215c:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40012160:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40012164:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40012168:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
4001216c:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012170:	dae7d9e7 	ble	3fa08914 <GPM4DAT+0x2ea08630>
40012174:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40012178:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
4001217c:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40012180:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
40012184:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40012188:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
4001218c:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012190:	eae7e9e7 	b	3fa0c934 <GPM4DAT+0x2ea0c650>
40012194:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40012198:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
4001219c:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
400121a0:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
400121a4:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
400121a8:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
400121ac:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
400121b0:	fae7f9e7 	blx	3fa10954 <GPM4DAT+0x2ea10670>
400121b4:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
400121b8:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
400121bc:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
400121c0:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
400121c4:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
400121c8:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400121cc:	3ae839e8 	bcc	3fa20974 <GPM4DAT+0x2ea20690>
400121d0:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
400121d4:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
400121d8:	40e83fe8 	rscmi	r3, r8, r8, ror #31
400121dc:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
400121e0:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
400121e4:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
400121e8:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
400121ec:	4ae849e8 	bmi	3fa24994 <GPM4DAT+0x2ea246b0>
400121f0:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
400121f4:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
400121f8:	50e84fe8 	rscpl	r4, r8, r8, ror #31
400121fc:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40012200:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
40012204:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40012208:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001220c:	5ae859e8 	bpl	3fa289b4 <GPM4DAT+0x2ea286d0>
40012210:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
40012214:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40012218:	60e85fe8 	rscvs	r5, r8, r8, ror #31
4001221c:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40012220:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
40012224:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40012228:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001222c:	6ae869e8 	bvs	3fa2c9d4 <GPM4DAT+0x2ea2c6f0>
40012230:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
40012234:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40012238:	70e86fe8 	rscvc	r6, r8, r8, ror #31
4001223c:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40012240:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
40012244:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40012248:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001224c:	7ae879e8 	bvc	3fa309f4 <GPM4DAT+0x2ea30710>
40012250:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
40012254:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40012258:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
4001225c:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40012260:	96e895e8 	strbtls	r9, [r8], r8, ror #11
40012264:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012268:	9ae899e8 	bls	3fa38a10 <GPM4DAT+0x2ea3872c>
4001226c:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40012270:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
40012274:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40012278:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
4001227c:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40012280:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
40012284:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012288:	aae8a9e8 	bge	3fa3ca30 <GPM4DAT+0x2ea3c74c>
4001228c:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40012290:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
40012294:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40012298:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
4001229c:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
400122a0:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
400122a4:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400122a8:	bae8b9e8 	blt	3fa40a50 <GPM4DAT+0x2ea4076c>
400122ac:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
400122b0:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
400122b4:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400122b8:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400122bc:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400122c0:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400122c4:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400122c8:	cae8c9e8 	bgt	3fa44a70 <GPM4DAT+0x2ea4478c>
400122cc:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
400122d0:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
400122d4:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
400122d8:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
400122dc:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
400122e0:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
400122e4:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400122e8:	dae8d9e8 	ble	3fa48a90 <GPM4DAT+0x2ea487ac>
400122ec:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
400122f0:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
400122f4:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
400122f8:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
400122fc:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40012300:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
40012304:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012308:	eae8e9e8 	b	3fa4cab0 <GPM4DAT+0x2ea4c7cc>
4001230c:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40012310:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
40012314:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40012318:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
4001231c:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40012320:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
40012324:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40012328:	fae8f9e8 	blx	3fa50ad0 <GPM4DAT+0x2ea507ec>
4001232c:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40012330:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
40012334:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40012338:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
4001233c:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40012340:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012344:	3ae939e9 	bcc	3fa60af0 <GPM4DAT+0x2ea6080c>
40012348:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
4001234c:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40012350:	40e93fe9 	rscmi	r3, r9, r9, ror #31
40012354:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40012358:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
4001235c:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40012360:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
40012364:	4ae949e9 	bmi	3fa64b10 <GPM4DAT+0x2ea6482c>
40012368:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
4001236c:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40012370:	50e94fe9 	rscpl	r4, r9, r9, ror #31
40012374:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40012378:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
4001237c:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40012380:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012384:	5ae959e9 	bpl	3fa68b30 <GPM4DAT+0x2ea6884c>
40012388:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
4001238c:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40012390:	60e95fe9 	rscvs	r5, r9, r9, ror #31
40012394:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40012398:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
4001239c:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
400123a0:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400123a4:	6ae969e9 	bvs	3fa6cb50 <GPM4DAT+0x2ea6c86c>
400123a8:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
400123ac:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
400123b0:	70e96fe9 	rscvc	r6, r9, r9, ror #31
400123b4:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
400123b8:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
400123bc:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
400123c0:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400123c4:	7ae979e9 	bvc	3fa70b70 <GPM4DAT+0x2ea7088c>
400123c8:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
400123cc:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
400123d0:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
400123d4:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
400123d8:	96e995e9 	strbtls	r9, [r9], r9, ror #11
400123dc:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400123e0:	9ae999e9 	bls	3fa78b8c <GPM4DAT+0x2ea788a8>
400123e4:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
400123e8:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
400123ec:	a0e99fe9 	rscge	r9, r9, r9, ror #31
400123f0:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
400123f4:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
400123f8:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
400123fc:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012400:	aae9a9e9 	bge	3fa7cbac <GPM4DAT+0x2ea7c8c8>
40012404:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40012408:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
4001240c:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40012410:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
40012414:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40012418:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
4001241c:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012420:	bae9b9e9 	blt	3fa80bcc <GPM4DAT+0x2ea808e8>
40012424:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40012428:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
4001242c:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40012430:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
40012434:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40012438:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
4001243c:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012440:	cae9c9e9 	bgt	3fa84bec <GPM4DAT+0x2ea84908>
40012444:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40012448:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
4001244c:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40012450:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
40012454:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40012458:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
4001245c:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012460:	dae9d9e9 	ble	3fa88c0c <GPM4DAT+0x2ea88928>
40012464:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40012468:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
4001246c:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40012470:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
40012474:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40012478:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
4001247c:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012480:	eae9e9e9 	b	3fa8cc2c <GPM4DAT+0x2ea8c948>
40012484:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40012488:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
4001248c:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40012490:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
40012494:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40012498:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
4001249c:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
400124a0:	fae9f9e9 	blx	3fa90c4c <GPM4DAT+0x2ea90968>
400124a4:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
400124a8:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
400124ac:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
400124b0:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
400124b4:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400124b8:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400124bc:	3aea39ea 	bcc	3faa0c6c <GPM4DAT+0x2eaa0988>
400124c0:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400124c4:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400124c8:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400124cc:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400124d0:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400124d4:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
400124d8:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400124dc:	4aea49ea 	bmi	3faa4c8c <GPM4DAT+0x2eaa49a8>
400124e0:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
400124e4:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
400124e8:	50ea4fea 	rscpl	r4, sl, sl, ror #31
400124ec:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
400124f0:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
400124f4:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
400124f8:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400124fc:	5aea59ea 	bpl	3faa8cac <GPM4DAT+0x2eaa89c8>
40012500:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
40012504:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40012508:	60ea5fea 	rscvs	r5, sl, sl, ror #31
4001250c:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40012510:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
40012514:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40012518:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001251c:	6aea69ea 	bvs	3faacccc <GPM4DAT+0x2eaac9e8>
40012520:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
40012524:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40012528:	70ea6fea 	rscvc	r6, sl, sl, ror #31
4001252c:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40012530:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
40012534:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40012538:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001253c:	7aea79ea 	bvc	3fab0cec <GPM4DAT+0x2eab0a08>
40012540:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
40012544:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40012548:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
4001254c:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40012550:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
40012554:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012558:	9aea99ea 	bls	3fab8d08 <GPM4DAT+0x2eab8a24>
4001255c:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40012560:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
40012564:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40012568:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
4001256c:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40012570:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
40012574:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012578:	aaeaa9ea 	bge	3fabcd28 <GPM4DAT+0x2eabca44>
4001257c:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40012580:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
40012584:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40012588:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
4001258c:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40012590:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
40012594:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012598:	baeab9ea 	blt	3fac0d48 <GPM4DAT+0x2eac0a64>
4001259c:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
400125a0:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
400125a4:	c0eabfea 	rscgt	fp, sl, sl, ror #31
400125a8:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
400125ac:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
400125b0:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
400125b4:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400125b8:	caeac9ea 	bgt	3fac4d68 <GPM4DAT+0x2eac4a84>
400125bc:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400125c0:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400125c4:	d0eacfea 	rscle	ip, sl, sl, ror #31
400125c8:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400125cc:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400125d0:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400125d4:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400125d8:	daead9ea 	ble	3fac8d88 <GPM4DAT+0x2eac8aa4>
400125dc:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
400125e0:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
400125e4:	e0eadfea 	rsc	sp, sl, sl, ror #31
400125e8:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
400125ec:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
400125f0:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
400125f4:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400125f8:	eaeae9ea 	b	3faccda8 <GPM4DAT+0x2eaccac4>
400125fc:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40012600:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
40012604:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40012608:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
4001260c:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40012610:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
40012614:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40012618:	faeaf9ea 	blx	3fad0dc8 <GPM4DAT+0x2ead0ae4>
4001261c:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40012620:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
40012624:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40012628:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
4001262c:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40012630:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012634:	3aeb39eb 	bcc	3fae0de8 <GPM4DAT+0x2eae0b04>
40012638:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
4001263c:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40012640:	40eb3feb 	rscmi	r3, fp, fp, ror #31
40012644:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40012648:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
4001264c:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40012650:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40012654:	4aeb49eb 	bmi	3fae4e08 <GPM4DAT+0x2eae4b24>
40012658:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
4001265c:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40012660:	50eb4feb 	rscpl	r4, fp, fp, ror #31
40012664:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40012668:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
4001266c:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40012670:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012674:	5aeb59eb 	bpl	3fae8e28 <GPM4DAT+0x2eae8b44>
40012678:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
4001267c:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40012680:	60eb5feb 	rscvs	r5, fp, fp, ror #31
40012684:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40012688:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
4001268c:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40012690:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012694:	6aeb69eb 	bvs	3faece48 <GPM4DAT+0x2eaecb64>
40012698:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
4001269c:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
400126a0:	70eb6feb 	rscvc	r6, fp, fp, ror #31
400126a4:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
400126a8:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
400126ac:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
400126b0:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400126b4:	7aeb79eb 	bvc	3faf0e68 <GPM4DAT+0x2eaf0b84>
400126b8:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400126bc:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400126c0:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400126c4:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400126c8:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400126cc:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400126d0:	9aeb99eb 	bls	3faf8e84 <GPM4DAT+0x2eaf8ba0>
400126d4:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
400126d8:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
400126dc:	a0eb9feb 	rscge	r9, fp, fp, ror #31
400126e0:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
400126e4:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
400126e8:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
400126ec:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400126f0:	aaeba9eb 	bge	3fafcea4 <GPM4DAT+0x2eafcbc0>
400126f4:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
400126f8:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
400126fc:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40012700:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
40012704:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40012708:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
4001270c:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012710:	baebb9eb 	blt	3fb00ec4 <GPM4DAT+0x2eb00be0>
40012714:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40012718:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
4001271c:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40012720:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
40012724:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40012728:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
4001272c:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012730:	caebc9eb 	bgt	3fb04ee4 <GPM4DAT+0x2eb04c00>
40012734:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40012738:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
4001273c:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40012740:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
40012744:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40012748:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
4001274c:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012750:	daebd9eb 	ble	3fb08f04 <GPM4DAT+0x2eb08c20>
40012754:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40012758:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
4001275c:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40012760:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
40012764:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40012768:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
4001276c:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012770:	eaebe9eb 	b	3fb0cf24 <GPM4DAT+0x2eb0cc40>
40012774:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40012778:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
4001277c:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40012780:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
40012784:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40012788:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
4001278c:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40012790:	faebf9eb 	blx	3fb10f44 <GPM4DAT+0x2eb10c60>
40012794:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40012798:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
4001279c:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
400127a0:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
400127a4:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
400127a8:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400127ac:	3aec39ec 	bcc	3fb20f64 <GPM4DAT+0x2eb20c80>
400127b0:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
400127b4:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400127b8:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400127bc:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400127c0:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400127c4:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400127c8:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400127cc:	4aec49ec 	bmi	3fb24f84 <GPM4DAT+0x2eb24ca0>
400127d0:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400127d4:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
400127d8:	50ec4fec 	rscpl	r4, ip, ip, ror #31
400127dc:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
400127e0:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
400127e4:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
400127e8:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400127ec:	5aec59ec 	bpl	3fb28fa4 <GPM4DAT+0x2eb28cc0>
400127f0:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
400127f4:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
400127f8:	60ec5fec 	rscvs	r5, ip, ip, ror #31
400127fc:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40012800:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
40012804:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40012808:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001280c:	6aec69ec 	bvs	3fb2cfc4 <GPM4DAT+0x2eb2cce0>
40012810:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
40012814:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40012818:	70ec6fec 	rscvc	r6, ip, ip, ror #31
4001281c:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40012820:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
40012824:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40012828:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001282c:	7aec79ec 	bvc	3fb30fe4 <GPM4DAT+0x2eb30d00>
40012830:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
40012834:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40012838:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
4001283c:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40012840:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
40012844:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012848:	9aec99ec 	bls	3fb39000 <GPM4DAT+0x2eb38d1c>
4001284c:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40012850:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
40012854:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40012858:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
4001285c:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40012860:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
40012864:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012868:	aaeca9ec 	bge	3fb3d020 <GPM4DAT+0x2eb3cd3c>
4001286c:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40012870:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40012874:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40012878:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
4001287c:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40012880:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40012884:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012888:	baecb9ec 	blt	3fb41040 <GPM4DAT+0x2eb40d5c>
4001288c:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40012890:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
40012894:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40012898:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
4001289c:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
400128a0:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
400128a4:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400128a8:	caecc9ec 	bgt	3fb45060 <GPM4DAT+0x2eb44d7c>
400128ac:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
400128b0:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
400128b4:	d0eccfec 	rscle	ip, ip, ip, ror #31
400128b8:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400128bc:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400128c0:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400128c4:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400128c8:	daecd9ec 	ble	3fb49080 <GPM4DAT+0x2eb48d9c>
400128cc:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400128d0:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400128d4:	e0ecdfec 	rsc	sp, ip, ip, ror #31
400128d8:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
400128dc:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
400128e0:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
400128e4:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400128e8:	eaece9ec 	b	3fb4d0a0 <GPM4DAT+0x2eb4cdbc>
400128ec:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
400128f0:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
400128f4:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
400128f8:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
400128fc:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40012900:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
40012904:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40012908:	faecf9ec 	blx	3fb510c0 <GPM4DAT+0x2eb50ddc>
4001290c:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40012910:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
40012914:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40012918:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
4001291c:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40012920:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012924:	3aed39ed 	bcc	3fb610e0 <GPM4DAT+0x2eb60dfc>
40012928:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
4001292c:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40012930:	40ed3fed 	rscmi	r3, sp, sp, ror #31
40012934:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40012938:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
4001293c:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40012940:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012944:	4aed49ed 	bmi	3fb65100 <GPM4DAT+0x2eb64e1c>
40012948:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
4001294c:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40012950:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40012954:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40012958:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
4001295c:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40012960:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012964:	5aed59ed 	bpl	3fb69120 <GPM4DAT+0x2eb68e3c>
40012968:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
4001296c:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40012970:	60ed5fed 	rscvs	r5, sp, sp, ror #31
40012974:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40012978:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
4001297c:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40012980:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012984:	6aed69ed 	bvs	3fb6d140 <GPM4DAT+0x2eb6ce5c>
40012988:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
4001298c:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
40012990:	70ed6fed 	rscvc	r6, sp, sp, ror #31
40012994:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
40012998:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
4001299c:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400129a0:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400129a4:	7aed79ed 	bvc	3fb71160 <GPM4DAT+0x2eb70e7c>
400129a8:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400129ac:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400129b0:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400129b4:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400129b8:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400129bc:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400129c0:	9aed99ed 	bls	3fb7917c <GPM4DAT+0x2eb78e98>
400129c4:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400129c8:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400129cc:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400129d0:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400129d4:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
400129d8:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
400129dc:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400129e0:	aaeda9ed 	bge	3fb7d19c <GPM4DAT+0x2eb7ceb8>
400129e4:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
400129e8:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
400129ec:	b0edafed 	rsclt	sl, sp, sp, ror #31
400129f0:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
400129f4:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
400129f8:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
400129fc:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012a00:	baedb9ed 	blt	3fb811bc <GPM4DAT+0x2eb80ed8>
40012a04:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40012a08:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40012a0c:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40012a10:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40012a14:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40012a18:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40012a1c:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012a20:	caedc9ed 	bgt	3fb851dc <GPM4DAT+0x2eb84ef8>
40012a24:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40012a28:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40012a2c:	d0edcfed 	rscle	ip, sp, sp, ror #31
40012a30:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40012a34:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40012a38:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40012a3c:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a40:	daedd9ed 	ble	3fb891fc <GPM4DAT+0x2eb88f18>
40012a44:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40012a48:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40012a4c:	e0eddfed 	rsc	sp, sp, sp, ror #31
40012a50:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40012a54:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40012a58:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40012a5c:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012a60:	eaede9ed 	b	3fb8d21c <GPM4DAT+0x2eb8cf38>
40012a64:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40012a68:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40012a6c:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40012a70:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40012a74:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40012a78:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
40012a7c:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40012a80:	faedf9ed 	blx	3fb9123c <GPM4DAT+0x2eb90f58>
40012a84:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40012a88:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
40012a8c:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40012a90:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
40012a94:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40012a98:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012a9c:	3aee39ee 	bcc	3fba125c <GPM4DAT+0x2eba0f78>
40012aa0:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
40012aa4:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40012aa8:	40ee3fee 	rscmi	r3, lr, lr, ror #31
40012aac:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40012ab0:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
40012ab4:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
40012ab8:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012abc:	4aee49ee 	bmi	3fba527c <GPM4DAT+0x2eba4f98>
40012ac0:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
40012ac4:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
40012ac8:	50ee4fee 	rscpl	r4, lr, lr, ror #31
40012acc:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40012ad0:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40012ad4:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40012ad8:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012adc:	5aee59ee 	bpl	3fba929c <GPM4DAT+0x2eba8fb8>
40012ae0:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40012ae4:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40012ae8:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40012aec:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40012af0:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40012af4:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40012af8:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40012afc:	6aee69ee 	bvs	3fbad2bc <GPM4DAT+0x2ebacfd8>
40012b00:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40012b04:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40012b08:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40012b0c:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40012b10:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40012b14:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40012b18:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012b1c:	7aee79ee 	bvc	3fbb12dc <GPM4DAT+0x2ebb0ff8>
40012b20:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40012b24:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40012b28:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40012b2c:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40012b30:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40012b34:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012b38:	9aee99ee 	bls	3fbb92f8 <GPM4DAT+0x2ebb9014>
40012b3c:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40012b40:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40012b44:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40012b48:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40012b4c:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40012b50:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40012b54:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012b58:	aaeea9ee 	bge	3fbbd318 <GPM4DAT+0x2ebbd034>
40012b5c:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40012b60:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40012b64:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40012b68:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40012b6c:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40012b70:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40012b74:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012b78:	baeeb9ee 	blt	3fbc1338 <GPM4DAT+0x2ebc1054>
40012b7c:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40012b80:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40012b84:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40012b88:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40012b8c:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40012b90:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40012b94:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012b98:	caeec9ee 	bgt	3fbc5358 <GPM4DAT+0x2ebc5074>
40012b9c:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40012ba0:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40012ba4:	d0eecfee 	rscle	ip, lr, lr, ror #31
40012ba8:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40012bac:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40012bb0:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40012bb4:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012bb8:	daeed9ee 	ble	3fbc9378 <GPM4DAT+0x2ebc9094>
40012bbc:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40012bc0:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40012bc4:	e0eedfee 	rsc	sp, lr, lr, ror #31
40012bc8:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
40012bcc:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40012bd0:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40012bd4:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012bd8:	eaeee9ee 	b	3fbcd398 <GPM4DAT+0x2ebcd0b4>
40012bdc:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40012be0:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40012be4:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40012be8:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40012bec:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40012bf0:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40012bf4:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40012bf8:	faeef9ee 	blx	3fbd13b8 <GPM4DAT+0x2ebd10d4>
40012bfc:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40012c00:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40012c04:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40012c08:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40012c10 <HanTable+0x3430>
40012c0c:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40012c10:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40012c14:	3aef39ef 	bcc	3fbe13d8 <GPM4DAT+0x2ebe10f4>
40012c18:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40012c1c:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40012c20:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40012c24:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40012c28:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40012c30 <HanTable+0x3450>
40012c2c:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40012c30:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40012c34:	4aef49ef 	bmi	3fbe53f8 <GPM4DAT+0x2ebe5114>
40012c38:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40012c3c:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40012c40:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40012c44:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40012c48:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40012c50 <HanTable+0x3470>
40012c4c:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40012c50:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40012c54:	5aef59ef 	bpl	3fbe9418 <GPM4DAT+0x2ebe9134>
40012c58:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40012c5c:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40012c60:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40012c64:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40012c68:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40012c70 <HanTable+0x3490>
40012c6c:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40012c70:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40012c74:	6aef69ef 	bvs	3fbed438 <GPM4DAT+0x2ebed154>
40012c78:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40012c7c:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40012c80:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40012c84:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40012c88:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40012c90 <HanTable+0x34b0>
40012c8c:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40012c90:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40012c94:	7aef79ef 	bvc	3fbf1458 <GPM4DAT+0x2ebf1174>
40012c98:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40012c9c:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40012ca0:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40012ca4:	94ef93ef 	strbtls	r9, [pc], #1007	; 40012cac <HanTable+0x34cc>
40012ca8:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40012cac:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40012cb0:	9aef99ef 	bls	3fbf9474 <GPM4DAT+0x2ebf9190>
40012cb4:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40012cb8:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40012cbc:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40012cc0:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40012cc4:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40012ccc <HanTable+0x34ec>
40012cc8:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40012ccc:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40012cd0:	aaefa9ef 	bge	3fbfd494 <GPM4DAT+0x2ebfd1b0>
40012cd4:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40012cd8:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40012cdc:	b0efafef 	rsclt	sl, pc, pc, ror #31
40012ce0:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40012ce4:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40012cec <HanTable+0x350c>
40012ce8:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40012cec:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40012cf0:	baefb9ef 	blt	3fc014b4 <GPM4DAT+0x2ec011d0>
40012cf4:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40012cf8:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40012cfc:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40012d00:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40012d04:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40012d0c <HanTable+0x352c>
40012d08:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40012d0c:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40012d10:	caefc9ef 	bgt	3fc054d4 <GPM4DAT+0x2ec051f0>
40012d14:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40012d18:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40012d1c:	d0efcfef 	rscle	ip, pc, pc, ror #31
40012d20:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40012d24:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40012d2c <HanTable+0x354c>
40012d28:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40012d2c:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40012d30:	daefd9ef 	ble	3fc094f4 <GPM4DAT+0x2ec09210>
40012d34:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40012d38:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40012d3c:	e0efdfef 	rsc	sp, pc, pc, ror #31
40012d40:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40012d44:	e4efe3ef 	strbt	lr, [pc], #1007	; 40012d4c <HanTable+0x356c>
40012d48:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40012d4c:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40012d50:	eaefe9ef 	b	3fc0d514 <GPM4DAT+0x2ec0d230>
40012d54:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40012d58:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40012d5c:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40012d60:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40012d64:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40012d68:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40012d6c:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40012d70:	faeff9ef 	blx	3fc11534 <GPM4DAT+0x2ec11250>
40012d74:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40013138 <HanTable+0x3958>
40012d78:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40012d7c:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40012d80:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40012d84:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40012d88:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012d8c:	3af039f0 	bcc	3fc21554 <GPM4DAT+0x2ec21270>
40012d90:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40012d94:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40012d98:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40012d9c:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40012da0:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40012da4:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40012da8:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40012dac:	4af049f0 	bmi	3fc25574 <GPM4DAT+0x2ec25290>
40012db0:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40012db4:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40012db8:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40012dbc:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40012dc0:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40012dc4:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40012dc8:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012dcc:	5af059f0 	bpl	3fc29594 <GPM4DAT+0x2ec292b0>
40012dd0:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40012dd4:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40012dd8:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40012ddc:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40012de0:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40012de4:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40012de8:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012dec:	6af069f0 	bvs	3fc2d5b4 <GPM4DAT+0x2ec2d2d0>
40012df0:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40012df4:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40012df8:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40012dfc:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40012e00:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40012e04:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40012e08:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012e0c:	7af079f0 	bvc	3fc315d4 <GPM4DAT+0x2ec312f0>
40012e10:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40012e14:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40012e18:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40012e1c:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40012e20:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40012e24:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012e28:	9af099f0 	bls	3fc395f0 <GPM4DAT+0x2ec3930c>
40012e2c:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40012e30:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40012e34:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40012e38:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40012e3c:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40012e40:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40012e44:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012e48:	aaf0a9f0 	bge	3fc3d610 <GPM4DAT+0x2ec3d32c>
40012e4c:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40012e50:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40012e54:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40012e58:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40012e5c:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40012e60:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40012e64:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012e68:	baf0b9f0 	blt	3fc41630 <GPM4DAT+0x2ec4134c>
40012e6c:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40012e70:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40012e74:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40012e78:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40012e7c:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40012e80:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40012e84:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012e88:	caf0c9f0 	bgt	3fc45650 <GPM4DAT+0x2ec4536c>
40012e8c:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40012e90:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40012e94:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40012e98:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40012e9c:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40012ea0:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40012ea4:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012ea8:	daf0d9f0 	ble	3fc49670 <GPM4DAT+0x2ec4938c>
40012eac:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40012eb0:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40012eb4:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40012eb8:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40012ebc:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40012ec0:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40012ec4:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012ec8:	eaf0e9f0 	b	3fc4d690 <GPM4DAT+0x2ec4d3ac>
40012ecc:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40012ed0:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40012ed4:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40012ed8:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40012edc:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40012ee0:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40012ee4:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40012ee8:	faf0f9f0 	blx	3fc516b0 <GPM4DAT+0x2ec513cc>
40012eec:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40012ef0:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40012ef4:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40012ef8:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40012efc:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40012f00:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012f04:	3af139f1 	bcc	3fc616d0 <GPM4DAT+0x2ec613ec>
40012f08:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40012f0c:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40012f10:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40012f14:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40012f18:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40012f1c:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40012f20:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40012f24:	4af149f1 	bmi	3fc656f0 <GPM4DAT+0x2ec6540c>
40012f28:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40012f2c:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40012f30:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40012f34:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40012f38:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40012f3c:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40012f40:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012f44:	5af159f1 	bpl	3fc69710 <GPM4DAT+0x2ec6942c>
40012f48:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40012f4c:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40012f50:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40012f54:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40012f58:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40012f5c:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40012f60:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012f64:	6af169f1 	bvs	3fc6d730 <GPM4DAT+0x2ec6d44c>
40012f68:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40012f6c:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40012f70:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40012f74:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40012f78:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40012f7c:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40012f80:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012f84:	7af179f1 	bvc	3fc71750 <GPM4DAT+0x2ec7146c>
40012f88:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40012f8c:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40012f90:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40012f94:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40012f98:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40012f9c:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012fa0:	9af199f1 	bls	3fc7976c <GPM4DAT+0x2ec79488>
40012fa4:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40012fa8:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40012fac:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40012fb0:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40012fb4:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40012fb8:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40012fbc:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012fc0:	aaf1a9f1 	bge	3fc7d78c <GPM4DAT+0x2ec7d4a8>
40012fc4:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40012fc8:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40012fcc:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40012fd0:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40012fd4:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40012fd8:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40012fdc:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012fe0:	baf1b9f1 	blt	3fc817ac <GPM4DAT+0x2ec814c8>
40012fe4:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40012fe8:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40012fec:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40012ff0:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40012ff4:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40012ff8:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40012ffc:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013000:	caf1c9f1 	bgt	3fc857cc <GPM4DAT+0x2ec854e8>
40013004:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40013008:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
4001300c:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40013010:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40013014:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40013018:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
4001301c:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013020:	daf1d9f1 	ble	3fc897ec <GPM4DAT+0x2ec89508>
40013024:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40013028:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
4001302c:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40013030:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40013034:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40013038:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
4001303c:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013040:	eaf1e9f1 	b	3fc8d80c <GPM4DAT+0x2ec8d528>
40013044:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40013048:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
4001304c:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40013050:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40013054:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40013058:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
4001305c:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40013060:	faf1f9f1 	blx	3fc9182c <GPM4DAT+0x2ec91548>
40013064:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40013068:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
4001306c:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40013070:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40013074:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40013078:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001307c:	3af239f2 	bcc	3fca184c <GPM4DAT+0x2eca1568>
40013080:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40013084:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40013088:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
4001308c:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40013090:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40013094:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40013098:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
4001309c:	4af249f2 	bmi	3fca586c <GPM4DAT+0x2eca5588>
400130a0:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
400130a4:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
400130a8:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
400130ac:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
400130b0:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
400130b4:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
400130b8:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400130bc:	5af259f2 	bpl	3fca988c <GPM4DAT+0x2eca95a8>
400130c0:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
400130c4:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
400130c8:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
400130cc:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
400130d0:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
400130d4:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
400130d8:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400130dc:	6af269f2 	bvs	3fcad8ac <GPM4DAT+0x2ecad5c8>
400130e0:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
400130e4:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
400130e8:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
400130ec:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
400130f0:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
400130f4:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
400130f8:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400130fc:	7af279f2 	bvc	3fcb18cc <GPM4DAT+0x2ecb15e8>
40013100:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
40013104:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40013108:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
4001310c:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40013110:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
40013114:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013118:	9af299f2 	bls	3fcb98e8 <GPM4DAT+0x2ecb9604>
4001311c:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40013120:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
40013124:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40013128:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
4001312c:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40013130:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
40013134:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013138:	aaf2a9f2 	bge	3fcbd908 <GPM4DAT+0x2ecbd624>
4001313c:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40013140:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
40013144:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40013148:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
4001314c:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40013150:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40013154:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013158:	baf2b9f2 	blt	3fcc1928 <GPM4DAT+0x2ecc1644>
4001315c:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40013160:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40013164:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40013168:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
4001316c:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40013170:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
40013174:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013178:	caf2c9f2 	bgt	3fcc5948 <GPM4DAT+0x2ecc5664>
4001317c:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40013180:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
40013184:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40013188:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
4001318c:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40013190:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
40013194:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013198:	daf2d9f2 	ble	3fcc9968 <GPM4DAT+0x2ecc9684>
4001319c:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
400131a0:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
400131a4:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
400131a8:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
400131ac:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
400131b0:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
400131b4:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400131b8:	eaf2e9f2 	b	3fccd988 <GPM4DAT+0x2eccd6a4>
400131bc:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
400131c0:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
400131c4:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
400131c8:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
400131cc:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
400131d0:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
400131d4:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
400131d8:	faf2f9f2 	blx	3fcd19a8 <GPM4DAT+0x2ecd16c4>
400131dc:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
400131e0:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
400131e4:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
400131e8:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
400131ec:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
400131f0:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400131f4:	3af339f3 	bcc	3fce19c8 <GPM4DAT+0x2ece16e4>
400131f8:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
400131fc:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40013200:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
40013204:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40013208:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
4001320c:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40013210:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40013214:	4af349f3 	bmi	3fce59e8 <GPM4DAT+0x2ece5704>
40013218:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
4001321c:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40013220:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
40013224:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40013228:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
4001322c:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40013230:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013234:	5af359f3 	bpl	3fce9a08 <GPM4DAT+0x2ece9724>
40013238:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
4001323c:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40013240:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
40013244:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40013248:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
4001324c:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40013250:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013254:	6af369f3 	bvs	3fceda28 <GPM4DAT+0x2eced744>
40013258:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
4001325c:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40013260:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
40013264:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40013268:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
4001326c:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40013270:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013274:	7af379f3 	bvc	3fcf1a48 <GPM4DAT+0x2ecf1764>
40013278:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
4001327c:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40013280:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
40013284:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40013288:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
4001328c:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013290:	9af399f3 	bls	3fcf9a64 <GPM4DAT+0x2ecf9780>
40013294:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40013298:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
4001329c:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
400132a0:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
400132a4:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
400132a8:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
400132ac:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400132b0:	aaf3a9f3 	bge	3fcfda84 <GPM4DAT+0x2ecfd7a0>
400132b4:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400132b8:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400132bc:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400132c0:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400132c4:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400132c8:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400132cc:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400132d0:	baf3b9f3 	blt	3fd01aa4 <GPM4DAT+0x2ed017c0>
400132d4:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
400132d8:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
400132dc:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
400132e0:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
400132e4:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
400132e8:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
400132ec:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400132f0:	caf3c9f3 	bgt	3fd05ac4 <GPM4DAT+0x2ed057e0>
400132f4:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
400132f8:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
400132fc:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40013300:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
40013304:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40013308:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
4001330c:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013310:	daf3d9f3 	ble	3fd09ae4 <GPM4DAT+0x2ed09800>
40013314:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40013318:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
4001331c:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40013320:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
40013324:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40013328:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
4001332c:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013330:	eaf3e9f3 	b	3fd0db04 <GPM4DAT+0x2ed0d820>
40013334:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40013338:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
4001333c:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40013340:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
40013344:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40013348:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
4001334c:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40013350:	faf3f9f3 	blx	3fd11b24 <GPM4DAT+0x2ed11840>
40013354:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40013358:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
4001335c:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40013360:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
40013364:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40013368:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001336c:	3af439f4 	bcc	3fd21b44 <GPM4DAT+0x2ed21860>
40013370:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
40013374:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40013378:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
4001337c:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40013380:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
40013384:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40013388:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001338c:	4af449f4 	bmi	3fd25b64 <GPM4DAT+0x2ed25880>
40013390:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
40013394:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40013398:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
4001339c:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
400133a0:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
400133a4:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
400133a8:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400133ac:	5af459f4 	bpl	3fd29b84 <GPM4DAT+0x2ed298a0>
400133b0:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
400133b4:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
400133b8:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
400133bc:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
400133c0:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
400133c4:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
400133c8:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400133cc:	6af469f4 	bvs	3fd2dba4 <GPM4DAT+0x2ed2d8c0>
400133d0:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
400133d4:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
400133d8:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
400133dc:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
400133e0:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
400133e4:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
400133e8:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400133ec:	7af479f4 	bvc	3fd31bc4 <GPM4DAT+0x2ed318e0>
400133f0:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
400133f4:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
400133f8:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
400133fc:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40013400:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
40013404:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013408:	9af499f4 	bls	3fd39be0 <GPM4DAT+0x2ed398fc>
4001340c:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40013410:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
40013414:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40013418:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
4001341c:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40013420:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
40013424:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013428:	aaf4a9f4 	bge	3fd3dc00 <GPM4DAT+0x2ed3d91c>
4001342c:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40013430:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
40013434:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40013438:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
4001343c:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40013440:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
40013444:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013448:	baf4b9f4 	blt	3fd41c20 <GPM4DAT+0x2ed4193c>
4001344c:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40013450:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
40013454:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40013458:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
4001345c:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40013460:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
40013464:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013468:	caf4c9f4 	bgt	3fd45c40 <GPM4DAT+0x2ed4595c>
4001346c:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40013470:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
40013474:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40013478:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
4001347c:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40013480:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
40013484:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013488:	daf4d9f4 	ble	3fd49c60 <GPM4DAT+0x2ed4997c>
4001348c:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40013490:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
40013494:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40013498:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
4001349c:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
400134a0:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
400134a4:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400134a8:	eaf4e9f4 	b	3fd4dc80 <GPM4DAT+0x2ed4d99c>
400134ac:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
400134b0:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
400134b4:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400134b8:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400134bc:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400134c0:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400134c4:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400134c8:	faf4f9f4 	blx	3fd51ca0 <GPM4DAT+0x2ed519bc>
400134cc:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400134d0:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400134d4:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
400134d8:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
400134dc:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
400134e0:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400134e4:	3af539f5 	bcc	3fd61cc0 <GPM4DAT+0x2ed619dc>
400134e8:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
400134ec:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
400134f0:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
400134f4:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
400134f8:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
400134fc:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40013500:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40013504:	4af549f5 	bmi	3fd65ce0 <GPM4DAT+0x2ed659fc>
40013508:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
4001350c:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40013510:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
40013514:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40013518:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
4001351c:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40013520:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013524:	5af559f5 	bpl	3fd69d00 <GPM4DAT+0x2ed69a1c>
40013528:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
4001352c:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40013530:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
40013534:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40013538:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
4001353c:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40013540:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013544:	6af569f5 	bvs	3fd6dd20 <GPM4DAT+0x2ed6da3c>
40013548:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
4001354c:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40013550:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
40013554:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40013558:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
4001355c:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40013560:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013564:	7af579f5 	bvc	3fd71d40 <GPM4DAT+0x2ed71a5c>
40013568:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
4001356c:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40013570:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
40013574:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40013578:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
4001357c:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013580:	9af599f5 	bls	3fd79d5c <GPM4DAT+0x2ed79a78>
40013584:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40013588:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
4001358c:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40013590:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
40013594:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40013598:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
4001359c:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400135a0:	aaf5a9f5 	bge	3fd7dd7c <GPM4DAT+0x2ed7da98>
400135a4:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
400135a8:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
400135ac:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
400135b0:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
400135b4:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400135b8:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400135bc:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400135c0:	baf5b9f5 	blt	3fd81d9c <GPM4DAT+0x2ed81ab8>
400135c4:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400135c8:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400135cc:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400135d0:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400135d4:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
400135d8:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
400135dc:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400135e0:	caf5c9f5 	bgt	3fd85dbc <GPM4DAT+0x2ed85ad8>
400135e4:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
400135e8:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
400135ec:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
400135f0:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
400135f4:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
400135f8:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
400135fc:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013600:	daf5d9f5 	ble	3fd89ddc <GPM4DAT+0x2ed89af8>
40013604:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40013608:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
4001360c:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40013610:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
40013614:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40013618:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
4001361c:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013620:	eaf5e9f5 	b	3fd8ddfc <GPM4DAT+0x2ed8db18>
40013624:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40013628:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
4001362c:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40013630:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
40013634:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40013638:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
4001363c:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40013640:	faf5f9f5 	blx	3fd91e1c <GPM4DAT+0x2ed91b38>
40013644:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40013648:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
4001364c:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40013650:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
40013654:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40013658:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001365c:	3af639f6 	bcc	3fda1e3c <GPM4DAT+0x2eda1b58>
40013660:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
40013664:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40013668:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
4001366c:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40013670:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
40013674:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40013678:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001367c:	4af649f6 	bmi	3fda5e5c <GPM4DAT+0x2eda5b78>
40013680:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
40013684:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40013688:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
4001368c:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40013690:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
40013694:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40013698:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001369c:	5af659f6 	bpl	3fda9e7c <GPM4DAT+0x2eda9b98>
400136a0:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
400136a4:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
400136a8:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
400136ac:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
400136b0:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
400136b4:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400136b8:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400136bc:	6af669f6 	bvs	3fdade9c <GPM4DAT+0x2edadbb8>
400136c0:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400136c4:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400136c8:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400136cc:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400136d0:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400136d4:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
400136d8:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400136dc:	7af679f6 	bvc	3fdb1ebc <GPM4DAT+0x2edb1bd8>
400136e0:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
400136e4:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
400136e8:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
400136ec:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
400136f0:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
400136f4:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400136f8:	9af699f6 	bls	3fdb9ed8 <GPM4DAT+0x2edb9bf4>
400136fc:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40013700:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
40013704:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40013708:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
4001370c:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40013710:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
40013714:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013718:	aaf6a9f6 	bge	3fdbdef8 <GPM4DAT+0x2edbdc14>
4001371c:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40013720:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
40013724:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40013728:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
4001372c:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40013730:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
40013734:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013738:	baf6b9f6 	blt	3fdc1f18 <GPM4DAT+0x2edc1c34>
4001373c:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40013740:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
40013744:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40013748:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
4001374c:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40013750:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
40013754:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013758:	caf6c9f6 	bgt	3fdc5f38 <GPM4DAT+0x2edc5c54>
4001375c:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40013760:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
40013764:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40013768:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
4001376c:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40013770:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
40013774:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013778:	daf6d9f6 	ble	3fdc9f58 <GPM4DAT+0x2edc9c74>
4001377c:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40013780:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
40013784:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40013788:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
4001378c:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40013790:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
40013794:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013798:	eaf6e9f6 	b	3fdcdf78 <GPM4DAT+0x2edcdc94>
4001379c:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
400137a0:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
400137a4:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
400137a8:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
400137ac:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
400137b0:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
400137b4:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400137b8:	faf6f9f6 	blx	3fdd1f98 <GPM4DAT+0x2edd1cb4>
400137bc:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400137c0:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400137c4:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400137c8 <.LANCHOR1>:
400137c8:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400137cc:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400137d0:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400137d4:	3af739f7 	bcc	3fde1fb8 <GPM4DAT+0x2ede1cd4>
400137d8:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
400137dc:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
400137e0:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
400137e4:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
400137e8:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
400137ec:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
400137f0:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400137f4:	4af749f7 	bmi	3fde5fd8 <GPM4DAT+0x2ede5cf4>
400137f8:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
400137fc:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40013800:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
40013804:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40013808:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
4001380c:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40013810:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013814:	5af759f7 	bpl	3fde9ff8 <GPM4DAT+0x2ede9d14>
40013818:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
4001381c:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40013820:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
40013824:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40013828:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
4001382c:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40013830:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013834:	6af769f7 	bvs	3fdee018 <GPM4DAT+0x2ededd34>
40013838:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
4001383c:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40013840:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
40013844:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40013848:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
4001384c:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40013850:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013854:	7af779f7 	bvc	3fdf2038 <GPM4DAT+0x2edf1d54>
40013858:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
4001385c:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40013860:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
40013864:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40013868:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
4001386c:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013870:	9af799f7 	bls	3fdfa054 <GPM4DAT+0x2edf9d70>
40013874:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40013878:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
4001387c:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40013880:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40013884:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40013888:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
4001388c:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013890:	aaf7a9f7 	bge	3fdfe074 <GPM4DAT+0x2edfdd90>
40013894:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40013898:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
4001389c:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
400138a0:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
400138a4:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
400138a8:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
400138ac:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400138b0:	baf7b9f7 	blt	3fe02094 <GPM4DAT+0x2ee01db0>
400138b4:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400138b8:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400138bc:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400138c0:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400138c4:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400138c8:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400138cc:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400138d0:	caf7c9f7 	bgt	3fe060b4 <GPM4DAT+0x2ee05dd0>
400138d4:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
400138d8:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
400138dc:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
400138e0:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
400138e4:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
400138e8:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
400138ec:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400138f0:	daf7d9f7 	ble	3fe0a0d4 <GPM4DAT+0x2ee09df0>
400138f4:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
400138f8:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
400138fc:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40013900:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
40013904:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40013908:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
4001390c:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013910:	eaf7e9f7 	b	3fe0e0f4 <GPM4DAT+0x2ee0de10>
40013914:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40013918:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
4001391c:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40013920:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
40013924:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40013928:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
4001392c:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40013930:	faf7f9f7 	blx	3fe12114 <GPM4DAT+0x2ee11e30>
40013934:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40013938:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
4001393c:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40013940:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
40013944:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40013948:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001394c:	3af839f8 	bcc	3fe22134 <GPM4DAT+0x2ee21e50>
40013950:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40013954:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40013958:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
4001395c:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40013960:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40013964:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40013968:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
4001396c:	4af849f8 	bmi	3fe26154 <GPM4DAT+0x2ee25e70>
40013970:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
40013974:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40013978:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
4001397c:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40013980:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
40013984:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40013988:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001398c:	5af859f8 	bpl	3fe2a174 <GPM4DAT+0x2ee29e90>
40013990:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
40013994:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
40013998:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
4001399c:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400139a0:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400139a4:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400139a8:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400139ac:	6af869f8 	bvs	3fe2e194 <GPM4DAT+0x2ee2deb0>
400139b0:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400139b4:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400139b8:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400139bc:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400139c0:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400139c4:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400139c8:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400139cc:	7af879f8 	bvc	3fe321b4 <GPM4DAT+0x2ee31ed0>
400139d0:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400139d4:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
400139d8:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
400139dc:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
400139e0:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
400139e4:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400139e8:	9af899f8 	bls	3fe3a1d0 <GPM4DAT+0x2ee39eec>
400139ec:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
400139f0:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
400139f4:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
400139f8:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
400139fc:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40013a00:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40013a04:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013a08:	aaf8a9f8 	bge	3fe3e1f0 <GPM4DAT+0x2ee3df0c>
40013a0c:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40013a10:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40013a14:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40013a18:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40013a1c:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40013a20:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40013a24:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013a28:	baf8b9f8 	blt	3fe42210 <GPM4DAT+0x2ee41f2c>
40013a2c:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40013a30:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40013a34:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40013a38:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40013a3c:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40013a40:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40013a44:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013a48:	caf8c9f8 	bgt	3fe46230 <GPM4DAT+0x2ee45f4c>
40013a4c:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40013a50:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40013a54:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40013a58:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40013a5c:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40013a60:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40013a64:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013a68:	daf8d9f8 	ble	3fe4a250 <GPM4DAT+0x2ee49f6c>
40013a6c:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40013a70:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40013a74:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40013a78:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
40013a7c:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40013a80:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40013a84:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013a88:	eaf8e9f8 	b	3fe4e270 <GPM4DAT+0x2ee4df8c>
40013a8c:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40013a90:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
40013a94:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40013a98:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
40013a9c:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40013aa0:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
40013aa4:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40013aa8:	faf8f9f8 	blx	3fe52290 <GPM4DAT+0x2ee51fac>
40013aac:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40013ab0:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
40013ab4:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
40013ab8:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
40013abc:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
40013ac0:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40013ac4:	3af939f9 	bcc	3fe622b0 <GPM4DAT+0x2ee61fcc>
40013ac8:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
40013acc:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40013ad0:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40013ad4:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40013ad8:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40013adc:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40013ae0:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013ae4:	4af949f9 	bmi	3fe662d0 <GPM4DAT+0x2ee65fec>
40013ae8:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40013aec:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40013af0:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40013af4:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40013af8:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40013afc:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40013b00:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013b04:	5af959f9 	bpl	3fe6a2f0 <GPM4DAT+0x2ee6a00c>
40013b08:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40013b0c:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40013b10:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40013b14:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40013b18:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40013b1c:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40013b20:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013b24:	6af969f9 	bvs	3fe6e310 <GPM4DAT+0x2ee6e02c>
40013b28:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40013b2c:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40013b30:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40013b34:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40013b38:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40013b3c:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40013b40:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013b44:	7af979f9 	bvc	3fe72330 <GPM4DAT+0x2ee7204c>
40013b48:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40013b4c:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40013b50:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40013b54:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40013b58:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40013b5c:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013b60:	9af999f9 	bls	3fe7a34c <GPM4DAT+0x2ee7a068>
40013b64:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40013b68:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40013b6c:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40013b70:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40013b74:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40013b78:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40013b7c:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013b80:	aaf9a9f9 	bge	3fe7e36c <GPM4DAT+0x2ee7e088>
40013b84:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40013b88:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40013b8c:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40013b90:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40013b94:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40013b98:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40013b9c:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013ba0:	baf9b9f9 	blt	3fe8238c <GPM4DAT+0x2ee820a8>
40013ba4:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40013ba8:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40013bac:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40013bb0:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40013bb4:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40013bb8:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
40013bbc:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013bc0:	caf9c9f9 	bgt	3fe863ac <GPM4DAT+0x2ee860c8>
40013bc4:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40013bc8:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
40013bcc:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40013bd0:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40013bd4:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40013bd8:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40013bdc:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013be0:	daf9d9f9 	ble	3fe8a3cc <GPM4DAT+0x2ee8a0e8>
40013be4:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40013be8:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40013bec:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40013bf0:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40013bf4:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40013bf8:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40013bfc:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013c00:	eaf9e9f9 	b	3fe8e3ec <GPM4DAT+0x2ee8e108>
40013c04:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40013c08:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40013c0c:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40013c10:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40013c14:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40013c18:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40013c1c:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40013c20:	faf9f9f9 	blx	3fe9240c <GPM4DAT+0x2ee92128>
40013c24:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40013c28:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40013c2c:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40013c30:	daa0dafe 	ble	3e84a830 <GPM4DAT+0x2d84a54c>
40013c34:	dba0dbfe 	blle	3e84ac34 <GPM4DAT+0x2d84a950>
40013c38:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40013c3c:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40013c40:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40013c44:	dfa0dffe 	svcle	0x00a0dffe
40013c48:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40013c4c:	8f918ccb 	svchi	0x00918ccb
40013c50:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40013c54:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40013c58:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40013c5c:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40013c60:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40013c64:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40013c68:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40013c6c:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40013c70:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40013c74:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40013c78:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40013c7c:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40013c80:	e1fee0a0 	mvns	lr, r0, lsr #1
40013c84:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40013c88:	e3fee2a0 	mvns	lr, #160, 4
40013c8c:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40013c90:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40013c94:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40013c98:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40013c9c:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40013ca0:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40013ca4:	eafee9a0 	b	3ffce32c <GPM4DAT+0x2efce048>
40013ca8:	ebfeeaa0 	bl	3ffce730 <GPM4DAT+0x2efce44c>
40013cac:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40013cb0:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40013cb4:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40013cb8:	effeeea0 	svc	0x00feeea0
40013cbc:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40013cc0:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40013cc4:	f2fef1a0 	vext.8	d31, d30, d16, #1
40013cc8:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40013ccc:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40013cd0:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40013cd4:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40013cd8:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40013cdc:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40013ce0:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40013ce4:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40013ce8 <_first>:
40013ce8:	02010000 	andeq	r0, r1, #0
40013cec:	06050403 	streq	r0, [r5], -r3, lsl #8
40013cf0:	0a090807 	beq	40255d14 <__ZI_LIMIT__+0x23c490>
40013cf4:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013cf8:	1211100f 	andsne	r1, r1, #15
40013cfc:	00000013 	andeq	r0, r0, r3, lsl r0

40013d00 <_middle>:
40013d00:	01000000 	mrseq	r0, (UNDEF: 0)
40013d04:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40013d08:	07060000 	streq	r0, [r6, -r0]
40013d0c:	0b0a0908 	bleq	40296134 <__ZI_LIMIT__+0x27c8b0>
40013d10:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40013d14:	11100f0e 	tstne	r0, lr, lsl #30
40013d18:	13120000 	tstne	r2, #0
40013d1c:	00001514 	andeq	r1, r0, r4, lsl r5

40013d20 <_last>:
40013d20:	02010000 	andeq	r0, r1, #0
40013d24:	06050403 	streq	r0, [r5], -r3, lsl #8
40013d28:	0a090807 	beq	40255d4c <__ZI_LIMIT__+0x23c4c8>
40013d2c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013d30:	1100100f 	tstne	r0, pc
40013d34:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40013d38:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40013d3c:	00001b1a 	andeq	r1, r0, sl, lsl fp

40013d40 <han16x16>:
	...
40013d64:	803f0000 	eorshi	r0, pc, r0
40013d68:	80018001 	andhi	r8, r1, r1
40013d6c:	00060003 	andeq	r0, r6, r3
40013d70:	0030000c 	eorseq	r0, r0, ip
	...
40013d84:	807f0000 	rsbshi	r0, pc, r0
40013d88:	800d800d 	andhi	r8, sp, sp
40013d8c:	001b001b 	andseq	r0, fp, fp, lsl r0
40013d90:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40013da4:	00700000 	rsbseq	r0, r0, r0
40013da8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dac:	00300030 	eorseq	r0, r0, r0, lsr r0
40013db0:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013dc4:	007f0000 	rsbseq	r0, pc, r0
40013dc8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dcc:	00300030 	eorseq	r0, r0, r0, lsr r0
40013dd0:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013de4:	807f0000 	rsbshi	r0, pc, r0
40013de8:	00360036 	eorseq	r0, r6, r6, lsr r0
40013dec:	00360036 	eorseq	r0, r6, r6, lsr r0
40013df0:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40013e04:	803f0000 	eorshi	r0, pc, r0
40013e08:	80018001 	andhi	r8, r1, r1
40013e0c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013e10:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013e24:	807f0000 	rsbshi	r0, pc, r0
40013e28:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e2c:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e30:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013e44:	80030000 	andhi	r0, r3, r0
40013e48:	80318071 	eorshi	r8, r1, r1, ror r0
40013e4c:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013e50:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013e64:	80030000 	andhi	r0, r3, r0
40013e68:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013e6c:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013e70:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013e84:	0006000e 	andeq	r0, r6, lr
40013e88:	00060006 	andeq	r0, r6, r6
40013e8c:	000b000e 	andeq	r0, fp, lr
40013e90:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40013ea4:	00330000 	eorseq	r0, r3, r0
40013ea8:	00330033 	eorseq	r0, r3, r3, lsr r0
40013eac:	002d0033 	eoreq	r0, sp, r3, lsr r0
40013eb0:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40013ec4:	001e0000 	andseq	r0, lr, r0
40013ec8:	80610033 	rsbhi	r0, r1, r3, lsr r0
40013ecc:	80618061 	rsbhi	r8, r1, r1, rrx
40013ed0:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013ee4:	007f0000 	rsbseq	r0, pc, r0
40013ee8:	00030003 	andeq	r0, r3, r3
40013eec:	000c0006 	andeq	r0, ip, r6
40013ef0:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013f04:	807f0000 	rsbshi	r0, pc, r0
40013f08:	800d800d 	andhi	r8, sp, sp
40013f0c:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013f10:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40013f24:	0000001e 	andeq	r0, r0, lr, lsl r0
40013f28:	0003007f 	andeq	r0, r3, pc, ror r0
40013f2c:	000e0006 	andeq	r0, lr, r6
40013f30:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013f44:	807f0000 	rsbshi	r0, pc, r0
40013f48:	807f8001 	rsbshi	r8, pc, r1
40013f4c:	00060003 	andeq	r0, r6, r3
40013f50:	0070000c 	rsbseq	r0, r0, ip
	...
40013f64:	807f0000 	rsbshi	r0, pc, r0
40013f68:	00300030 	eorseq	r0, r0, r0, lsr r0
40013f6c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013f70:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013f84:	c0ff0000 	rscsgt	r0, pc, r0
40013f88:	00330033 	eorseq	r0, r3, r3, lsr r0
40013f8c:	00330033 	eorseq	r0, r3, r3, lsr r0
40013f90:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013fa4:	c07f000e 	rsbsgt	r0, pc, lr
40013fa8:	001f0000 	andseq	r0, pc, r0
40013fac:	80318031 	eorshi	r8, r1, r1, lsr r0
40013fb0:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013fe4:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013fe8:	30003000 	andcc	r3, r0, r0
40013fec:	20003000 	andcs	r3, r0, r0
	...
40014004:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014008:	18031803 	stmdane	r3, {r0, r1, fp, ip}
4001400c:	10021803 	andne	r1, r2, r3, lsl #16
	...
40014024:	00180038 	andseq	r0, r8, r8, lsr r0
40014028:	00180018 	andseq	r0, r8, r8, lsl r0
4001402c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014044:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014048:	00180018 	andseq	r0, r8, r8, lsl r0
4001404c:	0000f00f 	andeq	pc, r0, pc
	...
40014064:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014068:	c018c018 	andsgt	ip, r8, r8, lsl r0
4001406c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40014084:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014088:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001408c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400140a4:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400140a8:	30183018 	andscc	r3, r8, r8, lsl r0
400140ac:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400140c4:	30187038 	andscc	r7, r8, r8, lsr r0
400140c8:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
400140cc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400140e4:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
400140e8:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400140ec:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014104:	80018003 	andhi	r8, r1, r3
40014108:	3006c003 	andcc	ip, r6, r3
4001410c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40014124:	600c600c 	andvs	r6, ip, ip
40014128:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
4001412c:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
40014144:	3018e00f 	andscc	lr, r8, pc
40014148:	30183018 	andscc	r3, r8, r8, lsl r0
4001414c:	0000e00f 	andeq	lr, r0, pc
	...
40014164:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014168:	6003c000 	andvs	ip, r3, r0
4001416c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40014184:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014188:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
4001418c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400141a0:	c0030000 	andgt	r0, r3, r0
400141a4:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
400141a8:	6003c001 	andvs	ip, r3, r1
400141ac:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
400141c4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400141c8:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
400141cc:	18001800 	stmdane	r0, {fp, ip}
400141d0:	00001000 	andeq	r1, r0, r0
	...
400141e4:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400141e8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400141ec:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014204:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014208:	60066006 	andvs	r6, r6, r6
4001420c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014220:	c0030000 	andgt	r0, r3, r0
40014224:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014228:	300c300c 	andcc	r3, ip, ip
4001422c:	0000e007 	andeq	lr, r0, r7
	...
40014264:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014268:	30003000 	andcc	r3, r0, r0
4001426c:	20003000 	andcs	r3, r0, r0
	...
40014284:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014288:	18031803 	stmdane	r3, {r0, r1, fp, ip}
4001428c:	00001002 	andeq	r1, r0, r2
	...
400142a4:	00180038 	andseq	r0, r8, r8, lsr r0
400142a8:	00180018 	andseq	r0, r8, r8, lsl r0
400142ac:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400142c4:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400142c8:	00180018 	andseq	r0, r8, r8, lsl r0
400142cc:	0000f00f 	andeq	pc, r0, pc
	...
400142e4:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400142e8:	c018c018 	andsgt	ip, r8, r8, lsl r0
400142ec:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40014304:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014308:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001430c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014324:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40014328:	30183018 	andscc	r3, r8, r8, lsl r0
4001432c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40014344:	30187038 	andscc	r7, r8, r8, lsr r0
40014348:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
4001434c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40014364:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014368:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001436c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014380:	80030000 	andhi	r0, r3, r0
40014384:	c0038001 	andgt	r8, r3, r1
40014388:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
4001438c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400143a0:	600c0000 	andvs	r0, ip, r0
400143a4:	e00e600c 	and	r6, lr, ip
400143a8:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
400143ac:	00000c61 	andeq	r0, r0, r1, ror #24
	...
400143c0:	e0070000 	and	r0, r7, r0
400143c4:	300c300c 	andcc	r3, ip, ip
400143c8:	e007300c 	and	r3, r7, ip
	...
400143e0:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
400143e4:	c0006000 	andgt	r6, r0, r0
400143e8:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
400143ec:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014404:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014408:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
4001440c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014420:	c0030000 	andgt	r0, r3, r0
40014424:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40014428:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
4001442c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014444:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014448:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001444c:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014464:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014468:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001446c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014484:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014488:	60066006 	andvs	r6, r6, r6
4001448c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400144a0:	c0030000 	andgt	r0, r3, r0
400144a4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400144a8:	300c300c 	andcc	r3, ip, ip
400144ac:	0000e007 	andeq	lr, r0, r7
	...
400144e4:	8001803f 	andhi	r8, r1, pc, lsr r0
400144e8:	80018001 	andhi	r8, r1, r1
400144ec:	00018001 	andeq	r8, r1, r1
	...
40014504:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40014508:	c00cc00c 	andgt	ip, ip, ip
4001450c:	8008c00c 	andhi	ip, r8, ip
	...
40014524:	00300070 	eorseq	r0, r0, r0, ror r0
40014528:	00300030 	eorseq	r0, r0, r0, lsr r0
4001452c:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014544:	0030807f 	eorseq	r8, r0, pc, ror r0
40014548:	00300030 	eorseq	r0, r0, r0, lsr r0
4001454c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014564:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014568:	00330033 	eorseq	r0, r3, r3, lsr r0
4001456c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014584:	8001803f 	andhi	r8, r1, pc, lsr r0
40014588:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001458c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400145a4:	8031807f 	eorshi	r8, r1, pc, ror r0
400145a8:	80318031 	eorshi	r8, r1, r1, lsr r0
400145ac:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400145c4:	80318073 	eorshi	r8, r1, r3, ror r0
400145c8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400145cc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400145e4:	c036c076 	eorsgt	ip, r6, r6, ror r0
400145e8:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
400145ec:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014604:	0006000e 	andeq	r0, r6, lr
40014608:	8019000e 	andshi	r0, r9, lr
4001460c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40014624:	80198019 	andshi	r8, r9, r9, lsl r0
40014628:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
4001462c:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40014644:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014648:	80318031 	eorshi	r8, r1, r1, lsr r0
4001464c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014664:	0003803f 	andeq	r8, r3, pc, lsr r0
40014668:	800d0006 	andhi	r0, sp, r6
4001466c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40014684:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014688:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001468c:	0000c064 	andeq	ip, r0, r4, rrx
	...
400146a4:	803f000e 	eorshi	r0, pc, lr
400146a8:	00060003 	andeq	r0, r6, r3
400146ac:	c030800d 	eorsgt	r8, r0, sp
	...
400146c4:	c000c03f 	andgt	ip, r0, pc, lsr r0
400146c8:	c000c03f 	andgt	ip, r0, pc, lsr r0
400146cc:	8000c000 	andhi	ip, r0, r0
	...
400146e4:	0030807f 	eorseq	r8, r0, pc, ror r0
400146e8:	0030803f 	eorseq	r8, r0, pc, lsr r0
400146ec:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014704:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014708:	80198019 	andshi	r8, r9, r9, lsl r0
4001470c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014720:	000e0000 	andeq	r0, lr, r0
40014724:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014728:	80318031 	eorshi	r8, r1, r1, lsr r0
4001472c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014764:	8001803f 	andhi	r8, r1, pc, lsr r0
40014768:	80018001 	andhi	r8, r1, r1
4001476c:	00018001 	andeq	r8, r1, r1
	...
40014784:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40014788:	c00cc00c 	andgt	ip, ip, ip
4001478c:	8008c00c 	andhi	ip, r8, ip
	...
400147a4:	00300070 	eorseq	r0, r0, r0, ror r0
400147a8:	00300030 	eorseq	r0, r0, r0, lsr r0
400147ac:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400147c4:	0030807f 	eorseq	r8, r0, pc, ror r0
400147c8:	00300030 	eorseq	r0, r0, r0, lsr r0
400147cc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400147e4:	0033c07f 	eorseq	ip, r3, pc, ror r0
400147e8:	00330033 	eorseq	r0, r3, r3, lsr r0
400147ec:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014804:	8001803f 	andhi	r8, r1, pc, lsr r0
40014808:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001480c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014824:	8031807f 	eorshi	r8, r1, pc, ror r0
40014828:	80318031 	eorshi	r8, r1, r1, lsr r0
4001482c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014844:	80318073 	eorshi	r8, r1, r3, ror r0
40014848:	8031803f 	eorshi	r8, r1, pc, lsr r0
4001484c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014864:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014868:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
4001486c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014884:	0006000e 	andeq	r0, r6, lr
40014888:	8019000e 	andshi	r0, r9, lr
4001488c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400148a4:	80198019 	andshi	r8, r9, r9, lsl r0
400148a8:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400148ac:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400148c4:	8031001f 	eorshi	r0, r1, pc, lsl r0
400148c8:	80318031 	eorshi	r8, r1, r1, lsr r0
400148cc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400148e4:	0003803f 	andeq	r8, r3, pc, lsr r0
400148e8:	800d0006 	andhi	r0, sp, r6
400148ec:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40014904:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014908:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001490c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014924:	803f000e 	eorshi	r0, pc, lr
40014928:	00060003 	andeq	r0, r6, r3
4001492c:	c030800d 	eorsgt	r8, r0, sp
	...
40014944:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014948:	c000c03f 	andgt	ip, r0, pc, lsr r0
4001494c:	8000c000 	andhi	ip, r0, r0
	...
40014964:	0030807f 	eorseq	r8, r0, pc, ror r0
40014968:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001496c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014984:	8019c03f 	andshi	ip, r9, pc, lsr r0
40014988:	80198019 	andshi	r8, r9, r9, lsl r0
4001498c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400149a0:	000e0000 	andeq	r0, lr, r0
400149a4:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400149a8:	80318031 	eorshi	r8, r1, r1, lsr r0
400149ac:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400149e4:	8001803f 	andhi	r8, r1, pc, lsr r0
400149e8:	00038001 	andeq	r8, r3, r1
400149ec:	000c0006 	andeq	r0, ip, r6
400149f0:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014a04:	800d807f 	andhi	r8, sp, pc, ror r0
40014a08:	001b800d 	andseq	r8, fp, sp
40014a0c:	0036001b 	eorseq	r0, r6, fp, lsl r0
40014a10:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014a24:	00300070 	eorseq	r0, r0, r0, ror r0
40014a28:	00300030 	eorseq	r0, r0, r0, lsr r0
40014a2c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014a44:	0030007f 	eorseq	r0, r0, pc, ror r0
40014a48:	00300030 	eorseq	r0, r0, r0, lsr r0
40014a4c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014a64:	0036807f 	eorseq	r8, r6, pc, ror r0
40014a68:	00360036 	eorseq	r0, r6, r6, lsr r0
40014a6c:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40014a84:	8001803f 	andhi	r8, r1, pc, lsr r0
40014a88:	803f8001 	eorshi	r8, pc, r1
40014a8c:	00300030 	eorseq	r0, r0, r0, lsr r0
40014a90:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40014aa4:	8031807f 	eorshi	r8, r1, pc, ror r0
40014aa8:	80318031 	eorshi	r8, r1, r1, lsr r0
40014aac:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014ac4:	80318073 	eorshi	r8, r1, r3, ror r0
40014ac8:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014acc:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014ae4:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014ae8:	806d807f 	rsbhi	r8, sp, pc, ror r0
40014aec:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40014b04:	0006000e 	andeq	r0, r6, lr
40014b08:	000e0006 	andeq	r0, lr, r6
40014b0c:	8019000b 	andshi	r0, r9, fp
40014b10:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014b24:	001b001b 	andseq	r0, fp, fp, lsl r0
40014b28:	0015001b 	andseq	r0, r5, fp, lsl r0
40014b2c:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40014b44:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014b48:	80318031 	eorshi	r8, r1, r1, lsr r0
40014b4c:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014b64:	8001803f 	andhi	r8, r1, pc, lsr r0
40014b68:	00060003 	andeq	r0, r6, r3
40014b6c:	c030800d 	eorsgt	r8, r0, sp
	...
40014b84:	800d807f 	andhi	r8, sp, pc, ror r0
40014b88:	001b800d 	andseq	r8, fp, sp
40014b8c:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40014b90:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40014ba4:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40014ba8:	00060003 	andeq	r0, r6, r3
40014bac:	001b000e 	andseq	r0, fp, lr
40014bb0:	00008061 	andeq	r8, r0, r1, rrx
	...
40014bc4:	8001803f 	andhi	r8, r1, pc, lsr r0
40014bc8:	0003803f 	andeq	r8, r3, pc, lsr r0
40014bcc:	000c0006 	andeq	r0, ip, r6
40014bd0:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014be4:	0030007f 	eorseq	r0, r0, pc, ror r0
40014be8:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40014bec:	00300030 	eorseq	r0, r0, r0, lsr r0
40014bf0:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014c04:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014c08:	00330033 	eorseq	r0, r3, r3, lsr r0
40014c0c:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40014c20:	000c0000 	andeq	r0, ip, r0
40014c24:	001e807f 	andseq	r8, lr, pc, ror r0
40014c28:	00330033 	eorseq	r0, r3, r3, lsr r0
40014c2c:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40014c64:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014c68:	18001800 	stmdane	r0, {fp, ip}
40014c6c:	00001000 	andeq	r1, r0, r0
	...
40014c84:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40014c88:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014c8c:	00001004 	andeq	r1, r0, r4
	...
40014ca4:	00180038 	andseq	r0, r8, r8, lsr r0
40014ca8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014cc4:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014cc8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014ce4:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014ce8:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40014d04:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d08:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014d0c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014d24:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d28:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40014d44:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40014d48:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d4c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014d64:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014d68:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014d6c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014d80:	80030000 	andhi	r0, r3, r0
40014d84:	c0038001 	andgt	r8, r3, r1
40014d88:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40014d8c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40014da0:	600c0000 	andvs	r0, ip, r0
40014da4:	600e600c 	andvs	r6, lr, ip
40014da8:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40014dac:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40014dc4:	300ce007 	andcc	lr, ip, r7
40014dc8:	300c300c 	andcc	r3, ip, ip
40014dcc:	0000e007 	andeq	lr, r0, r7
	...
40014de4:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014de8:	6003c000 	andvs	ip, r3, r0
40014dec:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40014e04:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014e08:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40014e0c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014e20:	c0010000 	andgt	r0, r1, r0
40014e24:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40014e28:	30066003 	andcc	r6, r6, r3
40014e2c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40014e44:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014e48:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014e4c:	00001000 	andeq	r1, r0, r0
	...
40014e64:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014e68:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014e6c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014e84:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014e88:	60066006 	andvs	r6, r6, r6
40014e8c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014ea0:	c0030000 	andgt	r0, r3, r0
40014ea4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014ea8:	300c300c 	andcc	r3, ip, ip
40014eac:	0000e007 	andeq	lr, r0, r7
	...
40014ee4:	8001803f 	andhi	r8, r1, pc, lsr r0
40014ee8:	80018001 	andhi	r8, r1, r1
40014eec:	00000001 	andeq	r0, r0, r1
	...
40014f04:	8019807f 	andshi	r8, r9, pc, ror r0
40014f08:	80198019 	andshi	r8, r9, r9, lsl r0
40014f0c:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40014f24:	00300070 	eorseq	r0, r0, r0, ror r0
40014f28:	00300030 	eorseq	r0, r0, r0, lsr r0
40014f2c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014f44:	0030807f 	eorseq	r8, r0, pc, ror r0
40014f48:	00300030 	eorseq	r0, r0, r0, lsr r0
40014f4c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014f64:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014f68:	00330033 	eorseq	r0, r3, r3, lsr r0
40014f6c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40014f84:	8001803f 	andhi	r8, r1, pc, lsr r0
40014f88:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014f8c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014fa4:	8031807f 	eorshi	r8, r1, pc, ror r0
40014fa8:	80318031 	eorshi	r8, r1, r1, lsr r0
40014fac:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014fc4:	80318073 	eorshi	r8, r1, r3, ror r0
40014fc8:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014fcc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014fe4:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014fe8:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014fec:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40015000:	000e0000 	andeq	r0, lr, r0
40015004:	000e0006 	andeq	r0, lr, r6
40015008:	c0308019 	eorsgt	r8, r0, r9, lsl r0
4001500c:	00004040 	andeq	r4, r0, r0, asr #32
	...
40015024:	80198019 	andshi	r8, r9, r9, lsl r0
40015028:	c036801f 	eorsgt	r8, r6, pc, lsl r0
4001502c:	00006066 	andeq	r6, r0, r6, rrx
	...
40015044:	8031001f 	eorshi	r0, r1, pc, lsl r0
40015048:	80318031 	eorshi	r8, r1, r1, lsr r0
4001504c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40015064:	0003803f 	andeq	r8, r3, pc, lsr r0
40015068:	80190006 	andshi	r0, r9, r6
4001506c:	0000c060 	andeq	ip, r0, r0, rrx
	...
40015084:	800dc07f 	andhi	ip, sp, pc, ror r0
40015088:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001508c:	0000c064 	andeq	ip, r0, r4, rrx
	...
400150a0:	000e0000 	andeq	r0, lr, r0
400150a4:	0003807f 	andeq	r8, r3, pc, ror r0
400150a8:	80190006 	andshi	r0, r9, r6
400150ac:	0000c060 	andeq	ip, r0, r0, rrx
	...
400150c4:	8001803f 	andhi	r8, r1, pc, lsr r0
400150c8:	8001803f 	andhi	r8, r1, pc, lsr r0
400150cc:	00018001 	andeq	r8, r1, r1
	...
400150e4:	0030807f 	eorseq	r8, r0, pc, ror r0
400150e8:	0030803f 	eorseq	r8, r0, pc, lsr r0
400150ec:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40015104:	0033807f 	eorseq	r8, r3, pc, ror r0
40015108:	00330033 	eorseq	r0, r3, r3, lsr r0
4001510c:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40015120:	000e0000 	andeq	r0, lr, r0
40015124:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40015128:	80318031 	eorshi	r8, r1, r1, lsr r0
4001512c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40015160:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015164:	18001800 	stmdane	r0, {fp, ip}
40015168:	18001800 	stmdane	r0, {fp, ip}
4001516c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015170:	18001800 	stmdane	r0, {fp, ip}
40015174:	18001800 	stmdane	r0, {fp, ip}
40015178:	18001800 	stmdane	r0, {fp, ip}
4001517c:	00001000 	andeq	r1, r0, r0
40015180:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015184:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015188:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001518c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015190:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015194:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015198:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001519c:	00000400 	andeq	r0, r0, r0, lsl #8
400151a0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400151a4:	18001800 	stmdane	r0, {fp, ip}
400151a8:	1f001800 	svcne	0x00001800
400151ac:	18001800 	stmdane	r0, {fp, ip}
400151b0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400151b4:	18001800 	stmdane	r0, {fp, ip}
400151b8:	18001800 	stmdane	r0, {fp, ip}
400151bc:	00001000 	andeq	r1, r0, r0
400151c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400151c4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151c8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400151cc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151d0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400151d4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400151d8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400151dc:	00000400 	andeq	r0, r0, r0, lsl #8
400151e0:	1c000000 	stcne	0, cr0, [r0], {-0}
400151e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151e8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151ec:	0c007c00 	stceq	12, cr7, [r0], {-0}
400151f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400151fc:	00000800 	andeq	r0, r0, r0, lsl #16
40015200:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015204:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015208:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001520c:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015210:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015214:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015218:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001521c:	00000400 	andeq	r0, r0, r0, lsl #8
40015220:	1c000000 	stcne	0, cr0, [r0], {-0}
40015224:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015228:	7c000c00 	stcvc	12, cr0, [r0], {-0}
4001522c:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015230:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015234:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015238:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001523c:	00000800 	andeq	r0, r0, r0, lsl #16
40015240:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015244:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015248:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
4001524c:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40015250:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015254:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015258:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001525c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015270:	80018001 	andhi	r8, r1, r1
40015274:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40015280:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015284:	18001800 	stmdane	r0, {fp, ip}
40015288:	18001800 	stmdane	r0, {fp, ip}
4001528c:	1f001800 	svcne	0x00001800
40015290:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015294:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40015298:	18001800 	stmdane	r0, {fp, ip}
4001529c:	00001000 	andeq	r1, r0, r0
400152a0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152a4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400152a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400152ac:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400152b0:	36183618 			; <UNDEFINED> instruction: 0x36183618
400152b4:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400152b8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400152bc:	00000400 	andeq	r0, r0, r0, lsl #8
400152c0:	1c000000 	stcne	0, cr0, [r0], {-0}
400152c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152d0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400152d4:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400152d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400152dc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400152f0:	600ce00c 	andvs	lr, ip, ip
400152f4:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40015310:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40015314:	80018001 	andhi	r8, r1, r1
40015318:	80018001 	andhi	r8, r1, r1
4001531c:	00000001 	andeq	r0, r0, r1
40015320:	1c000000 	stcne	0, cr0, [r0], {-0}
40015324:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015328:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001532c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015330:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40015334:	0c067c06 	stceq	12, cr7, [r6], {6}
40015338:	0c040c06 	stceq	12, cr0, [r4], {6}
4001533c:	00000800 	andeq	r0, r0, r0, lsl #16
40015340:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015344:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015348:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001534c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015350:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40015354:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40015358:	2608360c 	strcs	r3, [r8], -ip, lsl #12
4001535c:	00000400 	andeq	r0, r0, r0, lsl #8
40015360:	1c000000 	stcne	0, cr0, [r0], {-0}
40015364:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015368:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001536c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015370:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40015374:	0c060c06 	stceq	12, cr0, [r6], {6}
40015378:	0c040c06 	stceq	12, cr0, [r4], {6}
4001537c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015390:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40015394:	60066006 	andvs	r6, r6, r6
40015398:	60066006 	andvs	r6, r6, r6
4001539c:	00004004 	andeq	r4, r0, r4
	...
400153b4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400153c0:	1c000000 	stcne	0, cr0, [r0], {-0}
400153c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153d0:	ec000c00 	stc	12, cr0, [r0], {-0}
400153d4:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400153d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153dc:	00000800 	andeq	r0, r0, r0, lsl #16
400153e0:	1c000000 	stcne	0, cr0, [r0], {-0}
400153e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153e8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400153fc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015420:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015424:	18001800 	stmdane	r0, {fp, ip}
40015428:	18001800 	stmdane	r0, {fp, ip}
4001542c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015430:	18001800 	stmdane	r0, {fp, ip}
40015434:	18001800 	stmdane	r0, {fp, ip}
40015438:	18001800 	stmdane	r0, {fp, ip}
4001543c:	00001000 	andeq	r1, r0, r0
40015440:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015444:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015448:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001544c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015450:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015454:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015458:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001545c:	00000400 	andeq	r0, r0, r0, lsl #8
40015460:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015464:	18001800 	stmdane	r0, {fp, ip}
40015468:	1f001800 	svcne	0x00001800
4001546c:	18001800 	stmdane	r0, {fp, ip}
40015470:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015474:	18001800 	stmdane	r0, {fp, ip}
40015478:	18001800 	stmdane	r0, {fp, ip}
4001547c:	00001000 	andeq	r1, r0, r0
40015480:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015484:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015488:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001548c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015490:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015494:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015498:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001549c:	00000400 	andeq	r0, r0, r0, lsl #8
400154a0:	1c000000 	stcne	0, cr0, [r0], {-0}
400154a4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154ac:	0c007c00 	stceq	12, cr7, [r0], {-0}
400154b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154bc:	00000800 	andeq	r0, r0, r0, lsl #16
400154c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400154c4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400154c8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154cc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400154d0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154d4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400154d8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400154dc:	00000400 	andeq	r0, r0, r0, lsl #8
400154e0:	1c000000 	stcne	0, cr0, [r0], {-0}
400154e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154e8:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400154ec:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400154f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400154fc:	00000800 	andeq	r0, r0, r0, lsl #16
40015500:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015504:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015508:	76003600 	strvc	r3, [r0], -r0, lsl #12
4001550c:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015510:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015514:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015518:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001551c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015530:	80018001 	andhi	r8, r1, r1
40015534:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40015540:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015544:	18001800 	stmdane	r0, {fp, ip}
40015548:	18001800 	stmdane	r0, {fp, ip}
4001554c:	1f001800 	svcne	0x00001800
40015550:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015554:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40015558:	18001800 	stmdane	r0, {fp, ip}
4001555c:	00001000 	andeq	r1, r0, r0
40015560:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015564:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015568:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001556c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015570:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40015574:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40015578:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001557c:	00000400 	andeq	r0, r0, r0, lsl #8
40015580:	1c000000 	stcne	0, cr0, [r0], {-0}
40015584:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015588:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001558c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015590:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015594:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40015598:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001559c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400155b0:	60066006 	andvs	r6, r6, r6
400155b4:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400155d0:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400155d4:	80018001 	andhi	r8, r1, r1
400155d8:	80018001 	andhi	r8, r1, r1
400155dc:	00000001 	andeq	r0, r0, r1
400155e0:	1c000000 	stcne	0, cr0, [r0], {-0}
400155e4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155e8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400155f0:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400155f4:	0c067c06 	stceq	12, cr7, [r6], {6}
400155f8:	0c040c06 	stceq	12, cr0, [r4], {6}
400155fc:	00000800 	andeq	r0, r0, r0, lsl #16
40015600:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015604:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015608:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001560c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015610:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40015614:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40015618:	26003618 			; <UNDEFINED> instruction: 0x26003618
4001561c:	00000400 	andeq	r0, r0, r0, lsl #8
40015620:	1c000000 	stcne	0, cr0, [r0], {-0}
40015624:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015628:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001562c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015630:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40015634:	0c060c06 	stceq	12, cr0, [r6], {6}
40015638:	0c040c06 	stceq	12, cr0, [r4], {6}
4001563c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015650:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40015654:	60066006 	andvs	r6, r6, r6
40015658:	60066006 	andvs	r6, r6, r6
4001565c:	00004004 	andeq	r4, r0, r4
	...
40015674:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40015680:	1c000000 	stcne	0, cr0, [r0], {-0}
40015684:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015688:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001568c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015690:	ec000c00 	stc	12, cr0, [r0], {-0}
40015694:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40015698:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001569c:	00000800 	andeq	r0, r0, r0, lsl #16
400156a0:	1c000000 	stcne	0, cr0, [r0], {-0}
400156a4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156b8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400156bc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400156e0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400156e4:	18001800 	stmdane	r0, {fp, ip}
400156e8:	1f001800 	svcne	0x00001800
400156ec:	18001800 	stmdane	r0, {fp, ip}
400156f0:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015700:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015704:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015708:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001570c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015710:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015720:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015724:	18001800 	stmdane	r0, {fp, ip}
40015728:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001572c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015730:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015740:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015744:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015748:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001574c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015750:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015760:	1c000000 	stcne	0, cr0, [r0], {-0}
40015764:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015768:	fc000c00 	stc2	12, cr0, [r0], {-0}
4001576c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015770:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015780:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015784:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015788:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
4001578c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015790:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400157a0:	1c000000 	stcne	0, cr0, [r0], {-0}
400157a4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400157a8:	0c007c00 	stceq	12, cr7, [r0], {-0}
400157ac:	0c007c00 	stceq	12, cr7, [r0], {-0}
400157b0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400157c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400157c4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400157c8:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400157cc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400157d0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400157ec:	80018001 	andhi	r8, r1, r1
400157f0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015800:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015804:	18001800 	stmdane	r0, {fp, ip}
40015808:	1f001800 	svcne	0x00001800
4001580c:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015810:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015820:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015824:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015828:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001582c:	36183618 			; <UNDEFINED> instruction: 0x36183618
40015830:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015840:	1c000000 	stcne	0, cr0, [r0], {-0}
40015844:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015848:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001584c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015850:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
4001586c:	600c600c 	andvs	r6, ip, ip
40015870:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
4001588c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40015890:	00018001 	andeq	r8, r1, r1
	...
400158a4:	0c001c00 	stceq	12, cr1, [r0], {-0}
400158a8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400158ac:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400158b0:	0c067c06 	stceq	12, cr7, [r6], {6}
400158b4:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400158c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400158c4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400158c8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400158cc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400158d0:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400158d4:	00002408 	andeq	r2, r0, r8, lsl #8
	...
400158e0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400158e4:	06000600 	streq	r0, [r0], -r0, lsl #12
400158e8:	06000600 	streq	r0, [r0], -r0, lsl #12
400158ec:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400158f0:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015910:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015930:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015940:	1c000000 	stcne	0, cr0, [r0], {-0}
40015944:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015948:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001594c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015950:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015960:	1c000000 	stcne	0, cr0, [r0], {-0}
40015964:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015968:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001596c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015970:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400159a0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400159a4:	18001800 	stmdane	r0, {fp, ip}
400159a8:	1f001800 	svcne	0x00001800
400159ac:	18001800 	stmdane	r0, {fp, ip}
400159b0:	10001800 	andne	r1, r0, r0, lsl #16
	...
400159c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400159c4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400159c8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400159cc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400159d0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400159e0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400159e4:	18001800 	stmdane	r0, {fp, ip}
400159e8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400159ec:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400159f0:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015a00:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a04:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a08:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015a0c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015a10:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015a20:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a28:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40015a2c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a30:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015a40:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a44:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a48:	76003600 	strvc	r3, [r0], -r0, lsl #12
40015a4c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015a50:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015a60:	1c000000 	stcne	0, cr0, [r0], {-0}
40015a64:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015a68:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015a6c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40015a70:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015a80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015a84:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a88:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a8c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015a90:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015aac:	80018001 	andhi	r8, r1, r1
40015ab0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015ac0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015ac4:	18001800 	stmdane	r0, {fp, ip}
40015ac8:	1f001800 	svcne	0x00001800
40015acc:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015ad0:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015ae0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015ae4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015ae8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40015aec:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40015af0:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015b00:	1c000000 	stcne	0, cr0, [r0], {-0}
40015b04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015b0c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015b10:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015b2c:	60066006 	andvs	r6, r6, r6
40015b30:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015b50:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40015b60:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b64:	06000600 	streq	r0, [r0], -r0, lsl #12
40015b68:	06000600 	streq	r0, [r0], -r0, lsl #12
40015b6c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015b70:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40015b80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015b84:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015b88:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40015b8c:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40015b90:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40015ba0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015ba4:	06000600 	streq	r0, [r0], -r0, lsl #12
40015ba8:	06000600 	streq	r0, [r0], -r0, lsl #12
40015bac:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015bb0:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015bd0:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015bf0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015c00:	1c000000 	stcne	0, cr0, [r0], {-0}
40015c04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c0c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c10:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015c20:	1c000000 	stcne	0, cr0, [r0], {-0}
40015c24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c28:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c2c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015c30:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015c74:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015c78:	18001800 	stmdane	r0, {fp, ip}
40015c7c:	00001000 	andeq	r1, r0, r0
	...
40015c94:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015c98:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40015c9c:	00001002 	andeq	r1, r0, r2
	...
40015cb4:	3003301f 	andcc	r3, r3, pc, lsl r0
40015cb8:	6c033803 	stcvs	8, cr3, [r3], {3}
40015cbc:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015cd4:	00030007 	andeq	r0, r3, r7
40015cd8:	00030003 	andeq	r0, r3, r3
40015cdc:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015cf4:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40015cf8:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40015cfc:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40015d14:	fc0c301c 	stc2	0, cr3, [ip], {28}
40015d18:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40015d1c:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40015d34:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015d38:	00060006 	andeq	r0, r6, r6
40015d3c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015d54:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015d58:	000cf80f 	andeq	pc, ip, pc, lsl #16
40015d5c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015d74:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40015d78:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40015d7c:	0000100f 	andeq	r1, r0, pc
	...
40015d94:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40015d98:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015d9c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015db4:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015db8:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015dbc:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015dd4:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015dd8:	3c0c980f 	stccc	8, cr9, [ip], {15}
40015ddc:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40015df4:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015df8:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015dfc:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015e14:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015e18:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015e1c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015e34:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015e38:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015e3c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015e54:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015e58:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015e5c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015e74:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40015e78:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40015e7c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015e94:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015e98:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015e9c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015eb4:	c000c000 	andgt	ip, r0, r0
40015eb8:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015ebc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015ed4:	30033003 	andcc	r3, r3, r3
40015ed8:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40015edc:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40015ef4:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015ef8:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015efc:	0000f003 	andeq	pc, r0, r3
	...
40015f14:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015f18:	3003e001 	andcc	lr, r3, r1
40015f1c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015f34:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40015f38:	3003e001 	andcc	lr, r3, r1
40015f3c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015f54:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015f58:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015f5c:	00001000 	andeq	r1, r0, r0
	...
40015f74:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015f78:	0006f807 	andeq	pc, r6, r7, lsl #16
40015f7c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015f94:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015f98:	30033003 	andcc	r3, r3, r3
40015f9c:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40015fb4:	fc0fe001 	stc2	0, cr14, [pc], {1}
40015fb8:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015fbc:	0000f003 	andeq	pc, r0, r3
	...
40015ff4:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015ff8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015ffc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40016014:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40016018:	8c018c01 	stchi	12, cr8, [r1], {1}
4001601c:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40016034:	3003301f 	andcc	r3, r3, pc, lsl r0
40016038:	6c033803 	stcvs	8, cr3, [r3], {3}
4001603c:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40016054:	00030007 	andeq	r0, r3, r7
40016058:	00030003 	andeq	r0, r3, r3
4001605c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40016074:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40016078:	3c061806 	stccc	8, cr1, [r6], {6}
4001607c:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40016094:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40016098:	66063c06 	strvs	r3, [r6], -r6, lsl #24
4001609c:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
400160b4:	0003fc07 	andeq	pc, r3, r7, lsl #24
400160b8:	00030003 	andeq	r0, r3, r3
400160bc:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400160d4:	0c00fc07 	stceq	12, cr15, [r0], {7}
400160d8:	0006fc07 	andeq	pc, r6, r7, lsl #24
400160dc:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
400160f4:	8c01bc0f 	stchi	12, cr11, [r1], {15}
400160f8:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
400160fc:	00008807 	andeq	r8, r0, r7, lsl #16
	...
40016114:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40016118:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001611c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016134:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016138:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
4001613c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016154:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40016158:	3c0c980f 	stccc	8, cr9, [ip], {15}
4001615c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40016174:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016178:	60187c1f 	andsvs	r7, r8, pc, lsl ip
4001617c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016194:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016198:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001619c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400161b4:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400161b8:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400161bc:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400161d4:	0c03fc07 	stceq	12, cr15, [r3], {7}
400161d8:	0c030c03 	stceq	12, cr0, [r3], {3}
400161dc:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
400161f4:	0c031c07 	stceq	12, cr1, [r3], {7}
400161f8:	0c03fc03 	stceq	12, cr15, [r3], {3}
400161fc:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40016214:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40016218:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
4001621c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40016234:	c000c000 	andgt	ip, r0, r0
40016238:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
4001623c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40016254:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40016258:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
4001625c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40016274:	0c03f801 	stceq	8, cr15, [r3], {1}
40016278:	0c030c03 	stceq	12, cr0, [r3], {3}
4001627c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40016294:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40016298:	3003e001 	andcc	lr, r3, r1
4001629c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162b4:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400162b8:	3003e001 	andcc	lr, r3, r1
400162bc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400162d4:	0c00fc03 	stceq	12, cr15, [r0], {3}
400162d8:	0c00fc03 	stceq	12, cr15, [r0], {3}
400162dc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400162f4:	0003fc07 	andeq	pc, r3, r7, lsl #24
400162f8:	0003fc03 	andeq	pc, r3, r3, lsl #24
400162fc:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40016314:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40016318:	30033003 	andcc	r3, r3, r3
4001631c:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40016334:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40016338:	0c03f801 	stceq	8, cr15, [r3], {1}
4001633c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40016374:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40016378:	06000600 	streq	r0, [r0], -r0, lsl #12
4001637c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40016394:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40016398:	c600c600 	strgt	ip, [r0], -r0, lsl #12
4001639c:	00008400 	andeq	r8, r0, r0, lsl #8
	...
400163b4:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400163b8:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
400163bc:	00006601 	andeq	r6, r0, r1, lsl #12
	...
400163d4:	00030007 	andeq	r0, r3, r7
400163d8:	00030003 	andeq	r0, r3, r3
400163dc:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
400163f4:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
400163f8:	3c0c180c 	stccc	8, cr1, [ip], {12}
400163fc:	00006607 	andeq	r6, r0, r7, lsl #12
	...
40016414:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40016418:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
4001641c:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
40016434:	0003fc07 	andeq	pc, r3, r7, lsl #24
40016438:	00030003 	andeq	r0, r3, r3
4001643c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40016454:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40016458:	0003fe03 	andeq	pc, r3, r3, lsl #28
4001645c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40016474:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40016478:	0606c607 	streq	ip, [r6], -r7, lsl #12
4001647c:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
40016494:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40016498:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
4001649c:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400164b4:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400164b8:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400164bc:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400164d4:	cc00cc07 	stcgt	12, cr12, [r0], {7}
400164d8:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
400164dc:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
400164f4:	b001be0f 	andlt	fp, r1, pc, lsl #28
400164f8:	300cbe0f 	andcc	fp, ip, pc, lsl #28
400164fc:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40016514:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016518:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001651c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40016534:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40016538:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
4001653c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40016554:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40016558:	06030603 	streq	r0, [r3], -r3, lsl #12
4001655c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40016574:	06030e07 	streq	r0, [r3], -r7, lsl #28
40016578:	0603fe03 	streq	pc, [r3], -r3, lsl #28
4001657c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40016594:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40016598:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
4001659c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400165b4:	60006000 	andvs	r6, r0, r0
400165b8:	8c01d800 	stchi	8, cr13, [r1], {-0}
400165bc:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400165d4:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400165d8:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400165dc:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
400165f4:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
400165f8:	86018601 	strhi	r8, [r1], -r1, lsl #12
400165fc:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
40016614:	6000fe07 	andvs	pc, r0, r7, lsl #28
40016618:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
4001661c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40016634:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40016638:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
4001663c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40016654:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40016658:	0600fe03 	streq	pc, [r0], -r3, lsl #28
4001665c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40016674:	8001fe03 	andhi	pc, r1, r3, lsl #28
40016678:	8001fe01 	andhi	pc, r1, r1, lsl #28
4001667c:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
40016694:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40016698:	98019801 	stmdals	r1, {r0, fp, ip, pc}
4001669c:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
400166b4:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400166b8:	0c03f801 	stceq	8, cr15, [r3], {1}
400166bc:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400166f4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400166f8:	18001800 	stmdane	r0, {fp, ip}
400166fc:	00001000 	andeq	r1, r0, r0
	...
40016714:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40016718:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001671c:	00001004 	andeq	r1, r0, r4
	...
40016734:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40016738:	db00ce00 	blle	40049f40 <__ZI_LIMIT__+0x306bc>
4001673c:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
40016754:	00180038 	andseq	r0, r8, r8, lsr r0
40016758:	00180018 	andseq	r0, r8, r8, lsl r0
4001675c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016774:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40016778:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
4001677c:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
40016794:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40016798:	cc187818 	ldcgt	8, cr7, [r8], {24}
4001679c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400167b4:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400167b8:	00180018 	andseq	r0, r8, r8, lsl r0
400167bc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400167d4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400167d8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400167dc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400167f4:	0c037c1f 	stceq	12, cr7, [r3], {31}
400167f8:	0c180c1f 	ldceq	12, cr0, [r8], {31}
400167fc:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
40016814:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40016818:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
4001681c:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
40016834:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40016838:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
4001683c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016854:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40016858:	3c18181f 	ldccc	8, cr1, [r8], {31}
4001685c:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40016874:	60037c1f 	andvs	r7, r3, pc, lsl ip
40016878:	60187c1f 	andsvs	r7, r8, pc, lsl ip
4001687c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40016894:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40016898:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001689c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400168b4:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400168b8:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400168bc:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400168d4:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400168d8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400168dc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400168f4:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
400168f8:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400168fc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016914:	301b301b 	andscc	r3, fp, fp, lsl r0
40016918:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
4001691c:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
40016934:	80018001 	andhi	r8, r1, r1
40016938:	30066003 	andcc	r6, r6, r3
4001693c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016954:	300c300c 	andcc	r3, ip, ip
40016958:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
4001695c:	00008661 	andeq	r8, r0, r1, ror #12
	...
40016974:	300ce007 	andcc	lr, ip, r7
40016978:	300c300c 	andcc	r3, ip, ip
4001697c:	0000e007 	andeq	lr, r0, r7
	...
40016994:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40016998:	6006c003 	andvs	ip, r6, r3
4001699c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400169b4:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400169b8:	6006c003 	andvs	ip, r6, r3
400169bc:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400169d4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400169d8:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400169dc:	00001000 	andeq	r1, r0, r0
	...
400169f4:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
400169f8:	000cf80f 	andeq	pc, ip, pc, lsl #16
400169fc:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40016a14:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40016a18:	60066006 	andvs	r6, r6, r6
40016a1c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016a34:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40016a38:	300ce007 	andcc	lr, ip, r7
40016a3c:	0000e007 	andeq	lr, r0, r7
40016a40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016a44:	00000000 	andeq	r0, r0, r0

40016a48 <cho>:
	...
40016a50:	03030100 	movweq	r0, #12544	; 0x3100
40016a54:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40016a58:	01020404 	tsteq	r2, r4, lsl #8
40016a5c:	00000003 	andeq	r0, r0, r3

40016a60 <cho2>:
40016a60:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40016a64:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40016a68:	07070605 	streq	r0, [r7, -r5, lsl #12]
40016a6c:	07060607 	streq	r0, [r6, -r7, lsl #12]
40016a70:	06060707 	streq	r0, [r6], -r7, lsl #14
40016a74:	00000507 	andeq	r0, r0, r7, lsl #10

40016a78 <jong>:
40016a78:	00020000 	andeq	r0, r2, r0
40016a7c:	01020102 	tsteq	r2, r2, lsl #2
40016a80:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40016a84:	01030301 	tsteq	r3, r1, lsl #6
40016a88:	03030102 	movweq	r0, #12546	; 0x3102
40016a8c:	00000101 	andeq	r0, r0, r1, lsl #2

40016a90 <eng8x16>:
	...
40016aa0:	423c0000 	eorsmi	r0, ip, #0
40016aa4:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40016aa8:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
40016aac:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ab0:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
40016ab4:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
40016ab8:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
40016abc:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ac0:	7f360000 	svcvc	0x00360000
40016ac4:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
40016ac8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016acc:	00000008 	andeq	r0, r0, r8
40016ad0:	1c080000 	stcne	0, cr0, [r8], {-0}
40016ad4:	7f3e3e1c 	svcvc	0x003e3e1c
40016ad8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40016adc:	00000008 	andeq	r0, r0, r8
40016ae0:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40016ae4:	7f7f1c1c 	svcvc	0x007f1c1c
40016ae8:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40016aec:	0000003e 	andeq	r0, r0, lr, lsr r0
40016af0:	1c080000 	stcne	0, cr0, [r8], {-0}
40016af4:	7f7f3e3e 	svcvc	0x007f3e3e
40016af8:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40016afc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b00:	00000000 	andeq	r0, r0, r0
40016b04:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016b08:	0000183c 	andeq	r1, r0, ip, lsr r8
40016b0c:	00000000 	andeq	r0, r0, r0
40016b10:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016b14:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40016b18:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40016b1c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016b20:	00000000 	andeq	r0, r0, r0
40016b24:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016b28:	003c6666 	eorseq	r6, ip, r6, ror #12
40016b2c:	00000000 	andeq	r0, r0, r0
40016b30:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016b34:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40016b38:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40016b3c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016b40:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016b44:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40016b48:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016b4c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016b50:	663c0000 	ldrtvs	r0, [ip], -r0
40016b54:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40016b58:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40016b5c:	00000018 	andeq	r0, r0, r8, lsl r0
40016b60:	1b1e0000 	blne	40796b68 <__ZI_LIMIT__+0x77d2e4>
40016b64:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40016b68:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40016b6c:	00000030 	andeq	r0, r0, r0, lsr r0
40016b70:	333f0000 	teqcc	pc, #0
40016b74:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40016b78:	6ff77333 	svcvs	0x00f77333
40016b7c:	00000006 	andeq	r0, r0, r6
40016b80:	db180000 	blle	40616b88 <__ZI_LIMIT__+0x5fd304>
40016b84:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40016b88:	db7e3c66 	blle	41fa5d28 <__ZI_LIMIT__+0x1f8c4a4>
40016b8c:	00000018 	andeq	r0, r0, r8, lsl r0
40016b90:	60400000 	subvs	r0, r0, r0
40016b94:	7f7c7870 	svcvc	0x007c7870
40016b98:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40016b9c:	00000040 	andeq	r0, r0, r0, asr #32
40016ba0:	03010000 	movweq	r0, #4096	; 0x1000
40016ba4:	7f1f0f07 	svcvc	0x001f0f07
40016ba8:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40016bac:	00000001 	andeq	r0, r0, r1
40016bb0:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016bb4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016bb8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016bbc:	00000018 	andeq	r0, r0, r8, lsl r0
40016bc0:	66660000 	strbtvs	r0, [r6], -r0
40016bc4:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016bc8:	66006666 	strvs	r6, [r0], -r6, ror #12
40016bcc:	00000066 	andeq	r0, r0, r6, rrx
40016bd0:	db7f0000 	blle	41fd6bd8 <__ZI_LIMIT__+0x1fbd354>
40016bd4:	7bdbdbdb 	blvc	3f70db48 <GPM4DAT+0x2e70d864>
40016bd8:	1b1b1b1b 	blne	406dd84c <__ZI_LIMIT__+0x6c3fc8>
40016bdc:	0000001b 	andeq	r0, r0, fp, lsl r0
40016be0:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40016be4:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40016be8:	03033e63 	movweq	r3, #15971	; 0x3e63
40016bec:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40016bf8:	7f7f7f7f 	svcvc	0x007f7f7f
40016bfc:	0000007f 	andeq	r0, r0, pc, ror r0
40016c00:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016c04:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016c08:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016c0c:	00007e18 	andeq	r7, r0, r8, lsl lr
40016c10:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016c14:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016c18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c1c:	00000018 	andeq	r0, r0, r8, lsl r0
40016c20:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016c24:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016c28:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40016c2c:	00000018 	andeq	r0, r0, r8, lsl r0
40016c30:	00000000 	andeq	r0, r0, r0
40016c34:	7f0e0c08 	svcvc	0x000e0c08
40016c38:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40016c44:	7f381808 	svcvc	0x00381808
40016c48:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40016c58:	60606060 	rsbvs	r6, r0, r0, rrx
40016c5c:	0000007f 	andeq	r0, r0, pc, ror r0
40016c60:	00000000 	andeq	r0, r0, r0
40016c64:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40016c68:	00082c6e 	andeq	r2, r8, lr, ror #24
40016c6c:	00000000 	andeq	r0, r0, r0
40016c70:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40016c74:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40016c78:	7f3e3e3e 	svcvc	0x003e3e3e
40016c7c:	0000007f 	andeq	r0, r0, pc, ror r0
40016c80:	7f7f0000 	svcvc	0x007f0000
40016c84:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40016c88:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40016c8c:	00000008 	andeq	r0, r0, r8
	...
40016ca0:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016ca4:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40016ca8:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40016cac:	00000018 	andeq	r0, r0, r8, lsl r0
40016cb0:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016cb4:	00000066 	andeq	r0, r0, r6, rrx
	...
40016cc0:	36360000 	ldrtcc	r0, [r6], -r0
40016cc4:	36367f36 	shasxcc	r7, r6, r6
40016cc8:	36367f36 	shasxcc	r7, r6, r6
40016ccc:	00000036 	andeq	r0, r0, r6, lsr r0
40016cd0:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40016cd4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016cd8:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40016cdc:	00001c1c 	andeq	r1, r0, ip, lsl ip
40016ce0:	63630000 	cmnvs	r3, #0
40016ce4:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40016ce8:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40016cec:	00000063 	andeq	r0, r0, r3, rrx
40016cf0:	6c380000 	ldcvs	0, cr0, [r8], #-0
40016cf4:	3b386c6c 	blcc	40e31eac <__ZI_LIMIT__+0xe18628>
40016cf8:	6f66666f 	svcvs	0x0066666f
40016cfc:	0000003b 	andeq	r0, r0, fp, lsr r0
40016d00:	18181800 	ldmdane	r8, {fp, ip}
40016d04:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40016d10:	180c0600 	stmdane	ip, {r9, sl}
40016d14:	30303018 	eorscc	r3, r0, r8, lsl r0
40016d18:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40016d1c:	0000060c 	andeq	r0, r0, ip, lsl #12
40016d20:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016d24:	0606060c 	streq	r0, [r6], -ip, lsl #12
40016d28:	0c0c0606 	stceq	6, cr0, [ip], {6}
40016d2c:	00003018 	andeq	r3, r0, r8, lsl r0
40016d30:	00000000 	andeq	r0, r0, r0
40016d34:	7f1c3663 	svcvc	0x001c3663
40016d38:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40016d44:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016d48:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40016d58:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016d5c:	00301818 	eorseq	r1, r0, r8, lsl r8
40016d60:	00000000 	andeq	r0, r0, r0
40016d64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016d78:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016d7c:	00000018 	andeq	r0, r0, r8, lsl r0
40016d80:	03030000 	movweq	r0, #12288	; 0x3000
40016d84:	0c0c0606 	stceq	6, cr0, [ip], {6}
40016d88:	30301818 	eorscc	r1, r0, r8, lsl r8
40016d8c:	00000060 	andeq	r0, r0, r0, rrx
40016d90:	633e0000 	teqvs	lr, #0
40016d94:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016d98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016d9c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016da0:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40016da4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016da8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016dac:	0000001e 	andeq	r0, r0, lr, lsl r0
40016db0:	633e0000 	teqvs	lr, #0
40016db4:	0c060303 	stceq	3, cr0, [r6], {3}
40016db8:	60603018 	rsbvs	r3, r0, r8, lsl r0
40016dbc:	0000007f 	andeq	r0, r0, pc, ror r0
40016dc0:	633e0000 	teqvs	lr, #0
40016dc4:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40016dc8:	63030303 	movwvs	r0, #13059	; 0x3303
40016dcc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016dd0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40016dd4:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40016dd8:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40016ddc:	00000006 	andeq	r0, r0, r6
40016de0:	607f0000 	rsbsvs	r0, pc, r0
40016de4:	037e6060 	cmneq	lr, #96	; 0x60
40016de8:	63030303 	movwvs	r0, #13059	; 0x3303
40016dec:	0000003e 	andeq	r0, r0, lr, lsr r0
40016df0:	603e0000 	eorsvs	r0, lr, r0
40016df4:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40016df8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016dfc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e00:	637f0000 	cmnvs	pc, #0
40016e04:	0c060303 	stceq	3, cr0, [r6], {3}
40016e08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e0c:	00000018 	andeq	r0, r0, r8, lsl r0
40016e10:	633e0000 	teqvs	lr, #0
40016e14:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40016e18:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016e1c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e20:	633e0000 	teqvs	lr, #0
40016e24:	3f636363 	svccc	0x00636363
40016e28:	63030303 	movwvs	r0, #13059	; 0x3303
40016e2c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016e30:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016e34:	00001818 	andeq	r1, r0, r8, lsl r8
40016e38:	18181800 	ldmdane	r8, {fp, ip}
40016e3c:	00000000 	andeq	r0, r0, r0
40016e40:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016e44:	00001818 	andeq	r1, r0, r8, lsl r8
40016e48:	18181800 	ldmdane	r8, {fp, ip}
40016e4c:	00003018 	andeq	r3, r0, r8, lsl r0
40016e50:	06030000 	streq	r0, [r3], -r0
40016e54:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40016e58:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40016e5c:	00000003 	andeq	r0, r0, r3
40016e60:	00000000 	andeq	r0, r0, r0
40016e64:	007f0000 	rsbseq	r0, pc, r0
40016e68:	00007f00 	andeq	r7, r0, r0, lsl #30
40016e6c:	00000000 	andeq	r0, r0, r0
40016e70:	30600000 	rsbcc	r0, r0, r0
40016e74:	03060c18 	movweq	r0, #27672	; 0x6c18
40016e78:	30180c06 	andscc	r0, r8, r6, lsl #24
40016e7c:	00000060 	andeq	r0, r0, r0, rrx
40016e80:	633e0000 	teqvs	lr, #0
40016e84:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40016e88:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40016e8c:	00000018 	andeq	r0, r0, r8, lsl r0
40016e90:	633e0000 	teqvs	lr, #0
40016e94:	6f6f6f63 	svcvs	0x006f6f63
40016e98:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40016e9c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ea0:	1c080000 	stcne	0, cr0, [r8], {-0}
40016ea4:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40016ea8:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016eac:	00000063 	andeq	r0, r0, r3, rrx
40016eb0:	637e0000 	cmnvs	lr, #0
40016eb4:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40016eb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ebc:	0000007e 	andeq	r0, r0, lr, ror r0
40016ec0:	633e0000 	teqvs	lr, #0
40016ec4:	60606063 	rsbvs	r6, r0, r3, rrx
40016ec8:	63636060 	cmnvs	r3, #96	; 0x60
40016ecc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ed0:	667c0000 	ldrbtvs	r0, [ip], -r0
40016ed4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ed8:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40016edc:	0000007c 	andeq	r0, r0, ip, ror r0
40016ee0:	607f0000 	rsbsvs	r0, pc, r0
40016ee4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016ee8:	60606060 	rsbvs	r6, r0, r0, rrx
40016eec:	0000007f 	andeq	r0, r0, pc, ror r0
40016ef0:	607f0000 	rsbsvs	r0, pc, r0
40016ef4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016ef8:	60606060 	rsbvs	r6, r0, r0, rrx
40016efc:	00000060 	andeq	r0, r0, r0, rrx
40016f00:	633e0000 	teqvs	lr, #0
40016f04:	60606063 	rsbvs	r6, r0, r3, rrx
40016f08:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40016f0c:	0000003b 	andeq	r0, r0, fp, lsr r0
40016f10:	63630000 	cmnvs	r3, #0
40016f14:	7f636363 	svcvc	0x00636363
40016f18:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f1c:	00000063 	andeq	r0, r0, r3, rrx
40016f20:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016f24:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f28:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f2c:	00000018 	andeq	r0, r0, r8, lsl r0
40016f30:	03030000 	movweq	r0, #12288	; 0x3000
40016f34:	03030303 	movweq	r0, #13059	; 0x3303
40016f38:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40016f3c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016f40:	63630000 	cmnvs	r3, #0
40016f44:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40016f48:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40016f4c:	00000063 	andeq	r0, r0, r3, rrx
40016f50:	60600000 	rsbvs	r0, r0, r0
40016f54:	60606060 	rsbvs	r6, r0, r0, rrx
40016f58:	60606060 	rsbvs	r6, r0, r0, rrx
40016f5c:	0000007f 	andeq	r0, r0, pc, ror r0
40016f60:	63630000 	cmnvs	r3, #0
40016f64:	6b7f7f77 	blvs	41ff6d48 <__ZI_LIMIT__+0x1fdd4c4>
40016f68:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f6c:	00000063 	andeq	r0, r0, r3, rrx
40016f70:	63630000 	cmnvs	r3, #0
40016f74:	6b7b7373 	blvs	41ef3d48 <__ZI_LIMIT__+0x1eda4c4>
40016f78:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016f7c:	00000063 	andeq	r0, r0, r3, rrx
40016f80:	633e0000 	teqvs	lr, #0
40016f84:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f88:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016f8c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016f90:	337e0000 	cmncc	lr, #0
40016f94:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40016f98:	30303030 	eorscc	r3, r0, r0, lsr r0
40016f9c:	00000078 	andeq	r0, r0, r8, ror r0
40016fa0:	633e0000 	teqvs	lr, #0
40016fa4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fa8:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40016fac:	0007063e 	andeq	r0, r7, lr, lsr r6
40016fb0:	637e0000 	cmnvs	lr, #0
40016fb4:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016fb8:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40016fbc:	00000063 	andeq	r0, r0, r3, rrx
40016fc0:	633e0000 	teqvs	lr, #0
40016fc4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016fc8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40016fcc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016fd0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40016fd4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fd8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016fdc:	00000018 	andeq	r0, r0, r8, lsl r0
40016fe0:	63630000 	cmnvs	r3, #0
40016fe4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fe8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016fec:	0000003e 	andeq	r0, r0, lr, lsr r0
40016ff0:	63630000 	cmnvs	r3, #0
40016ff4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ff8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016ffc:	00000008 	andeq	r0, r0, r8
40017000:	63630000 	cmnvs	r3, #0
40017004:	6b636363 	blvs	418efd98 <__ZI_LIMIT__+0x18d6514>
40017008:	63777f7f 	cmnvs	r7, #508	; 0x1fc
4001700c:	00000063 	andeq	r0, r0, r3, rrx
40017010:	63630000 	cmnvs	r3, #0
40017014:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40017018:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
4001701c:	00000063 	andeq	r0, r0, r3, rrx
40017020:	c3c30000 	bicgt	r0, r3, #0
40017024:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40017028:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001702c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017030:	437f0000 	cmnmi	pc, #0
40017034:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40017038:	7f606030 	svcvc	0x00606030
4001703c:	0000007f 	andeq	r0, r0, pc, ror r0
40017040:	303e0000 	eorscc	r0, lr, r0
40017044:	30303030 	eorscc	r3, r0, r0, lsr r0
40017048:	30303030 	eorscc	r3, r0, r0, lsr r0
4001704c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017050:	60600000 	rsbvs	r0, r0, r0
40017054:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40017058:	06060c0c 	streq	r0, [r6], -ip, lsl #24
4001705c:	00000003 	andeq	r0, r0, r3
40017060:	063e0000 	ldrteq	r0, [lr], -r0
40017064:	06060606 	streq	r0, [r6], -r6, lsl #12
40017068:	06060606 	streq	r0, [r6], -r6, lsl #12
4001706c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017070:	1c080000 	stcne	0, cr0, [r8], {-0}
40017074:	00006336 	andeq	r6, r0, r6, lsr r3
	...
4001708c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40017090:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017094:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
400170a4:	03633e00 	cmneq	r3, #0, 28
400170a8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400170ac:	0000003f 	andeq	r0, r0, pc, lsr r0
400170b0:	60600000 	rsbvs	r0, r0, r0
400170b4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400170b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170bc:	0000007e 	andeq	r0, r0, lr, ror r0
400170c0:	00000000 	andeq	r0, r0, r0
400170c4:	63633e00 	cmnvs	r3, #0, 28
400170c8:	63636060 	cmnvs	r3, #96	; 0x60
400170cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400170d0:	03030000 	movweq	r0, #12288	; 0x3000
400170d4:	63633f03 	cmnvs	r3, #3, 30
400170d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170dc:	0000003f 	andeq	r0, r0, pc, lsr r0
400170e0:	00000000 	andeq	r0, r0, r0
400170e4:	63633e00 	cmnvs	r3, #0, 28
400170e8:	6363607f 	cmnvs	r3, #127	; 0x7f
400170ec:	0000003e 	andeq	r0, r0, lr, lsr r0
400170f0:	331e0000 	tstcc	lr, #0
400170f4:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
400170f8:	30303030 	eorscc	r3, r0, r0, lsr r0
400170fc:	00000030 	andeq	r0, r0, r0, lsr r0
40017100:	00000000 	andeq	r0, r0, r0
40017104:	63633e00 	cmnvs	r3, #0, 28
40017108:	3f636363 	svccc	0x00636363
4001710c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017110:	60600000 	rsbvs	r0, r0, r0
40017114:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40017118:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001711c:	00000063 	andeq	r0, r0, r3, rrx
40017120:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017124:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017128:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001712c:	00000018 	andeq	r0, r0, r8, lsl r0
40017130:	06060000 	streq	r0, [r6], -r0
40017134:	06060000 	streq	r0, [r6], -r0
40017138:	06060606 	streq	r0, [r6], -r6, lsl #12
4001713c:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40017140:	60600000 	rsbvs	r0, r0, r0
40017144:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40017148:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
4001714c:	00000063 	andeq	r0, r0, r3, rrx
40017150:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017154:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017158:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001715c:	00000018 	andeq	r0, r0, r8, lsl r0
40017160:	00000000 	andeq	r0, r0, r0
40017164:	6b7f7600 	blvs	41ff496c <__ZI_LIMIT__+0x1fdb0e8>
40017168:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
4001716c:	00000063 	andeq	r0, r0, r3, rrx
40017170:	00000000 	andeq	r0, r0, r0
40017174:	63637e00 	cmnvs	r3, #0, 28
40017178:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001717c:	00000063 	andeq	r0, r0, r3, rrx
40017180:	00000000 	andeq	r0, r0, r0
40017184:	63633e00 	cmnvs	r3, #0, 28
40017188:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001718c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017190:	00000000 	andeq	r0, r0, r0
40017194:	63637e00 	cmnvs	r3, #0, 28
40017198:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
4001719c:	60606060 	rsbvs	r6, r0, r0, rrx
400171a0:	00000000 	andeq	r0, r0, r0
400171a4:	63633f00 	cmnvs	r3, #0, 30
400171a8:	3f636363 	svccc	0x00636363
400171ac:	03030303 	movweq	r0, #13059	; 0x3303
400171b0:	00000000 	andeq	r0, r0, r0
400171b4:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
400171b8:	60606060 	rsbvs	r6, r0, r0, rrx
400171bc:	00000060 	andeq	r0, r0, r0, rrx
400171c0:	00000000 	andeq	r0, r0, r0
400171c4:	63633e00 	cmnvs	r3, #0, 28
400171c8:	63630e38 	cmnvs	r3, #56, 28	; 0x380
400171cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400171d0:	30300000 	eorscc	r0, r0, r0
400171d4:	30307e30 	eorscc	r7, r0, r0, lsr lr
400171d8:	33333030 	teqcc	r3, #48	; 0x30
400171dc:	0000001e 	andeq	r0, r0, lr, lsl r0
400171e0:	00000000 	andeq	r0, r0, r0
400171e4:	63636300 	cmnvs	r3, #0, 6
400171e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400171ec:	0000003f 	andeq	r0, r0, pc, lsr r0
400171f0:	00000000 	andeq	r0, r0, r0
400171f4:	63636300 	cmnvs	r3, #0, 6
400171f8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
400171fc:	00000008 	andeq	r0, r0, r8
40017200:	00000000 	andeq	r0, r0, r0
40017204:	63636300 	cmnvs	r3, #0, 6
40017208:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
4001720c:	00000063 	andeq	r0, r0, r3, rrx
40017210:	00000000 	andeq	r0, r0, r0
40017214:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40017218:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
4001721c:	00000063 	andeq	r0, r0, r3, rrx
40017220:	00000000 	andeq	r0, r0, r0
40017224:	63636300 	cmnvs	r3, #0, 6
40017228:	3f636363 	svccc	0x00636363
4001722c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017230:	00000000 	andeq	r0, r0, r0
40017234:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40017238:	6130180c 	teqvs	r0, ip, lsl #16
4001723c:	0000007f 	andeq	r0, r0, pc, ror r0
40017240:	18180e00 	ldmdane	r8, {r9, sl, fp}
40017244:	70181818 	andsvc	r1, r8, r8, lsl r8
40017248:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001724c:	00000e18 	andeq	r0, r0, r8, lsl lr
40017250:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017254:	00181818 	andseq	r1, r8, r8, lsl r8
40017258:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001725c:	00000018 	andeq	r0, r0, r8, lsl r0
40017260:	18187000 	ldmdane	r8, {ip, sp, lr}
40017264:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40017268:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001726c:	00007018 	andeq	r7, r0, r8, lsl r0
40017270:	00000000 	andeq	r0, r0, r0
40017274:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40017280:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40017284:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40017288:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001728c:	0000007f 	andeq	r0, r0, pc, ror r0
40017290:	633e0000 	teqvs	lr, #0
40017294:	60606063 	rsbvs	r6, r0, r3, rrx
40017298:	63636060 	cmnvs	r3, #96	; 0x60
4001729c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400172a0:	63630000 	cmnvs	r3, #0
400172a4:	63636300 	cmnvs	r3, #0, 6
400172a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400172ac:	0000003f 	andeq	r0, r0, pc, lsr r0
400172b0:	180c0600 	stmdane	ip, {r9, sl}
400172b4:	63633e00 	cmnvs	r3, #0, 28
400172b8:	6360607f 	cmnvs	r0, #127	; 0x7f
400172bc:	0000003e 	andeq	r0, r0, lr, lsr r0
400172c0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400172c4:	03633e00 	cmneq	r3, #0, 28
400172c8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172cc:	0000003f 	andeq	r0, r0, pc, lsr r0
400172d0:	36360000 	ldrtcc	r0, [r6], -r0
400172d4:	03633e00 	cmneq	r3, #0, 28
400172d8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172dc:	0000003f 	andeq	r0, r0, pc, lsr r0
400172e0:	0c183000 	ldceq	0, cr3, [r8], {-0}
400172e4:	03633e00 	cmneq	r3, #0, 28
400172e8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172ec:	0000003f 	andeq	r0, r0, pc, lsr r0
400172f0:	1c361c00 	ldcne	12, cr1, [r6], #-0
400172f4:	03633e00 	cmneq	r3, #0, 28
400172f8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400172fc:	0000003f 	andeq	r0, r0, pc, lsr r0
40017300:	00000000 	andeq	r0, r0, r0
40017304:	63633e00 	cmnvs	r3, #0, 28
40017308:	63606060 	cmnvs	r0, #96	; 0x60
4001730c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40017310:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40017314:	63633e00 	cmnvs	r3, #0, 28
40017318:	6360607f 	cmnvs	r0, #127	; 0x7f
4001731c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017320:	36360000 	ldrtcc	r0, [r6], -r0
40017324:	63633e00 	cmnvs	r3, #0, 28
40017328:	6360607f 	cmnvs	r0, #127	; 0x7f
4001732c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017330:	0c183000 	ldceq	0, cr3, [r8], {-0}
40017334:	63633e00 	cmnvs	r3, #0, 28
40017338:	6360607f 	cmnvs	r0, #127	; 0x7f
4001733c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017340:	66660000 	strbtvs	r0, [r6], -r0
40017344:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017348:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001734c:	00000018 	andeq	r0, r0, r8, lsl r0
40017350:	3c180000 	ldccc	0, cr0, [r8], {-0}
40017354:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40017358:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001735c:	00000018 	andeq	r0, r0, r8, lsl r0
40017360:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
40017364:	1818000c 	ldmdane	r8, {r2, r3}
40017368:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001736c:	00000018 	andeq	r0, r0, r8, lsl r0
40017370:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
40017374:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017378:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
4001737c:	00000063 	andeq	r0, r0, r3, rrx
40017380:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
40017384:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017388:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
4001738c:	00000063 	andeq	r0, r0, r3, rrx
40017390:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
40017394:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40017398:	63636060 	cmnvs	r3, #96	; 0x60
4001739c:	0000007f 	andeq	r0, r0, pc, ror r0
400173a0:	00000000 	andeq	r0, r0, r0
400173a4:	1b3b6e00 	blne	40ef2bac <__ZI_LIMIT__+0xed9328>
400173a8:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
400173ac:	00000077 	andeq	r0, r0, r7, ror r0
400173b0:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 400173b8 <eng8x16+0x928>
400173b4:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
400173b8:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
400173bc:	0000006f 	andeq	r0, r0, pc, rrx
400173c0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400173c4:	63633e00 	cmnvs	r3, #0, 28
400173c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400173d0:	36360000 	ldrtcc	r0, [r6], -r0
400173d4:	63633e00 	cmnvs	r3, #0, 28
400173d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173dc:	0000003e 	andeq	r0, r0, lr, lsr r0
400173e0:	0c183000 	ldceq	0, cr3, [r8], {-0}
400173e4:	63633e00 	cmnvs	r3, #0, 28
400173e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173ec:	0000003e 	andeq	r0, r0, lr, lsr r0
400173f0:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
400173f4:	63636300 	cmnvs	r3, #0, 6
400173f8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400173fc:	0000003f 	andeq	r0, r0, pc, lsr r0
40017400:	0c183000 	ldceq	0, cr3, [r8], {-0}
40017404:	63636300 	cmnvs	r3, #0, 6
40017408:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001740c:	0000003f 	andeq	r0, r0, pc, lsr r0
40017410:	36360000 	ldrtcc	r0, [r6], -r0
40017414:	63636300 	cmnvs	r3, #0, 6
40017418:	3f636363 	svccc	0x00636363
4001741c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40017420:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
40017424:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017428:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001742c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017430:	63006363 	movwvs	r6, #867	; 0x363
40017434:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017438:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001743c:	0000003f 	andeq	r0, r0, pc, lsr r0
40017440:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40017444:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40017448:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
4001744c:	0000000c 	andeq	r0, r0, ip
40017450:	361c0000 	ldrcc	r0, [ip], -r0
40017454:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40017458:	73303030 	teqvc	r0, #48	; 0x30
4001745c:	0000007e 	andeq	r0, r0, lr, ror r0
40017460:	c3c30000 	bicgt	r0, r3, #0
40017464:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40017468:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
4001746c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017470:	66fc0000 	ldrbtvs	r0, [ip], r0
40017474:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40017478:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
4001747c:	000000f3 	strdeq	r0, [r0], -r3
40017480:	1b0e0000 	blne	40397488 <__ZI_LIMIT__+0x37dc04>
40017484:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40017488:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001748c:	00000070 	andeq	r0, r0, r0, ror r0
40017490:	30180c00 	andscc	r0, r8, r0, lsl #24
40017494:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40017498:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
4001749c:	0000003b 	andeq	r0, r0, fp, lsr r0
400174a0:	30180c00 	andscc	r0, r8, r0, lsl #24
400174a4:	18183800 	ldmdane	r8, {fp, ip, sp}
400174a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400174ac:	0000003c 	andeq	r0, r0, ip, lsr r0
400174b0:	180c0600 	stmdane	ip, {r9, sl}
400174b4:	63633e00 	cmnvs	r3, #0, 28
400174b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174bc:	0000003e 	andeq	r0, r0, lr, lsr r0
400174c0:	30180c00 	andscc	r0, r8, r0, lsl #24
400174c4:	63636300 	cmnvs	r3, #0, 6
400174c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174cc:	0000003f 	andeq	r0, r0, pc, lsr r0
400174d0:	3b6e0000 	blcc	41b974d8 <__ZI_LIMIT__+0x1b7dc54>
400174d4:	63637e00 	cmnvs	r3, #0, 28
400174d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400174dc:	00000063 	andeq	r0, r0, r3, rrx
400174e0:	63006e3b 	movwvs	r6, #3643	; 0xe3b
400174e4:	6b7b7373 	blvs	41ef42b8 <__ZI_LIMIT__+0x1edaa34>
400174e8:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
400174ec:	00000063 	andeq	r0, r0, r3, rrx
400174f0:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
400174f4:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40017500:	6c6c3800 	stclvs	8, cr3, [ip], #-0
40017504:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40017510:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40017514:	180c0c00 	stmdane	ip, {sl, fp}
40017518:	63636030 	cmnvs	r3, #48	; 0x30
4001751c:	0000003e 	andeq	r0, r0, lr, lsr r0
40017520:	00000000 	andeq	r0, r0, r0
40017524:	7f000000 	svcvc	0x00000000
40017528:	60606060 	rsbvs	r6, r0, r0, rrx
4001752c:	00000060 	andeq	r0, r0, r0, rrx
40017530:	00000000 	andeq	r0, r0, r0
40017534:	7f000000 	svcvc	0x00000000
40017538:	03030303 	movweq	r0, #13059	; 0x3303
4001753c:	00000003 	andeq	r0, r0, r3
40017540:	63e06000 	mvnvs	r6, #0
40017544:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40017548:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
4001754c:	0000001f 	andeq	r0, r0, pc, lsl r0
40017550:	63e06000 	mvnvs	r6, #0
40017554:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40017558:	3f36de6e 	svccc	0x0036de6e
4001755c:	00000006 	andeq	r0, r0, r6
40017560:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40017564:	18181800 	ldmdane	r8, {fp, ip}
40017568:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
4001756c:	00000018 	andeq	r0, r0, r8, lsl r0
40017570:	1b090000 	blne	40257578 <__ZI_LIMIT__+0x23dcf4>
40017574:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40017578:	1b1b3636 	blne	406e4e58 <__ZI_LIMIT__+0x6cb5d4>
4001757c:	00000009 	andeq	r0, r0, r9
40017580:	6c480000 	marvs	acc0, r0, r8
40017584:	1b36366c 	blne	40da4f3c <__ZI_LIMIT__+0xd8b6b8>
40017588:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
4001758c:	00000048 	andeq	r0, r0, r8, asr #32
40017590:	11441144 	cmpne	r4, r4, asr #2
40017594:	11441144 	cmpne	r4, r4, asr #2
40017598:	11441144 	cmpne	r4, r4, asr #2
4001759c:	11441144 	cmpne	r4, r4, asr #2
400175a0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175a4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175a8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175ac:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400175b0:	bbeebbee 	bllt	3fbc6570 <GPM4DAT+0x2ebc628c>
400175b4:	bbeebbee 	bllt	3fbc6574 <GPM4DAT+0x2ebc6290>
400175b8:	bbeebbee 	bllt	3fbc6578 <GPM4DAT+0x2ebc6294>
400175bc:	bbeebbee 	bllt	3fbc657c <GPM4DAT+0x2ebc6298>
400175c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175d4:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
400175d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175e4:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
400175e8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
400175ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400175f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400175f4:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
400175f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400175fc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017600:	00000000 	andeq	r0, r0, r0
40017604:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40017608:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001760c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017610:	00000000 	andeq	r0, r0, r0
40017614:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40017618:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
4001761c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017620:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017624:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40017628:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
4001762c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017630:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017634:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017638:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001763c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017640:	00000000 	andeq	r0, r0, r0
40017644:	06fe0000 	ldrbteq	r0, [lr], r0
40017648:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
4001764c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017650:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017654:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40017658:	000000fe 	strdeq	r0, [r0], -lr
4001765c:	00000000 	andeq	r0, r0, r0
40017660:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017664:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40017670:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017674:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40017678:	000000f8 	strdeq	r0, [r0], -r8
	...
40017684:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40017688:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001768c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017690:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017694:	1f181818 	svcne	0x00181818
	...
400176a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176a4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
400176b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400176b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176c4:	1f181818 	svcne	0x00181818
400176c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176d0:	00000000 	andeq	r0, r0, r0
400176d4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
400176e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176e4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400176e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400176f4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400176f8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400176fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017700:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017704:	37363636 			; <UNDEFINED> instruction: 0x37363636
40017708:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001770c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017710:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017714:	30373636 	eorscc	r3, r7, r6, lsr r6
40017718:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
40017724:	303f0000 	eorscc	r0, pc, r0
40017728:	36363637 			; <UNDEFINED> instruction: 0x36363637
4001772c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017730:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017734:	00f73636 	rscseq	r3, r7, r6, lsr r6
40017738:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40017744:	00ff0000 	rscseq	r0, pc, r0
40017748:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
4001774c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017750:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017754:	36373636 			; <UNDEFINED> instruction: 0x36373636
40017758:	36363637 			; <UNDEFINED> instruction: 0x36363637
4001775c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017760:	00000000 	andeq	r0, r0, r0
40017764:	00ff0000 	rscseq	r0, pc, r0
40017768:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001776c:	00000000 	andeq	r0, r0, r0
40017770:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017774:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017778:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001777c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017780:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017784:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017788:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001778c:	00000000 	andeq	r0, r0, r0
40017790:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017794:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
400177a4:	00ff0000 	rscseq	r0, pc, r0
400177a8:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400177ac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400177b0:	00000000 	andeq	r0, r0, r0
400177b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400177b8 <.LANCHOR2>:
400177b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177bc:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177c0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177c4:	3f363636 	svccc	0x00363636
	...
400177d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400177d4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
400177d8:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400177e4:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
400177e8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400177ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400177f0:	00000000 	andeq	r0, r0, r0
400177f4:	3f000000 	svccc	0x00000000
400177f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400177fc:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017800:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017804:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40017808:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001780c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40017810:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017814:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40017818:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
4001781c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017820:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017824:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
40017834:	1f000000 	svcne	0x00000000
40017838:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001783c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017840:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001784c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001785c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017860:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017864:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017868:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001786c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40017870:	0f0f0f0f 	svceq	0x000f0f0f
40017874:	0f0f0f0f 	svceq	0x000f0f0f
40017878:	0f0f0f0f 	svceq	0x000f0f0f
4001787c:	0f0f0f0f 	svceq	0x000f0f0f
40017880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017894:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40017898:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
4001789c:	0000003b 	andeq	r0, r0, fp, lsr r0
400178a0:	663c0000 	ldrtvs	r0, [ip], -r0
400178a4:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
400178a8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400178ac:	6060607c 	rsbvs	r6, r0, ip, ror r0
400178b0:	637f0000 	cmnvs	pc, #0
400178b4:	60606063 	rsbvs	r6, r0, r3, rrx
400178b8:	60606060 	rsbvs	r6, r0, r0, rrx
400178bc:	00000060 	andeq	r0, r0, r0, rrx
400178c0:	00000000 	andeq	r0, r0, r0
400178c4:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400178c8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400178cc:	00000036 	andeq	r0, r0, r6, lsr r0
400178d0:	637f0000 	cmnvs	pc, #0
400178d4:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
400178d8:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
400178dc:	0000007f 	andeq	r0, r0, pc, ror r0
400178e0:	00000000 	andeq	r0, r0, r0
400178e4:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
400178e8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400178ec:	0000003c 	andeq	r0, r0, ip, lsr r0
400178f0:	00000000 	andeq	r0, r0, r0
400178f4:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
400178f8:	76666666 	strbtvc	r6, [r6], -r6, ror #12
400178fc:	6060607f 	rsbvs	r6, r0, pc, ror r0
40017900:	00000000 	andeq	r0, r0, r0
40017904:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40017908:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001790c:	0000000c 	andeq	r0, r0, ip
40017910:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
40017914:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40017918:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
4001791c:	0000007e 	andeq	r0, r0, lr, ror r0
40017920:	663c0000 	ldrtvs	r0, [ip], -r0
40017924:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40017928:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001792c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017930:	633e0000 	teqvs	lr, #0
40017934:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017938:	36363677 			; <UNDEFINED> instruction: 0x36363677
4001793c:	00000077 	andeq	r0, r0, r7, ror r0
40017940:	1b0e0000 	blne	40397948 <__ZI_LIMIT__+0x37e0c4>
40017944:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40017948:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001794c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017950:	00000000 	andeq	r0, r0, r0
40017954:	6b7f3600 	blvs	41fe515c <__ZI_LIMIT__+0x1fcb8d8>
40017958:	0000367f 	andeq	r3, r0, pc, ror r6
4001795c:	00000000 	andeq	r0, r0, r0
40017960:	06060000 	streq	r0, [r6], -r0
40017964:	6f673e1e 	svcvs	0x00673e1e
40017968:	3e737b7f 	vmovcc.s8	r7, d3[7]
4001796c:	0030303c 	eorseq	r3, r0, ip, lsr r0
40017970:	1f000000 	svcne	0x00000000
40017974:	7f606030 	svcvc	0x00606030
40017978:	1f306060 	svcne	0x00306060
4001797c:	00000000 	andeq	r0, r0, r0
40017980:	633e0000 	teqvs	lr, #0
40017984:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017988:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001798c:	00000063 	andeq	r0, r0, r3, rrx
40017990:	00000000 	andeq	r0, r0, r0
40017994:	7f00007f 	svcvc	0x0000007f
40017998:	007f0000 	rsbseq	r0, pc, r0
	...
400179a4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400179a8:	00181818 	andseq	r1, r8, r8, lsl r8
400179ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400179b0:	30600000 	rsbcc	r0, r0, r0
400179b4:	0c060c18 	stceq	12, cr0, [r6], {24}
400179b8:	00603018 	rsbeq	r3, r0, r8, lsl r0
400179bc:	0000007e 	andeq	r0, r0, lr, ror r0
400179c0:	0c060000 	stceq	0, cr0, [r6], {-0}
400179c4:	30603018 	rsbcc	r3, r0, r8, lsl r0
400179c8:	00060c18 	andeq	r0, r6, r8, lsl ip
400179cc:	0000007e 	andeq	r0, r0, lr, ror r0
400179d0:	1b0e0000 	blne	403979d8 <__ZI_LIMIT__+0x37e154>
400179d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400179e8:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
400179ec:	00000070 	andeq	r0, r0, r0, ror r0
400179f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
400179f4:	ff000018 			; <UNDEFINED> instruction: 0xff000018
400179f8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40017a04:	700edb70 	andvc	sp, lr, r0, ror fp
40017a08:	00000edb 	ldrdeq	r0, [r0], -fp
40017a0c:	00000000 	andeq	r0, r0, r0
40017a10:	361c0000 	ldrcc	r0, [ip], -r0
40017a14:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40017a24:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40017a28:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40017a34:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40017a38:	00000018 	andeq	r0, r0, r8, lsl r0
40017a3c:	00000000 	andeq	r0, r0, r0
40017a40:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40017a44:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017a48:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40017a4c:	0000000c 	andeq	r0, r0, ip
40017a50:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40017a54:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40017a60:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40017a64:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40017a74:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40017a78:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40017a90 <_ctype_>:
40017a90:	20202000 	eorcs	r2, r0, r0
40017a94:	20202020 	eorcs	r2, r0, r0, lsr #32
40017a98:	28282020 	stmdacs	r8!, {r5, sp}
40017a9c:	20282828 	eorcs	r2, r8, r8, lsr #16
40017aa0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017aa4:	20202020 	eorcs	r2, r0, r0, lsr #32
40017aa8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017aac:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ab0:	10108820 	andsne	r8, r0, r0, lsr #16
40017ab4:	10101010 	andsne	r1, r0, r0, lsl r0
40017ab8:	10101010 	andsne	r1, r0, r0, lsl r0
40017abc:	10101010 	andsne	r1, r0, r0, lsl r0
40017ac0:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
40017ac4:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
40017ac8:	10040404 	andne	r0, r4, r4, lsl #8
40017acc:	10101010 	andsne	r1, r0, r0, lsl r0
40017ad0:	41411010 	cmpmi	r1, r0, lsl r0
40017ad4:	41414141 	cmpmi	r1, r1, asr #2
40017ad8:	01010101 	tsteq	r1, r1, lsl #2
40017adc:	01010101 	tsteq	r1, r1, lsl #2
40017ae0:	01010101 	tsteq	r1, r1, lsl #2
40017ae4:	01010101 	tsteq	r1, r1, lsl #2
40017ae8:	01010101 	tsteq	r1, r1, lsl #2
40017aec:	10101010 	andsne	r1, r0, r0, lsl r0
40017af0:	42421010 	submi	r1, r2, #16
40017af4:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40017af8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017afc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b00:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b04:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b08:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017b0c:	10101010 	andsne	r1, r0, r0, lsl r0
40017b10:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40017b94 <_global_impure_ptr>:
40017b94:	400186a8 	andmi	r8, r1, r8, lsr #13

40017b98 <blanks.6744>:
40017b98:	20202020 	eorcs	r2, r0, r0, lsr #32
40017b9c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ba0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ba4:	20202020 	eorcs	r2, r0, r0, lsr #32

40017ba8 <zeroes.6745>:
40017ba8:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bac:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bb0:	30303030 	eorscc	r3, r0, r0, lsr r0
40017bb4:	30303030 	eorscc	r3, r0, r0, lsr r0

40017bb8 <p05.5289>:
40017bb8:	00000005 	andeq	r0, r0, r5
40017bbc:	00000019 	andeq	r0, r0, r9, lsl r0
40017bc0:	0000007d 	andeq	r0, r0, sp, ror r0
40017bc4:	00000000 	andeq	r0, r0, r0

40017bc8 <__mprec_tens>:
40017bc8:	00000000 	andeq	r0, r0, r0
40017bcc:	3ff00000 	svccc	0x00f00000	; IMB
40017bd0:	00000000 	andeq	r0, r0, r0
40017bd4:	40240000 	eormi	r0, r4, r0
40017bd8:	00000000 	andeq	r0, r0, r0
40017bdc:	40590000 	subsmi	r0, r9, r0
40017be0:	00000000 	andeq	r0, r0, r0
40017be4:	408f4000 	addmi	r4, pc, r0
40017be8:	00000000 	andeq	r0, r0, r0
40017bec:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40017bf0:	00000000 	andeq	r0, r0, r0
40017bf4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40017bf8:	00000000 	andeq	r0, r0, r0
40017bfc:	412e8480 	smlawbmi	lr, r0, r4, r8
40017c00:	00000000 	andeq	r0, r0, r0
40017c04:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40017c08:	00000000 	andeq	r0, r0, r0
40017c0c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40017c10:	00000000 	andeq	r0, r0, r0
40017c14:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40017c18:	20000000 	andcs	r0, r0, r0
40017c1c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40017c20:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40017c24:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40017c28:	a2000000 	andge	r0, r0, #0
40017c2c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40017c30:	e5400000 	strb	r0, [r0, #-0]
40017c34:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40017c38:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40017c3c:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40017c40:	26340000 	ldrtcs	r0, [r4], -r0
40017c44:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40017c48:	37e08000 	strbcc	r8, [r0, r0]!
40017c4c:	4341c379 	movtmi	ip, #4985	; 0x1379
40017c50:	85d8a000 	ldrbhi	sl, [r8]
40017c54:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40017c58:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40017c5c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40017c60:	60913d00 	addsvs	r3, r1, r0, lsl #26
40017c64:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40017c68:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40017c6c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40017c70:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40017c74:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40017c78:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40017c7c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40017c80:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40017c84:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40017c88:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40017c8c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40017c90 <__mprec_tinytens>:
40017c90:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40017c94:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40017c98:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40017c9c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40017ca0:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40017ca4:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40017ca8:	cf8c979d 	svcgt	0x008c979d
40017cac:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40017cb0:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40017cb4:	0ac80628 	beq	3f21955c <GPM4DAT+0x2e219278>

40017cb8 <__mprec_bigtens>:
40017cb8:	37e08000 	strbcc	r8, [r0, r0]!
40017cbc:	4341c379 	movtmi	ip, #4985	; 0x1379
40017cc0:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40017cc4:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40017cc8:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40017ccc:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40017cd0:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40017cd4:	5a827748 	bpl	3e0b59fc <GPM4DAT+0x2d0b5718>
40017cd8:	7f73bf3c 	svcvc	0x0073bf3c
40017cdc:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40017ce0 <blanks.6688>:
40017ce0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ce4:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ce8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017cec:	20202020 	eorcs	r2, r0, r0, lsr #32

40017cf0 <zeroes.6689>:
40017cf0:	30303030 	eorscc	r3, r0, r0, lsr r0
40017cf4:	30303030 	eorscc	r3, r0, r0, lsr r0
40017cf8:	30303030 	eorscc	r3, r0, r0, lsr r0
40017cfc:	30303030 	eorscc	r3, r0, r0, lsr r0
40017d00:	61766e49 	cmnvs	r6, r9, asr #28
40017d04:	5f64696c 	svcpl	0x0064696c
40017d08:	0a525349 	beq	414aca34 <__ZI_LIMIT__+0x14931b0>
40017d0c:	00000000 	andeq	r0, r0, r0
40017d10:	30435653 	subcc	r5, r3, r3, asr r6
40017d14:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d18:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d1c:	0a2e2e2e 	beq	40ba35dc <__ZI_LIMIT__+0xb89d58>
40017d20:	00000000 	andeq	r0, r0, r0
40017d24:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
40017d28:	00000a6f 	andeq	r0, r0, pc, ror #20
40017d2c:	31435653 	cmpcc	r3, r3, asr r6
40017d30:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d34:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d38:	0a2e2e2e 	beq	40ba35f8 <__ZI_LIMIT__+0xb89d74>
40017d3c:	00000000 	andeq	r0, r0, r0
40017d40:	32435653 	subcc	r5, r3, #87031808	; 0x5300000
40017d44:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40017d48:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
40017d4c:	0a2e2e2e 	beq	40ba360c <__ZI_LIMIT__+0xb89d88>
40017d50:	00000000 	andeq	r0, r0, r0
40017d54:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40017d58:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40017d5c:	0a632520 	beq	418e11e4 <__ZI_LIMIT__+0x18c7960>
40017d60:	00000000 	andeq	r0, r0, r0
40017d64:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40017d68:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017d6c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40017d70:	0000000a 	andeq	r0, r0, sl
40017d74:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017d78:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017d7c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40017d80:	0000000a 	andeq	r0, r0, sl
40017d84:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40017d88:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017d8c:	6f697470 	svcvs	0x00697470
40017d90:	5b40206e 	blpl	4101ff50 <__ZI_LIMIT__+0x10066cc>
40017d94:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017d98:	6f4d0a5d 	svcvs	0x004d0a5d
40017d9c:	305b6564 	subscc	r6, fp, r4, ror #10
40017da0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017da4:	0000000a 	andeq	r0, r0, sl
40017da8:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40017dac:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40017db0:	6f432064 	svcvs	0x00432064
40017db4:	56206564 	strtpl	r6, [r0], -r4, ror #10
40017db8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40017dbc:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017dc0:	000a5d58 	andeq	r5, sl, r8, asr sp
40017dc4:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017dc8:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017dcc:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40017dd0:	40206e6f 	eormi	r6, r0, pc, ror #28
40017dd4:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017dd8:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017ddc:	5b65646f 	blpl	41970fa0 <__ZI_LIMIT__+0x195771c>
40017de0:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017de4:	00000a5d 	andeq	r0, r0, sp, asr sl
40017de8:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40017dec:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40017df0:	4120746c 	teqmi	r0, ip, ror #8
40017df4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017df8:	305b7373 	subscc	r7, fp, r3, ror r3
40017dfc:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e00:	0000000a 	andeq	r0, r0, sl
40017e04:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017e08:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017e0c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e10:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40017df0 <zeroes.6689+0x100>
40017e14:	5b6e6961 	blpl	41bb23a0 <__ZI_LIMIT__+0x1b98b1c>
40017e18:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017e1c:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40017e20:	30286461 	eorcc	r6, r8, r1, ror #8
40017e24:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40017e28:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40017e2c:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40017e30:	410a5d64 	tstmi	sl, r4, ror #26
40017e34:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40017e38:	646f6365 	strbtvs	r6, [pc], #-869	; 40017e40 <zeroes.6689+0x150>
40017e3c:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40017e40:	616c532f 	cmnvs	ip, pc, lsr #6
40017e44:	31286576 	teqcc	r8, r6, ror r5
40017e48:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40017e4c:	00000a5d 	andeq	r0, r0, sp, asr sl
40017e50:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017e54:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017e58:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40017e5c:	40206e6f 	eormi	r6, r0, pc, ror #28
40017e60:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017e64:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017e68:	5b65646f 	blpl	4197102c <__ZI_LIMIT__+0x19577a8>
40017e6c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017e70:	00000a5d 	andeq	r0, r0, sp, asr sl
40017e74:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017e78:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40017e7c:	4120746c 	teqmi	r0, ip, ror #8
40017e80:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017e84:	305b7373 	subscc	r7, fp, r3, ror r3
40017e88:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e8c:	0000000a 	andeq	r0, r0, sl
40017e90:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017e94:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017e98:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017e9c:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40017ea0:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40017ea4:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40017ea8:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40017eac:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40017eb0:	5b293128 	blpl	40a64358 <__ZI_LIMIT__+0xa4aad4>
40017eb4:	0a5d6425 	beq	41770f50 <__ZI_LIMIT__+0x17576cc>
40017eb8:	00000000 	andeq	r0, r0, r0
40017ebc:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017ec0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017ec4:	6f697470 	svcvs	0x00697470
40017ec8:	5b40206e 	blpl	41020088 <__ZI_LIMIT__+0x1006804>
40017ecc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017ed0:	6f4d0a5d 	svcvs	0x004d0a5d
40017ed4:	305b6564 	subscc	r6, fp, r4, ror #10
40017ed8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017edc:	0000000a 	andeq	r0, r0, sl
40017ee0:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017ee4:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40017ee8:	000a5d75 	andeq	r5, sl, r5, ror sp
40017eec:	30505041 	subscc	r5, r0, r1, asr #32
40017ef0:	41545320 	cmpmi	r4, r0, lsr #6
40017ef4:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40017ef8:	00747365 	rsbseq	r7, r4, r5, ror #6
40017efc:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40017f00:	202c7823 	eorcs	r7, ip, r3, lsr #16
40017f04:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40017f08:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40017f0c:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40017f10:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40017f14:	0a64253d 	beq	41921410 <__ZI_LIMIT__+0x1907b8c>
40017f18:	00000000 	andeq	r0, r0, r0
40017f1c:	20534f0a 	subscs	r4, r3, sl, lsl #30
40017f20:	706d6554 	rsbvc	r6, sp, r4, asr r5
40017f24:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40017f28:	0000000a 	andeq	r0, r0, sl
40017f2c:	5050410a 	subspl	r4, r0, sl, lsl #2
40017f30:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
40017f34:	00000a4e 	andeq	r0, r0, lr, asr #20
40017f38:	00082008 	andeq	r2, r8, r8
40017f3c:	00000043 	andeq	r0, r0, r3, asr #32
40017f40:	00464e49 	subeq	r4, r6, r9, asr #28
40017f44:	00666e69 	rsbeq	r6, r6, r9, ror #28
40017f48:	004e414e 	subeq	r4, lr, lr, asr #2
40017f4c:	006e616e 	rsbeq	r6, lr, lr, ror #2
40017f50:	33323130 	teqcc	r2, #48, 2
40017f54:	37363534 			; <UNDEFINED> instruction: 0x37363534
40017f58:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40017f5c:	46454443 	strbmi	r4, [r5], -r3, asr #8
40017f60:	00000000 	andeq	r0, r0, r0
40017f64:	33323130 	teqcc	r2, #48, 2
40017f68:	37363534 			; <UNDEFINED> instruction: 0x37363534
40017f6c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40017f70:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40017f74:	00000000 	andeq	r0, r0, r0
40017f78:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40017f7c:	0000296c 	andeq	r2, r0, ip, ror #18
40017f80:	00000030 	andeq	r0, r0, r0, lsr r0
40017f84:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40017f88:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40017f8c:	00000000 	andeq	r0, r0, r0
40017f90:	004e614e 	subeq	r6, lr, lr, asr #2
40017f94:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40017f98:	00000058 	andeq	r0, r0, r8, asr r0
40017f9c:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40017fa0 <.ARM.exidx>:
40017fa0:	7fff6eb0 	svcvc	0x00ff6eb0
40017fa4:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40017fa8 <SVC_Handler_Vector>:
40017fa8:	400039b0 			; <UNDEFINED> instruction: 0x400039b0
40017fac:	40003ad4 	ldrdmi	r3, [r0], -r4
40017fb0:	40006280 	andmi	r6, r0, r0, lsl #5
40017fb4:	40004b4c 	andmi	r4, r0, ip, asr #22
40017fb8:	40004a08 	andmi	r4, r0, r8, lsl #20
40017fbc:	40004a1c 	andmi	r4, r0, ip, lsl sl
40017fc0:	40004a34 	andmi	r4, r0, r4, lsr sl
40017fc4:	40000224 	andmi	r0, r0, r4, lsr #4
40017fc8:	40000250 	andmi	r0, r0, r0, asr r2
40017fcc:	40000274 	andmi	r0, r0, r4, ror r2

40017fd0 <ISR_Vector>:
40017fd0:	400001f8 	strdmi	r0, [r0], -r8
40017fd4:	400001f8 	strdmi	r0, [r0], -r8
40017fd8:	400001f8 	strdmi	r0, [r0], -r8
40017fdc:	400001f8 	strdmi	r0, [r0], -r8
40017fe0:	400001f8 	strdmi	r0, [r0], -r8
40017fe4:	400001f8 	strdmi	r0, [r0], -r8
40017fe8:	400001f8 	strdmi	r0, [r0], -r8
40017fec:	400001f8 	strdmi	r0, [r0], -r8
40017ff0:	400001f8 	strdmi	r0, [r0], -r8
40017ff4:	400001f8 	strdmi	r0, [r0], -r8
40017ff8:	400001f8 	strdmi	r0, [r0], -r8
40017ffc:	400001f8 	strdmi	r0, [r0], -r8
40018000:	400001f8 	strdmi	r0, [r0], -r8
40018004:	400001f8 	strdmi	r0, [r0], -r8
40018008:	400001f8 	strdmi	r0, [r0], -r8
4001800c:	400001f8 	strdmi	r0, [r0], -r8
40018010:	400001f8 	strdmi	r0, [r0], -r8
40018014:	400001f8 	strdmi	r0, [r0], -r8
40018018:	400001f8 	strdmi	r0, [r0], -r8
4001801c:	400001f8 	strdmi	r0, [r0], -r8
40018020:	400001f8 	strdmi	r0, [r0], -r8
40018024:	400001f8 	strdmi	r0, [r0], -r8
40018028:	400001f8 	strdmi	r0, [r0], -r8
4001802c:	400001f8 	strdmi	r0, [r0], -r8
40018030:	400001f8 	strdmi	r0, [r0], -r8
40018034:	400001f8 	strdmi	r0, [r0], -r8
40018038:	400001f8 	strdmi	r0, [r0], -r8
4001803c:	400001f8 	strdmi	r0, [r0], -r8
40018040:	400001f8 	strdmi	r0, [r0], -r8
40018044:	400001f8 	strdmi	r0, [r0], -r8
40018048:	400001f8 	strdmi	r0, [r0], -r8
4001804c:	400001f8 	strdmi	r0, [r0], -r8
40018050:	400001f8 	strdmi	r0, [r0], -r8
40018054:	400001f8 	strdmi	r0, [r0], -r8
40018058:	400001f8 	strdmi	r0, [r0], -r8
4001805c:	400001f8 	strdmi	r0, [r0], -r8
40018060:	400001f8 	strdmi	r0, [r0], -r8
40018064:	400001f8 	strdmi	r0, [r0], -r8
40018068:	400001f8 	strdmi	r0, [r0], -r8
4001806c:	400001f8 	strdmi	r0, [r0], -r8
40018070:	400001f8 	strdmi	r0, [r0], -r8
40018074:	400001f8 	strdmi	r0, [r0], -r8
40018078:	400001f8 	strdmi	r0, [r0], -r8
4001807c:	400001f8 	strdmi	r0, [r0], -r8
40018080:	400001f8 	strdmi	r0, [r0], -r8
40018084:	400001f8 	strdmi	r0, [r0], -r8
40018088:	400001f8 	strdmi	r0, [r0], -r8
4001808c:	400001f8 	strdmi	r0, [r0], -r8
40018090:	400001f8 	strdmi	r0, [r0], -r8
40018094:	400001f8 	strdmi	r0, [r0], -r8
40018098:	400001f8 	strdmi	r0, [r0], -r8
4001809c:	400003fc 	strdmi	r0, [r0], -ip
400180a0:	4000044c 	andmi	r0, r0, ip, asr #8
400180a4:	400001f8 	strdmi	r0, [r0], -r8
400180a8:	400001f8 	strdmi	r0, [r0], -r8
400180ac:	400001f8 	strdmi	r0, [r0], -r8
400180b0:	400001f8 	strdmi	r0, [r0], -r8
400180b4:	400001f8 	strdmi	r0, [r0], -r8
400180b8:	400001f8 	strdmi	r0, [r0], -r8
400180bc:	400001f8 	strdmi	r0, [r0], -r8
400180c0:	400001f8 	strdmi	r0, [r0], -r8
400180c4:	400001f8 	strdmi	r0, [r0], -r8
400180c8:	400001f8 	strdmi	r0, [r0], -r8
400180cc:	400001f8 	strdmi	r0, [r0], -r8
400180d0:	400001f8 	strdmi	r0, [r0], -r8
400180d4:	400001f8 	strdmi	r0, [r0], -r8
400180d8:	400001f8 	strdmi	r0, [r0], -r8
400180dc:	400001f8 	strdmi	r0, [r0], -r8
400180e0:	400001f8 	strdmi	r0, [r0], -r8
400180e4:	400067a0 	andmi	r6, r0, r0, lsr #15
400180e8:	400001f8 	strdmi	r0, [r0], -r8
400180ec:	400001f8 	strdmi	r0, [r0], -r8
400180f0:	400001f8 	strdmi	r0, [r0], -r8
400180f4:	400001f8 	strdmi	r0, [r0], -r8
400180f8:	400001f8 	strdmi	r0, [r0], -r8
400180fc:	400001f8 	strdmi	r0, [r0], -r8
40018100:	400001f8 	strdmi	r0, [r0], -r8
40018104:	400001f8 	strdmi	r0, [r0], -r8
40018108:	400001f8 	strdmi	r0, [r0], -r8
4001810c:	400001f8 	strdmi	r0, [r0], -r8
40018110:	400001f8 	strdmi	r0, [r0], -r8
40018114:	400001f8 	strdmi	r0, [r0], -r8
40018118:	400001f8 	strdmi	r0, [r0], -r8
4001811c:	400001f8 	strdmi	r0, [r0], -r8
40018120:	400001f8 	strdmi	r0, [r0], -r8
40018124:	400003a0 	andmi	r0, r0, r0, lsr #7
40018128:	400001f8 	strdmi	r0, [r0], -r8
4001812c:	400001f8 	strdmi	r0, [r0], -r8
40018130:	400001f8 	strdmi	r0, [r0], -r8
40018134:	400001f8 	strdmi	r0, [r0], -r8
40018138:	400001f8 	strdmi	r0, [r0], -r8
4001813c:	400001f8 	strdmi	r0, [r0], -r8
40018140:	400001f8 	strdmi	r0, [r0], -r8
40018144:	400001f8 	strdmi	r0, [r0], -r8
40018148:	400001f8 	strdmi	r0, [r0], -r8
4001814c:	400001f8 	strdmi	r0, [r0], -r8
40018150:	400001f8 	strdmi	r0, [r0], -r8
40018154:	400001f8 	strdmi	r0, [r0], -r8
40018158:	400001f8 	strdmi	r0, [r0], -r8
4001815c:	400001f8 	strdmi	r0, [r0], -r8
40018160:	400001f8 	strdmi	r0, [r0], -r8
40018164:	400001f8 	strdmi	r0, [r0], -r8
40018168:	400001f8 	strdmi	r0, [r0], -r8
4001816c:	400001f8 	strdmi	r0, [r0], -r8
40018170:	400001f8 	strdmi	r0, [r0], -r8
40018174:	400001f8 	strdmi	r0, [r0], -r8
40018178:	400001f8 	strdmi	r0, [r0], -r8
4001817c:	400002a8 	andmi	r0, r0, r8, lsr #5
40018180:	400001f8 	strdmi	r0, [r0], -r8
40018184:	400001f8 	strdmi	r0, [r0], -r8
40018188:	400001f8 	strdmi	r0, [r0], -r8
4001818c:	400001f8 	strdmi	r0, [r0], -r8
40018190:	400001f8 	strdmi	r0, [r0], -r8
40018194:	400001f8 	strdmi	r0, [r0], -r8
40018198:	400001f8 	strdmi	r0, [r0], -r8
4001819c:	400001f8 	strdmi	r0, [r0], -r8
400181a0:	400001f8 	strdmi	r0, [r0], -r8
400181a4:	400001f8 	strdmi	r0, [r0], -r8
400181a8:	400001f8 	strdmi	r0, [r0], -r8
400181ac:	400001f8 	strdmi	r0, [r0], -r8

400181b0 <ICCICR>:
400181b0:	10480000 	subne	r0, r8, r0
400181b4:	10484000 	subne	r4, r8, r0
400181b8:	10488000 	subne	r8, r8, r0
400181bc:	1048c000 	subne	ip, r8, r0

400181c0 <ICCPMR>:
400181c0:	10480004 	subne	r0, r8, r4
400181c4:	10484004 	subne	r4, r8, r4
400181c8:	10488004 	subne	r8, r8, r4
400181cc:	1048c004 	subne	ip, r8, r4

400181d0 <ICDISER0>:
400181d0:	10490100 	subne	r0, r9, r0, lsl #2
400181d4:	10494100 	subne	r4, r9, r0, lsl #2
400181d8:	10498100 	subne	r8, r9, r0, lsl #2
400181dc:	1049c100 	subne	ip, r9, r0, lsl #2

400181e0 <ICDISERn>:
400181e0:	00000000 	andeq	r0, r0, r0
400181e4:	10490104 	subne	r0, r9, r4, lsl #2
400181e8:	10490108 	subne	r0, r9, r8, lsl #2
400181ec:	1049010c 	subne	r0, r9, ip, lsl #2

400181f0 <ICDICER0>:
400181f0:	10490180 	subne	r0, r9, r0, lsl #3
400181f4:	10494180 	subne	r4, r9, r0, lsl #3
400181f8:	10498180 	subne	r8, r9, r0, lsl #3
400181fc:	1049c180 	subne	ip, r9, r0, lsl #3

40018200 <ICDICERn>:
40018200:	00000000 	andeq	r0, r0, r0
40018204:	10490184 	subne	r0, r9, r4, lsl #3
40018208:	10490188 	subne	r0, r9, r8, lsl #3
4001820c:	1049018c 	subne	r0, r9, ip, lsl #3

40018210 <ICDIPR0>:
40018210:	10490400 	subne	r0, r9, r0, lsl #8
40018214:	10494400 	subne	r4, r9, r0, lsl #8
40018218:	10498400 	subne	r8, r9, r0, lsl #8
4001821c:	1049c400 	subne	ip, r9, r0, lsl #8

40018220 <ICDIPTR0>:
40018220:	10490800 	subne	r0, r9, r0, lsl #16
40018224:	10494800 	subne	r4, r9, r0, lsl #16
40018228:	10498800 	subne	r8, r9, r0, lsl #16
4001822c:	1049c800 	subne	ip, r9, r0, lsl #16

40018230 <ICDICPR0>:
40018230:	10490280 	subne	r0, r9, r0, lsl #5
40018234:	10494280 	subne	r4, r9, r0, lsl #5
40018238:	10498280 	subne	r8, r9, r0, lsl #5
4001823c:	1049c280 	subne	ip, r9, r0, lsl #5

40018240 <ICCIAR>:
40018240:	1048000c 	subne	r0, r8, ip
40018244:	1048400c 	subne	r4, r8, ip
40018248:	1048800c 	subne	r8, r8, ip
4001824c:	1048c00c 	subne	ip, r8, ip

40018250 <ICCEOIR>:
40018250:	10480010 	subne	r0, r8, r0, lsl r0
40018254:	10484010 	subne	r4, r8, r0, lsl r0
40018258:	10488010 	subne	r8, r8, r0, lsl r0
4001825c:	1048c010 	subne	ip, r8, r0, lsl r0

40018260 <ArrFbSel>:
40018260:	4b000000 	blmi	40018268 <ArrFbSel+0x8>
40018264:	4b400000 	blmi	4101826c <__ZI_LIMIT__+0xffe9e8>
40018268:	4b800000 	blmi	3e018270 <GPM4DAT+0x2d017f8c>
4001826c:	4bc00000 	blmi	3f018274 <GPM4DAT+0x2e017f90>
40018270:	4c000000 	stcmi	0, cr0, [r0], {-0}
40018274:	4c400000 	marmi	acc0, r0, r0
40018278:	4c800000 	stcmi	0, cr0, [r0], {0}
4001827c:	4cc00000 	stclmi	0, cr0, [r0], {0}
40018280:	4d000000 	stcmi	0, cr0, [r0, #-0]
40018284:	4d400000 	stclmi	0, cr0, [r0, #-0]

40018288 <__ctype_ptr__>:
40018288:	40017a90 	mulmi	r1, r0, sl

4001828c <__malloc_av_>:
	...
40018294:	4001828c 	andmi	r8, r1, ip, lsl #5
40018298:	4001828c 	andmi	r8, r1, ip, lsl #5
4001829c:	40018294 	mulmi	r1, r4, r2
400182a0:	40018294 	mulmi	r1, r4, r2
400182a4:	4001829c 	mulmi	r1, ip, r2
400182a8:	4001829c 	mulmi	r1, ip, r2
400182ac:	400182a4 	andmi	r8, r1, r4, lsr #5
400182b0:	400182a4 	andmi	r8, r1, r4, lsr #5
400182b4:	400182ac 	andmi	r8, r1, ip, lsr #5
400182b8:	400182ac 	andmi	r8, r1, ip, lsr #5
400182bc:	400182b4 			; <UNDEFINED> instruction: 0x400182b4
400182c0:	400182b4 			; <UNDEFINED> instruction: 0x400182b4
400182c4:	400182bc 			; <UNDEFINED> instruction: 0x400182bc
400182c8:	400182bc 			; <UNDEFINED> instruction: 0x400182bc
400182cc:	400182c4 	andmi	r8, r1, r4, asr #5
400182d0:	400182c4 	andmi	r8, r1, r4, asr #5
400182d4:	400182cc 	andmi	r8, r1, ip, asr #5
400182d8:	400182cc 	andmi	r8, r1, ip, asr #5
400182dc:	400182d4 	ldrdmi	r8, [r1], -r4
400182e0:	400182d4 	ldrdmi	r8, [r1], -r4
400182e4:	400182dc 	ldrdmi	r8, [r1], -ip
400182e8:	400182dc 	ldrdmi	r8, [r1], -ip
400182ec:	400182e4 	andmi	r8, r1, r4, ror #5
400182f0:	400182e4 	andmi	r8, r1, r4, ror #5
400182f4:	400182ec 	andmi	r8, r1, ip, ror #5
400182f8:	400182ec 	andmi	r8, r1, ip, ror #5
400182fc:	400182f4 	strdmi	r8, [r1], -r4
40018300:	400182f4 	strdmi	r8, [r1], -r4
40018304:	400182fc 	strdmi	r8, [r1], -ip
40018308:	400182fc 	strdmi	r8, [r1], -ip
4001830c:	40018304 	andmi	r8, r1, r4, lsl #6
40018310:	40018304 	andmi	r8, r1, r4, lsl #6
40018314:	4001830c 	andmi	r8, r1, ip, lsl #6
40018318:	4001830c 	andmi	r8, r1, ip, lsl #6
4001831c:	40018314 	andmi	r8, r1, r4, lsl r3
40018320:	40018314 	andmi	r8, r1, r4, lsl r3
40018324:	4001831c 	andmi	r8, r1, ip, lsl r3
40018328:	4001831c 	andmi	r8, r1, ip, lsl r3
4001832c:	40018324 	andmi	r8, r1, r4, lsr #6
40018330:	40018324 	andmi	r8, r1, r4, lsr #6
40018334:	4001832c 	andmi	r8, r1, ip, lsr #6
40018338:	4001832c 	andmi	r8, r1, ip, lsr #6
4001833c:	40018334 	andmi	r8, r1, r4, lsr r3
40018340:	40018334 	andmi	r8, r1, r4, lsr r3
40018344:	4001833c 	andmi	r8, r1, ip, lsr r3
40018348:	4001833c 	andmi	r8, r1, ip, lsr r3
4001834c:	40018344 	andmi	r8, r1, r4, asr #6
40018350:	40018344 	andmi	r8, r1, r4, asr #6
40018354:	4001834c 	andmi	r8, r1, ip, asr #6
40018358:	4001834c 	andmi	r8, r1, ip, asr #6
4001835c:	40018354 	andmi	r8, r1, r4, asr r3
40018360:	40018354 	andmi	r8, r1, r4, asr r3
40018364:	4001835c 	andmi	r8, r1, ip, asr r3
40018368:	4001835c 	andmi	r8, r1, ip, asr r3
4001836c:	40018364 	andmi	r8, r1, r4, ror #6
40018370:	40018364 	andmi	r8, r1, r4, ror #6
40018374:	4001836c 	andmi	r8, r1, ip, ror #6
40018378:	4001836c 	andmi	r8, r1, ip, ror #6
4001837c:	40018374 	andmi	r8, r1, r4, ror r3
40018380:	40018374 	andmi	r8, r1, r4, ror r3
40018384:	4001837c 	andmi	r8, r1, ip, ror r3
40018388:	4001837c 	andmi	r8, r1, ip, ror r3
4001838c:	40018384 	andmi	r8, r1, r4, lsl #7
40018390:	40018384 	andmi	r8, r1, r4, lsl #7
40018394:	4001838c 	andmi	r8, r1, ip, lsl #7
40018398:	4001838c 	andmi	r8, r1, ip, lsl #7
4001839c:	40018394 	mulmi	r1, r4, r3
400183a0:	40018394 	mulmi	r1, r4, r3
400183a4:	4001839c 	mulmi	r1, ip, r3
400183a8:	4001839c 	mulmi	r1, ip, r3
400183ac:	400183a4 	andmi	r8, r1, r4, lsr #7
400183b0:	400183a4 	andmi	r8, r1, r4, lsr #7
400183b4:	400183ac 	andmi	r8, r1, ip, lsr #7
400183b8:	400183ac 	andmi	r8, r1, ip, lsr #7
400183bc:	400183b4 			; <UNDEFINED> instruction: 0x400183b4
400183c0:	400183b4 			; <UNDEFINED> instruction: 0x400183b4
400183c4:	400183bc 			; <UNDEFINED> instruction: 0x400183bc
400183c8:	400183bc 			; <UNDEFINED> instruction: 0x400183bc
400183cc:	400183c4 	andmi	r8, r1, r4, asr #7
400183d0:	400183c4 	andmi	r8, r1, r4, asr #7
400183d4:	400183cc 	andmi	r8, r1, ip, asr #7
400183d8:	400183cc 	andmi	r8, r1, ip, asr #7
400183dc:	400183d4 	ldrdmi	r8, [r1], -r4
400183e0:	400183d4 	ldrdmi	r8, [r1], -r4
400183e4:	400183dc 	ldrdmi	r8, [r1], -ip
400183e8:	400183dc 	ldrdmi	r8, [r1], -ip
400183ec:	400183e4 	andmi	r8, r1, r4, ror #7
400183f0:	400183e4 	andmi	r8, r1, r4, ror #7
400183f4:	400183ec 	andmi	r8, r1, ip, ror #7
400183f8:	400183ec 	andmi	r8, r1, ip, ror #7
400183fc:	400183f4 	strdmi	r8, [r1], -r4
40018400:	400183f4 	strdmi	r8, [r1], -r4
40018404:	400183fc 	strdmi	r8, [r1], -ip
40018408:	400183fc 	strdmi	r8, [r1], -ip
4001840c:	40018404 	andmi	r8, r1, r4, lsl #8
40018410:	40018404 	andmi	r8, r1, r4, lsl #8
40018414:	4001840c 	andmi	r8, r1, ip, lsl #8
40018418:	4001840c 	andmi	r8, r1, ip, lsl #8
4001841c:	40018414 	andmi	r8, r1, r4, lsl r4
40018420:	40018414 	andmi	r8, r1, r4, lsl r4
40018424:	4001841c 	andmi	r8, r1, ip, lsl r4
40018428:	4001841c 	andmi	r8, r1, ip, lsl r4
4001842c:	40018424 	andmi	r8, r1, r4, lsr #8
40018430:	40018424 	andmi	r8, r1, r4, lsr #8
40018434:	4001842c 	andmi	r8, r1, ip, lsr #8
40018438:	4001842c 	andmi	r8, r1, ip, lsr #8
4001843c:	40018434 	andmi	r8, r1, r4, lsr r4
40018440:	40018434 	andmi	r8, r1, r4, lsr r4
40018444:	4001843c 	andmi	r8, r1, ip, lsr r4
40018448:	4001843c 	andmi	r8, r1, ip, lsr r4
4001844c:	40018444 	andmi	r8, r1, r4, asr #8
40018450:	40018444 	andmi	r8, r1, r4, asr #8
40018454:	4001844c 	andmi	r8, r1, ip, asr #8
40018458:	4001844c 	andmi	r8, r1, ip, asr #8
4001845c:	40018454 	andmi	r8, r1, r4, asr r4
40018460:	40018454 	andmi	r8, r1, r4, asr r4
40018464:	4001845c 	andmi	r8, r1, ip, asr r4
40018468:	4001845c 	andmi	r8, r1, ip, asr r4
4001846c:	40018464 	andmi	r8, r1, r4, ror #8
40018470:	40018464 	andmi	r8, r1, r4, ror #8
40018474:	4001846c 	andmi	r8, r1, ip, ror #8
40018478:	4001846c 	andmi	r8, r1, ip, ror #8
4001847c:	40018474 	andmi	r8, r1, r4, ror r4
40018480:	40018474 	andmi	r8, r1, r4, ror r4
40018484:	4001847c 	andmi	r8, r1, ip, ror r4
40018488:	4001847c 	andmi	r8, r1, ip, ror r4
4001848c:	40018484 	andmi	r8, r1, r4, lsl #9
40018490:	40018484 	andmi	r8, r1, r4, lsl #9
40018494:	4001848c 	andmi	r8, r1, ip, lsl #9
40018498:	4001848c 	andmi	r8, r1, ip, lsl #9
4001849c:	40018494 	mulmi	r1, r4, r4
400184a0:	40018494 	mulmi	r1, r4, r4
400184a4:	4001849c 	mulmi	r1, ip, r4
400184a8:	4001849c 	mulmi	r1, ip, r4
400184ac:	400184a4 	andmi	r8, r1, r4, lsr #9
400184b0:	400184a4 	andmi	r8, r1, r4, lsr #9
400184b4:	400184ac 	andmi	r8, r1, ip, lsr #9
400184b8:	400184ac 	andmi	r8, r1, ip, lsr #9
400184bc:	400184b4 			; <UNDEFINED> instruction: 0x400184b4
400184c0:	400184b4 			; <UNDEFINED> instruction: 0x400184b4
400184c4:	400184bc 			; <UNDEFINED> instruction: 0x400184bc
400184c8:	400184bc 			; <UNDEFINED> instruction: 0x400184bc
400184cc:	400184c4 	andmi	r8, r1, r4, asr #9
400184d0:	400184c4 	andmi	r8, r1, r4, asr #9
400184d4:	400184cc 	andmi	r8, r1, ip, asr #9
400184d8:	400184cc 	andmi	r8, r1, ip, asr #9
400184dc:	400184d4 	ldrdmi	r8, [r1], -r4
400184e0:	400184d4 	ldrdmi	r8, [r1], -r4
400184e4:	400184dc 	ldrdmi	r8, [r1], -ip
400184e8:	400184dc 	ldrdmi	r8, [r1], -ip
400184ec:	400184e4 	andmi	r8, r1, r4, ror #9
400184f0:	400184e4 	andmi	r8, r1, r4, ror #9
400184f4:	400184ec 	andmi	r8, r1, ip, ror #9
400184f8:	400184ec 	andmi	r8, r1, ip, ror #9
400184fc:	400184f4 	strdmi	r8, [r1], -r4
40018500:	400184f4 	strdmi	r8, [r1], -r4
40018504:	400184fc 	strdmi	r8, [r1], -ip
40018508:	400184fc 	strdmi	r8, [r1], -ip
4001850c:	40018504 	andmi	r8, r1, r4, lsl #10
40018510:	40018504 	andmi	r8, r1, r4, lsl #10
40018514:	4001850c 	andmi	r8, r1, ip, lsl #10
40018518:	4001850c 	andmi	r8, r1, ip, lsl #10
4001851c:	40018514 	andmi	r8, r1, r4, lsl r5
40018520:	40018514 	andmi	r8, r1, r4, lsl r5
40018524:	4001851c 	andmi	r8, r1, ip, lsl r5
40018528:	4001851c 	andmi	r8, r1, ip, lsl r5
4001852c:	40018524 	andmi	r8, r1, r4, lsr #10
40018530:	40018524 	andmi	r8, r1, r4, lsr #10
40018534:	4001852c 	andmi	r8, r1, ip, lsr #10
40018538:	4001852c 	andmi	r8, r1, ip, lsr #10
4001853c:	40018534 	andmi	r8, r1, r4, lsr r5
40018540:	40018534 	andmi	r8, r1, r4, lsr r5
40018544:	4001853c 	andmi	r8, r1, ip, lsr r5
40018548:	4001853c 	andmi	r8, r1, ip, lsr r5
4001854c:	40018544 	andmi	r8, r1, r4, asr #10
40018550:	40018544 	andmi	r8, r1, r4, asr #10
40018554:	4001854c 	andmi	r8, r1, ip, asr #10
40018558:	4001854c 	andmi	r8, r1, ip, asr #10
4001855c:	40018554 	andmi	r8, r1, r4, asr r5
40018560:	40018554 	andmi	r8, r1, r4, asr r5
40018564:	4001855c 	andmi	r8, r1, ip, asr r5
40018568:	4001855c 	andmi	r8, r1, ip, asr r5
4001856c:	40018564 	andmi	r8, r1, r4, ror #10
40018570:	40018564 	andmi	r8, r1, r4, ror #10
40018574:	4001856c 	andmi	r8, r1, ip, ror #10
40018578:	4001856c 	andmi	r8, r1, ip, ror #10
4001857c:	40018574 	andmi	r8, r1, r4, ror r5
40018580:	40018574 	andmi	r8, r1, r4, ror r5
40018584:	4001857c 	andmi	r8, r1, ip, ror r5
40018588:	4001857c 	andmi	r8, r1, ip, ror r5
4001858c:	40018584 	andmi	r8, r1, r4, lsl #11
40018590:	40018584 	andmi	r8, r1, r4, lsl #11
40018594:	4001858c 	andmi	r8, r1, ip, lsl #11
40018598:	4001858c 	andmi	r8, r1, ip, lsl #11
4001859c:	40018594 	mulmi	r1, r4, r5
400185a0:	40018594 	mulmi	r1, r4, r5
400185a4:	4001859c 	mulmi	r1, ip, r5
400185a8:	4001859c 	mulmi	r1, ip, r5
400185ac:	400185a4 	andmi	r8, r1, r4, lsr #11
400185b0:	400185a4 	andmi	r8, r1, r4, lsr #11
400185b4:	400185ac 	andmi	r8, r1, ip, lsr #11
400185b8:	400185ac 	andmi	r8, r1, ip, lsr #11
400185bc:	400185b4 			; <UNDEFINED> instruction: 0x400185b4
400185c0:	400185b4 			; <UNDEFINED> instruction: 0x400185b4
400185c4:	400185bc 			; <UNDEFINED> instruction: 0x400185bc
400185c8:	400185bc 			; <UNDEFINED> instruction: 0x400185bc
400185cc:	400185c4 	andmi	r8, r1, r4, asr #11
400185d0:	400185c4 	andmi	r8, r1, r4, asr #11
400185d4:	400185cc 	andmi	r8, r1, ip, asr #11
400185d8:	400185cc 	andmi	r8, r1, ip, asr #11
400185dc:	400185d4 	ldrdmi	r8, [r1], -r4
400185e0:	400185d4 	ldrdmi	r8, [r1], -r4
400185e4:	400185dc 	ldrdmi	r8, [r1], -ip
400185e8:	400185dc 	ldrdmi	r8, [r1], -ip
400185ec:	400185e4 	andmi	r8, r1, r4, ror #11
400185f0:	400185e4 	andmi	r8, r1, r4, ror #11
400185f4:	400185ec 	andmi	r8, r1, ip, ror #11
400185f8:	400185ec 	andmi	r8, r1, ip, ror #11
400185fc:	400185f4 	strdmi	r8, [r1], -r4
40018600:	400185f4 	strdmi	r8, [r1], -r4
40018604:	400185fc 	strdmi	r8, [r1], -ip
40018608:	400185fc 	strdmi	r8, [r1], -ip
4001860c:	40018604 	andmi	r8, r1, r4, lsl #12
40018610:	40018604 	andmi	r8, r1, r4, lsl #12
40018614:	4001860c 	andmi	r8, r1, ip, lsl #12
40018618:	4001860c 	andmi	r8, r1, ip, lsl #12
4001861c:	40018614 	andmi	r8, r1, r4, lsl r6
40018620:	40018614 	andmi	r8, r1, r4, lsl r6
40018624:	4001861c 	andmi	r8, r1, ip, lsl r6
40018628:	4001861c 	andmi	r8, r1, ip, lsl r6
4001862c:	40018624 	andmi	r8, r1, r4, lsr #12
40018630:	40018624 	andmi	r8, r1, r4, lsr #12
40018634:	4001862c 	andmi	r8, r1, ip, lsr #12
40018638:	4001862c 	andmi	r8, r1, ip, lsr #12
4001863c:	40018634 	andmi	r8, r1, r4, lsr r6
40018640:	40018634 	andmi	r8, r1, r4, lsr r6
40018644:	4001863c 	andmi	r8, r1, ip, lsr r6
40018648:	4001863c 	andmi	r8, r1, ip, lsr r6
4001864c:	40018644 	andmi	r8, r1, r4, asr #12
40018650:	40018644 	andmi	r8, r1, r4, asr #12
40018654:	4001864c 	andmi	r8, r1, ip, asr #12
40018658:	4001864c 	andmi	r8, r1, ip, asr #12
4001865c:	40018654 	andmi	r8, r1, r4, asr r6
40018660:	40018654 	andmi	r8, r1, r4, asr r6
40018664:	4001865c 	andmi	r8, r1, ip, asr r6
40018668:	4001865c 	andmi	r8, r1, ip, asr r6
4001866c:	40018664 	andmi	r8, r1, r4, ror #12
40018670:	40018664 	andmi	r8, r1, r4, ror #12
40018674:	4001866c 	andmi	r8, r1, ip, ror #12
40018678:	4001866c 	andmi	r8, r1, ip, ror #12
4001867c:	40018674 	andmi	r8, r1, r4, ror r6
40018680:	40018674 	andmi	r8, r1, r4, ror r6
40018684:	4001867c 	andmi	r8, r1, ip, ror r6
40018688:	4001867c 	andmi	r8, r1, ip, ror r6
4001868c:	40018684 	andmi	r8, r1, r4, lsl #13
40018690:	40018684 	andmi	r8, r1, r4, lsl #13

40018694 <__malloc_sbrk_base>:
40018694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40018698 <__malloc_trim_threshold>:
40018698:	00020000 	andeq	r0, r2, r0
4001869c:	00000000 	andeq	r0, r0, r0

400186a0 <_impure_ptr>:
400186a0:	400186a8 	andmi	r8, r1, r8, lsr #13
400186a4:	00000000 	andeq	r0, r0, r0

400186a8 <impure_data>:
400186a8:	00000000 	andeq	r0, r0, r0
400186ac:	40018994 	mulmi	r1, r4, r9
400186b0:	400189fc 	strdmi	r8, [r1], -ip
400186b4:	40018a64 	andmi	r8, r1, r4, ror #20
	...
400186dc:	40017f3c 	andmi	r7, r1, ip, lsr pc
	...
40018750:	00000001 	andeq	r0, r0, r1
40018754:	00000000 	andeq	r0, r0, r0
40018758:	abcd330e 	blge	3f365398 <GPM4DAT+0x2e3650b4>
4001875c:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40018760:	0005deec 	andeq	sp, r5, ip, ror #29
40018764:	0000000b 	andeq	r0, r0, fp
	...

40018ad0 <lc_ctype_charset>:
40018ad0:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018ad4:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018af0 <__mb_cur_max>:
40018af0:	00000001 	andeq	r0, r0, r1

40018af4 <lc_message_charset>:
40018af4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40018af8:	00000049 	andeq	r0, r0, r9, asr #32
	...

40018b14 <lconv>:
40018b14:	40017f9c 	mulmi	r1, ip, pc	; <UNPREDICTABLE>
40018b18:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b1c:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b20:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b24:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b28:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b2c:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b30:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b34:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b38:	40017d20 	andmi	r7, r1, r0, lsr #26
40018b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b48:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .bss:

40018b50 <__ZI_BASE__>:
40018b50:	00000000 	andeq	r0, r0, r0

40018b54 <sd_rd_buffer_flag>:
40018b54:	00000000 	andeq	r0, r0, r0

40018b58 <sd_wr_buffer_flag>:
40018b58:	00000000 	andeq	r0, r0, r0

40018b5c <sd_tr_flag>:
40018b5c:	00000000 	andeq	r0, r0, r0

40018b60 <sd_command_complete_flag>:
40018b60:	00000000 	andeq	r0, r0, r0

40018b64 <value.7038>:
40018b64:	00000000 	andeq	r0, r0, r0

40018b68 <pLcdFb>:
40018b68:	00000000 	andeq	r0, r0, r0

40018b6c <ArrWinInfo>:
	...

40018c0c <Selected_win>:
40018c0c:	00000000 	andeq	r0, r0, r0

40018c10 <Selected_frame>:
	...

40018c18 <Display_frame>:
	...

40018c20 <swap_flag>:
40018c20:	00000000 	andeq	r0, r0, r0

40018c24 <page_counter>:
40018c24:	00000000 	andeq	r0, r0, r0

40018c28 <PA_page_info_list>:
	...

40019828 <ptr_PCB_Creator>:
40019828:	00000000 	andeq	r0, r0, r0

4001982c <ptr_PCB_Current>:
4001982c:	00000000 	andeq	r0, r0, r0

40019830 <ptr_PCB_Head>:
40019830:	00000000 	andeq	r0, r0, r0

40019834 <pcb_app0_addr>:
40019834:	00000000 	andeq	r0, r0, r0

40019838 <pcb_app1_addr>:
40019838:	00000000 	andeq	r0, r0, r0

4001983c <heap>:
4001983c:	00000000 	andeq	r0, r0, r0

40019840 <sd_rca>:
40019840:	00000000 	andeq	r0, r0, r0

40019844 <__malloc_top_pad>:
40019844:	00000000 	andeq	r0, r0, r0

40019848 <__malloc_current_mallinfo>:
	...

40019870 <__malloc_max_sbrked_mem>:
40019870:	00000000 	andeq	r0, r0, r0

40019874 <__malloc_max_total_mem>:
40019874:	00000000 	andeq	r0, r0, r0

40019878 <_PathLocale>:
40019878:	00000000 	andeq	r0, r0, r0

4001987c <__mlocale_changed>:
4001987c:	00000000 	andeq	r0, r0, r0

40019880 <__nlocale_changed>:
40019880:	00000000 	andeq	r0, r0, r0

40019884 <__ZI_LIMIT__>:
40019884:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000842 	andeq	r0, r0, r2, asr #16
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000002a5 	andeq	r0, r0, r5, lsr #5
      10:	00038301 	andeq	r8, r3, r1, lsl #6
      14:	00021900 	andeq	r1, r2, r0, lsl #18
      18:	0001f800 	andeq	pc, r1, r0, lsl #16
      1c:	00053c40 	andeq	r3, r5, r0, asr #24
      20:	00000000 	andeq	r0, r0, r0
      24:	07080200 	streq	r0, [r8, -r0, lsl #4]
      28:	00000169 	andeq	r0, r0, r9, ror #2
      2c:	3c060102 	stfccs	f0, [r6], {2}
      30:	02000001 	andeq	r0, r0, #1
      34:	013a0801 	teqeq	sl, r1, lsl #16
      38:	02020000 	andeq	r0, r2, #0
      3c:	00005305 	andeq	r5, r0, r5, lsl #6
      40:	07020200 	streq	r0, [r2, -r0, lsl #4]
      44:	000001f8 	strdeq	r0, [r0], -r8
      48:	69050403 	stmdbvs	r5, {r0, r1, sl}
      4c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      50:	01730704 	cmneq	r3, r4, lsl #14
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	0000f705 	andeq	pc, r0, r5, lsl #14
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	000000fc 	strdeq	r0, [r0], -ip
      64:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
      68:	04000000 	streq	r0, [r0], #-0
      6c:	07040204 	streq	r0, [r4, -r4, lsl #4]
      70:	0000016e 	andeq	r0, r0, lr, ror #2
      74:	007a0405 	rsbseq	r0, sl, r5, lsl #8
      78:	02060000 	andeq	r0, r6, #0
      7c:	01430801 	cmpeq	r3, r1, lsl #16
      80:	04050000 	streq	r0, [r5], #-0
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	00007b07 	andeq	r7, r0, r7, lsl #22
      8c:	00940800 	addseq	r0, r4, r0, lsl #16
      90:	07040000 	streq	r0, [r4, -r0]
      94:	0000004f 	andeq	r0, r0, pc, asr #32
      98:	00012509 	andeq	r2, r1, r9, lsl #10
      9c:	f8cb0100 			; <UNDEFINED> instruction: 0xf8cb0100
      a0:	2c400001 	mcrrcs	0, 0, r0, r0, cr1
      a4:	01000000 	mrseq	r0, (UNDEF: 0)
      a8:	0000c19c 	muleq	r0, ip, r1
      ac:	02140a00 	andseq	r0, r4, #0, 20
      b0:	076d4000 	strbeq	r4, [sp, -r0]!
      b4:	010b0000 	mrseq	r0, (UNDEF: 11)
      b8:	00030550 	andeq	r0, r3, r0, asr r5
      bc:	0040017d 	subeq	r0, r0, sp, ror r1
      c0:	00d80c00 	sbcseq	r0, r8, r0, lsl #24
      c4:	4b010000 	blmi	400cc <IRQ_STACK_SIZE+0x380cc>
      c8:	00022401 	andeq	r2, r2, r1, lsl #8
      cc:	00002c40 	andeq	r2, r0, r0, asr #24
      d0:	029c0100 	addseq	r0, ip, #0, 2
      d4:	0d000001 	stceq	0, cr0, [r0, #-4]
      d8:	4000023c 	andmi	r0, r0, ip, lsr r2
      dc:	0000076d 	andeq	r0, r0, sp, ror #14
      e0:	000000ee 	andeq	r0, r0, lr, ror #1
      e4:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
      e8:	017d1003 	cmneq	sp, r3
      ec:	500e0040 	andpl	r0, lr, r0, asr #32
      f0:	6d400002 	stclvs	0, cr0, [r0, #-8]
      f4:	0b000007 	bleq	118 <NOINT+0x58>
      f8:	03055001 	movweq	r5, #20481	; 0x5001
      fc:	40017d24 	andmi	r7, r1, r4, lsr #26
     100:	530f0000 	movwpl	r0, #61440	; 0xf000
     104:	01007271 	tsteq	r0, r1, ror r2
     108:	00480151 	subeq	r0, r8, r1, asr r1
     10c:	02500000 	subseq	r0, r0, #0
     110:	00244000 	eoreq	r4, r4, r0
     114:	9c010000 	stcls	0, cr0, [r1], {-0}
     118:	0000013e 	andeq	r0, r0, lr, lsr r1
     11c:	01006110 	tsteq	r0, r0, lsl r1
     120:	00480151 	subeq	r0, r8, r1, asr r1
     124:	00000000 	andeq	r0, r0, r0
     128:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
     12c:	6d400002 	stclvs	0, cr0, [r0, #-8]
     130:	0b000007 	bleq	154 <NOINT+0x94>
     134:	03055001 	movweq	r5, #20481	; 0x5001
     138:	40017d2c 	andmi	r7, r1, ip, lsr #26
     13c:	7f110000 	svcvc	0x00110000
     140:	01000002 	tsteq	r0, r2
     144:	00560157 	subseq	r0, r6, r7, asr r1
     148:	02740000 	rsbseq	r0, r4, #0
     14c:	00344000 	eorseq	r4, r4, r0
     150:	9c010000 	stcls	0, cr0, [r1], {-0}
     154:	00000188 	andeq	r0, r0, r8, lsl #3
     158:	01006110 	tsteq	r0, r0, lsl r1
     15c:	00560157 	subseq	r0, r6, r7, asr r1
     160:	001e0000 	andseq	r0, lr, r0
     164:	62100000 	andsvs	r0, r0, #0
     168:	01570100 	cmpeq	r7, r0, lsl #2
     16c:	00000056 	andeq	r0, r0, r6, asr r0
     170:	00000046 	andeq	r0, r0, r6, asr #32
     174:	00029c0a 	andeq	r9, r2, sl, lsl #24
     178:	00076d40 	andeq	r6, r7, r0, asr #26
     17c:	50010b00 	andpl	r0, r1, r0, lsl #22
     180:	7d400305 	stclvc	3, cr0, [r0, #-20]	; 0xffffffec
     184:	00004001 	andeq	r4, r0, r1
     188:	00027609 	andeq	r7, r2, r9, lsl #12
     18c:	a8d60100 	ldmge	r6, {r8}^
     190:	f8400002 			; <UNDEFINED> instruction: 0xf8400002
     194:	01000000 	mrseq	r0, (UNDEF: 0)
     198:	0001da9c 	muleq	r1, ip, sl
     19c:	6d741200 	lfmvs	f1, 2, [r4, #-0]
     1a0:	d8010070 	stmdale	r1, {r4, r5, r6}
     1a4:	000001da 	ldrdeq	r0, [r0], -sl
     1a8:	0d5c9102 	ldfeqp	f1, [ip, #-8]
     1ac:	40000384 	andmi	r0, r0, r4, lsl #7
     1b0:	0000077f 	andeq	r0, r0, pc, ror r7
     1b4:	000001c4 	andeq	r0, r0, r4, asr #3
     1b8:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     1bc:	010b6b08 	tsteq	fp, r8, lsl #22
     1c0:	00300150 	eorseq	r0, r0, r0, asr r1
     1c4:	0003900a 	andeq	r9, r3, sl
     1c8:	00079540 	andeq	r9, r7, r0, asr #10
     1cc:	51010b00 	tstpl	r1, r0, lsl #22
     1d0:	0b6b0802 	bleq	1ac21e0 <STACK_SIZE+0x12c21e0>
     1d4:	30015001 	andcc	r5, r1, r1
     1d8:	4f130000 	svcmi	0x00130000
     1dc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     1e0:	00000110 	andeq	r0, r0, r0, lsl r1
     1e4:	03a0ed01 	moveq	lr, #1, 26	; 0x40
     1e8:	005c4000 	subseq	r4, ip, r0
     1ec:	9c010000 	stcls	0, cr0, [r1], {-0}
     1f0:	0000023a 	andeq	r0, r0, sl, lsr r2
     1f4:	0003d00d 	andeq	sp, r3, sp
     1f8:	00077f40 	andeq	r7, r7, r0, asr #30
     1fc:	00020d00 	andeq	r0, r2, r0, lsl #26
     200:	51010b00 	tstpl	r1, r0, lsl #22
     204:	0b550802 	bleq	1542214 <STACK_SIZE+0xd42214>
     208:	30015001 	andcc	r5, r1, r1
     20c:	03dc0d00 	bicseq	r0, ip, #0, 26
     210:	07954000 	ldreq	r4, [r5, r0]
     214:	02260000 	eoreq	r0, r6, #0
     218:	010b0000 	mrseq	r0, (UNDEF: 11)
     21c:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     220:	0150010b 	cmpeq	r0, fp, lsl #2
     224:	ec0a0030 	stc	0, cr0, [sl], {48}	; 0x30
     228:	6d400003 	stclvs	0, cr0, [r0, #-12]
     22c:	0b000007 	bleq	250 <NOINT+0x190>
     230:	03055001 	movweq	r5, #20481	; 0x5001
     234:	40017d54 	andmi	r7, r1, r4, asr sp
     238:	31090000 	mrscc	r0, (UNDEF: 9)
     23c:	01000001 	tsteq	r0, r1
     240:	0003fcf8 	strdeq	pc, [r3], -r8
     244:	00005040 	andeq	r5, r0, r0, asr #32
     248:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     24c:	0d000002 	stceq	0, cr0, [r0, #-8]
     250:	40000424 	andmi	r0, r0, r4, lsr #8
     254:	0000076d 	andeq	r0, r0, sp, ror #14
     258:	00000266 	andeq	r0, r0, r6, ror #4
     25c:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     260:	017d6403 	cmneq	sp, r3, lsl #8
     264:	300d0040 	andcc	r0, sp, r0, asr #32
     268:	7f400004 	svcvc	0x00400004
     26c:	7f000007 	svcvc	0x00000007
     270:	0b000002 	bleq	280 <NOINT+0x1c0>
     274:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     278:	50010b33 	andpl	r0, r1, r3, lsr fp
     27c:	0a003001 	beq	c288 <IRQ_STACK_SIZE+0x4288>
     280:	4000043c 	andmi	r0, r0, ip, lsr r4
     284:	00000795 	muleq	r0, r5, r7
     288:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     28c:	010b3308 	tsteq	fp, r8, lsl #6
     290:	00300150 	eorseq	r0, r0, r0, asr r1
     294:	029c0c00 	addseq	r0, ip, #0, 24
     298:	02010000 	andeq	r0, r1, #0
     29c:	00044c01 	andeq	r4, r4, r1, lsl #24
     2a0:	00005040 	andeq	r5, r0, r0, asr #32
     2a4:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
     2a8:	0d000002 	stceq	0, cr0, [r0, #-8]
     2ac:	40000474 	andmi	r0, r0, r4, ror r4
     2b0:	0000076d 	andeq	r0, r0, sp, ror #14
     2b4:	000002c2 	andeq	r0, r0, r2, asr #5
     2b8:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     2bc:	017d7403 	cmneq	sp, r3, lsl #8
     2c0:	800d0040 	andhi	r0, sp, r0, asr #32
     2c4:	7f400004 	svcvc	0x00400004
     2c8:	db000007 	blle	2ec <NOINT+0x22c>
     2cc:	0b000002 	bleq	2dc <NOINT+0x21c>
     2d0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     2d4:	50010b34 	andpl	r0, r1, r4, lsr fp
     2d8:	0a003001 	beq	c2e4 <IRQ_STACK_SIZE+0x42e4>
     2dc:	4000048c 	andmi	r0, r0, ip, lsl #9
     2e0:	00000795 	muleq	r0, r5, r7
     2e4:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     2e8:	010b3408 	tsteq	fp, r8, lsl #8
     2ec:	00300150 	eorseq	r0, r0, r0, asr r1
     2f0:	01ea0900 	mvneq	r0, r0, lsl #18
     2f4:	07010000 	streq	r0, [r1, -r0]
     2f8:	4000049c 	mulmi	r0, ip, r4
     2fc:	00000038 	andeq	r0, r0, r8, lsr r0
     300:	035c9c01 	cmpeq	ip, #256	; 0x100
     304:	e4140000 	ldr	r0, [r4], #-0
     308:	0100000e 	tsteq	r0, lr
     30c:	00004f07 	andeq	r4, r0, r7, lsl #30
     310:	00006e00 	andeq	r6, r0, r0, lsl #28
     314:	0b461400 	bleq	118531c <STACK_SIZE+0x98531c>
     318:	07010000 	streq	r0, [r1, -r0]
     31c:	0000004f 	andeq	r0, r0, pc, asr #32
     320:	0000008c 	andeq	r0, r0, ip, lsl #1
     324:	0004c00d 	andeq	ip, r4, sp
     328:	00076d40 	andeq	r6, r7, r0, asr #26
     32c:	00034800 	andeq	r4, r3, r0, lsl #16
     330:	52010b00 	andpl	r0, r1, #0, 22
     334:	5101f303 	tstpl	r1, r3, lsl #6
     338:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     33c:	010b0074 	tsteq	fp, r4, ror r0
     340:	84030550 	strhi	r0, [r3], #-1360	; 0xfffffab0
     344:	0040017d 	subeq	r0, r0, sp, ror r1
     348:	0004d00a 	andeq	sp, r4, sl
     34c:	00076d40 	andeq	r6, r7, r0, asr #26
     350:	50010b00 	andpl	r0, r1, r0, lsl #22
     354:	7da80305 	stcvc	3, cr0, [r8, #20]!
     358:	00004001 	andeq	r4, r0, r1
     35c:	00007709 	andeq	r7, r0, r9, lsl #14
     360:	d40e0100 	strle	r0, [lr], #-256	; 0xffffff00
     364:	70400004 	subvc	r0, r0, r4
     368:	01000000 	mrseq	r0, (UNDEF: 0)
     36c:	0004339c 	muleq	r4, ip, r3
     370:	0ee41400 	cdpeq	4, 14, cr1, cr4, cr0, {0}
     374:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     378:	0000004f 	andeq	r0, r0, pc, asr #32
     37c:	000000b8 	strheq	r0, [r0], -r8
     380:	000b4614 	andeq	r4, fp, r4, lsl r6
     384:	4f0e0100 	svcmi	0x000e0100
     388:	e4000000 	str	r0, [r0], #-0
     38c:	15000000 	strne	r0, [r0, #-0]
     390:	10010072 	andne	r0, r1, r2, ror r0
     394:	0000004f 	andeq	r0, r0, pc, asr #32
     398:	00000110 	andeq	r0, r0, r0, lsl r1
     39c:	01006415 	tsteq	r0, r5, lsl r4
     3a0:	00004f10 	andeq	r4, r0, r0, lsl pc
     3a4:	00014600 	andeq	r4, r1, r0, lsl #12
     3a8:	00731500 	rsbseq	r1, r3, r0, lsl #10
     3ac:	004f1001 	subeq	r1, pc, r1
     3b0:	015f0000 	cmpeq	pc, r0
     3b4:	77150000 	ldrvc	r0, [r5, -r0]
     3b8:	4f100100 	svcmi	0x00100100
     3bc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     3c0:	15000001 	strne	r0, [r0, #-1]
     3c4:	01006473 	tsteq	r0, r3, ror r4
     3c8:	00004f10 	andeq	r4, r0, r0, lsl pc
     3cc:	00019100 	andeq	r9, r1, r0, lsl #2
     3d0:	04fc0d00 	ldrbteq	r0, [ip], #3328	; 0xd00
     3d4:	076d4000 	strbeq	r4, [sp, -r0]!
     3d8:	03f60000 	mvnseq	r0, #0
     3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
     3e0:	01f30352 	mvnseq	r0, r2, asr r3
     3e4:	51010b51 	tstpl	r1, r1, asr fp
     3e8:	5001f303 	andpl	pc, r1, r3, lsl #6
     3ec:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     3f0:	017dc403 	cmneq	sp, r3, lsl #8
     3f4:	00160040 	andseq	r0, r6, r0, asr #32
     3f8:	ab400005 	blge	1000414 <STACK_SIZE+0x800414>
     3fc:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
     400:	40000510 	andmi	r0, r0, r0, lsl r5
     404:	0000076d 	andeq	r0, r0, sp, ror #14
     408:	00000416 	andeq	r0, r0, r6, lsl r4
     40c:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     410:	017de803 	cmneq	sp, r3, lsl #16
     414:	14160040 	ldrne	r0, [r6], #-64	; 0xffffffc0
     418:	b6400005 	strblt	r0, [r0], -r5
     41c:	0a000007 	beq	440 <ABORT_STACK_SIZE+0x40>
     420:	40000540 	andmi	r0, r0, r0, asr #10
     424:	0000076d 	andeq	r0, r0, sp, ror #14
     428:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     42c:	017e0403 	cmneq	lr, r3, lsl #8
     430:	09000040 	stmdbeq	r0, {r6}
     434:	0000035e 	andeq	r0, r0, lr, asr r3
     438:	05442201 	strbeq	r2, [r4, #-513]	; 0xfffffdff
     43c:	00604000 	rsbeq	r4, r0, r0
     440:	9c010000 	stcls	0, cr0, [r1], {-0}
     444:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     448:	000ee414 	andeq	lr, lr, r4, lsl r4
     44c:	4f220100 	svcmi	0x00220100
     450:	c0000000 	andgt	r0, r0, r0
     454:	14000001 	strne	r0, [r0], #-1
     458:	00000b46 	andeq	r0, r0, r6, asr #22
     45c:	004f2201 	subeq	r2, pc, r1, lsl #4
     460:	01ec0000 	mvneq	r0, r0
     464:	72150000 	andsvc	r0, r5, #0
     468:	4f240100 	svcmi	0x00240100
     46c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     470:	15000002 	strne	r0, [r0, #-2]
     474:	24010073 	strcs	r0, [r1], #-115	; 0xffffff8d
     478:	0000004f 	andeq	r0, r0, pc, asr #32
     47c:	00000236 	andeq	r0, r0, r6, lsr r2
     480:	00647315 	rsbeq	r7, r4, r5, lsl r3
     484:	004f2401 	subeq	r2, pc, r1, lsl #8
     488:	024f0000 	subeq	r0, pc, #0
     48c:	680d0000 	stmdavs	sp, {}	; <UNPREDICTABLE>
     490:	6d400005 	stclvs	0, cr0, [r0, #-20]	; 0xffffffec
     494:	b3000007 	movwlt	r0, #7
     498:	0b000004 	bleq	4b0 <ABORT_STACK_SIZE+0xb0>
     49c:	f3035201 	vhsub.u8	d5, d3, d1
     4a0:	010b5101 	tsteq	fp, r1, lsl #2
     4a4:	01f30351 	mvnseq	r0, r1, asr r3
     4a8:	50010b50 	andpl	r0, r1, r0, asr fp
     4ac:	7e500305 	cdpvc	3, 5, cr0, cr0, cr5, {0}
     4b0:	16004001 	strne	r4, [r0], -r1
     4b4:	4000056c 	andmi	r0, r0, ip, ror #10
     4b8:	000007c1 	andeq	r0, r0, r1, asr #15
     4bc:	00057c0d 	andeq	r7, r5, sp, lsl #24
     4c0:	00076d40 	andeq	r6, r7, r0, asr #26
     4c4:	0004d300 	andeq	sp, r4, r0, lsl #6
     4c8:	50010b00 	andpl	r0, r1, r0, lsl #22
     4cc:	7e740305 	cdpvc	3, 7, cr0, cr4, cr5, {0}
     4d0:	16004001 	strne	r4, [r0], -r1
     4d4:	40000580 	andmi	r0, r0, r0, lsl #11
     4d8:	000007cc 	andeq	r0, r0, ip, asr #15
     4dc:	0005a00a 	andeq	sl, r5, sl
     4e0:	00076d40 	andeq	r6, r7, r0, asr #26
     4e4:	50010b00 	andpl	r0, r1, r0, lsl #22
     4e8:	7e900305 	cdpvc	3, 9, cr0, cr0, cr5, {0}
     4ec:	00004001 	andeq	r4, r0, r1
     4f0:	00019a09 	andeq	r9, r1, r9, lsl #20
     4f4:	a4310100 	ldrtge	r0, [r1], #-256	; 0xffffff00
     4f8:	40400005 	submi	r0, r0, r5
     4fc:	01000000 	mrseq	r0, (UNDEF: 0)
     500:	00055b9c 	muleq	r5, ip, fp
     504:	0ee41400 	cdpeq	4, 14, cr1, cr4, cr0, {0}
     508:	31010000 	mrscc	r0, (UNDEF: 1)
     50c:	0000004f 	andeq	r0, r0, pc, asr #32
     510:	0000027e 	andeq	r0, r0, lr, ror r2
     514:	000b4614 	andeq	r4, fp, r4, lsl r6
     518:	4f310100 	svcmi	0x00310100
     51c:	aa000000 	bge	524 <ABORT_STACK_SIZE+0x124>
     520:	0d000002 	stceq	0, cr0, [r0, #-8]
     524:	400005c8 	andmi	r0, r0, r8, asr #11
     528:	0000076d 	andeq	r0, r0, sp, ror #14
     52c:	00000547 	andeq	r0, r0, r7, asr #10
     530:	0352010b 	cmpeq	r2, #-1073741822	; 0xc0000002
     534:	0b5101f3 	bleq	1440d08 <STACK_SIZE+0xc40d08>
     538:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     53c:	50010b00 	andpl	r0, r1, r0, lsl #22
     540:	7ebc0305 	cdpvc	3, 11, cr0, cr12, cr5, {0}
     544:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
     548:	400005e4 	andmi	r0, r0, r4, ror #11
     54c:	0000076d 	andeq	r0, r0, sp, ror #14
     550:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     554:	017ee003 	cmneq	lr, r3
     558:	09000040 	stmdbeq	r0, {r6}
     55c:	0000003b 	andeq	r0, r0, fp, lsr r0
     560:	05e43701 	strbeq	r3, [r4, #1793]!	; 0x701
     564:	00244000 	eoreq	r4, r4, r0
     568:	9c010000 	stcls	0, cr0, [r1], {-0}
     56c:	0000059a 	muleq	r0, sl, r5
     570:	000ee414 	andeq	lr, lr, r4, lsl r4
     574:	4f370100 	svcmi	0x00370100
     578:	d6000000 	strle	r0, [r0], -r0
     57c:	16000002 	strne	r0, [r0], -r2
     580:	400005f8 	strdmi	r0, [r0], -r8
     584:	000007d7 	ldrdeq	r0, [r0], -r7
     588:	0006080e 	andeq	r0, r6, lr, lsl #16
     58c:	0007de40 	andeq	sp, r7, r0, asr #28
     590:	50010b00 	andpl	r0, r1, r0, lsl #22
     594:	5001f303 	andpl	pc, r1, r3, lsl #6
     598:	51090000 	mrspl	r0, (UNDEF: 9)
     59c:	01000001 	tsteq	r0, r1
     5a0:	0006083e 	andeq	r0, r6, lr, lsr r8
     5a4:	00002440 	andeq	r2, r0, r0, asr #8
     5a8:	d99c0100 	ldmible	ip, {r8}
     5ac:	14000005 	strne	r0, [r0], #-5
     5b0:	00000ee4 	andeq	r0, r0, r4, ror #29
     5b4:	004f3e01 	subeq	r3, pc, r1, lsl #28
     5b8:	030d0000 	movweq	r0, #53248	; 0xd000
     5bc:	1c160000 	ldcne	0, cr0, [r6], {-0}
     5c0:	d7400006 	strble	r0, [r0, -r6]
     5c4:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
     5c8:	4000062c 	andmi	r0, r0, ip, lsr #12
     5cc:	000007de 	ldrdeq	r0, [r0], -lr
     5d0:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
     5d4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     5d8:	00ae0c00 	adceq	r0, lr, r0, lsl #24
     5dc:	0c010000 	stceq	0, cr0, [r1], {-0}
     5e0:	00062c01 	andeq	r2, r6, r1, lsl #24
     5e4:	00007c40 	andeq	r7, r0, r0, asr #24
     5e8:	3d9c0100 	ldfccs	f0, [ip]
     5ec:	17000006 	strne	r0, [r0, -r6]
     5f0:	000000a8 	andeq	r0, r0, r8, lsr #1
     5f4:	48010e01 	stmdami	r1, {r0, r9, sl, fp}
     5f8:	05000000 	streq	r0, [r0, #-0]
     5fc:	018b6403 	orreq	r6, fp, r3, lsl #8
     600:	06640d40 	strbteq	r0, [r4], -r0, asr #26
     604:	077f4000 	ldrbeq	r4, [pc, -r0]!
     608:	061a0000 	ldreq	r0, [sl], -r0
     60c:	010b0000 	mrseq	r0, (UNDEF: 11)
     610:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     614:	0150010b 	cmpeq	r0, fp, lsl #2
     618:	700d0030 	andvc	r0, sp, r0, lsr r0
     61c:	95400006 	strbls	r0, [r0, #-6]
     620:	33000007 	movwcc	r0, #7
     624:	0b000006 	bleq	644 <ABORT_STACK_SIZE+0x244>
     628:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     62c:	50010b45 	andpl	r0, r1, r5, asr #22
     630:	16003001 	strne	r3, [r0], -r1
     634:	40000678 	andmi	r0, r0, r8, ror r6
     638:	000007ef 	andeq	r0, r0, pc, ror #15
     63c:	01800c00 	orreq	r0, r0, r0, lsl #24
     640:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
     644:	0006a801 	andeq	sl, r6, r1, lsl #16
     648:	00008c40 	andeq	r8, r0, r0, asr #24
     64c:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
     650:	18000006 	stmdane	r0, {r1, r2}
     654:	00000dfd 	strdeq	r0, [r0], -sp
     658:	4f013201 	svcmi	0x00013201
     65c:	44000000 	strmi	r0, [r0], #-0
     660:	0d000003 	stceq	0, cr0, [r0, #-12]
     664:	400006d8 	ldrdmi	r0, [r0], -r8
     668:	0000077f 	andeq	r0, r0, pc, ror r7
     66c:	0000067c 	andeq	r0, r0, ip, ror r6
     670:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
     674:	010b4508 	tsteq	fp, r8, lsl #10
     678:	00300150 	eorseq	r0, r0, r0, asr r1
     67c:	0006e40d 	andeq	lr, r6, sp, lsl #8
     680:	00079540 	andeq	r9, r7, r0, asr #10
     684:	00069500 	andeq	r9, r6, r0, lsl #10
     688:	51010b00 	tstpl	r1, r0, lsl #22
     68c:	0b450802 	bleq	114269c <STACK_SIZE+0x94269c>
     690:	30015001 	andcc	r5, r1, r1
     694:	06e81600 	strbteq	r1, [r8], r0, lsl #12
     698:	08004000 	stmdaeq	r0, {lr}
     69c:	ec160000 	ldc	0, cr0, [r6], {-0}
     6a0:	11400006 	cmpne	r0, r6
     6a4:	16000008 	strne	r0, [r0], -r8
     6a8:	400006f8 	strdmi	r0, [r0], -r8
     6ac:	0000081c 	andeq	r0, r0, ip, lsl r8
     6b0:	0006fc16 	andeq	pc, r6, r6, lsl ip	; <UNPREDICTABLE>
     6b4:	00081140 	andeq	r1, r8, r0, asr #2
     6b8:	071c1600 	ldreq	r1, [ip, -r0, lsl #12]
     6bc:	082d4000 	stmdaeq	sp!, {lr}
     6c0:	20160000 	andscs	r0, r6, r0
     6c4:	d7400007 	strble	r0, [r0, -r7]
     6c8:	16000007 	strne	r0, [r0], -r7
     6cc:	40000724 	andmi	r0, r0, r4, lsr #14
     6d0:	0000083e 	andeq	r0, r0, lr, lsr r8
     6d4:	00741900 	rsbseq	r1, r4, r0, lsl #18
     6d8:	06e50000 	strbteq	r0, [r5], r0
     6dc:	641a0000 	ldrvs	r0, [sl], #-0
     6e0:	77000000 	strvc	r0, [r0, -r0]
     6e4:	011a1b00 	tsteq	sl, r0, lsl #22
     6e8:	4f010000 	svcmi	0x00010000
     6ec:	000006d5 	ldrdeq	r0, [r0], -r5
     6f0:	7fd00305 	svcvc	0x00d00305
     6f4:	8d1b4001 	ldchi	0, cr4, [fp, #-4]
     6f8:	01000002 	tsteq	r0, r2
     6fc:	0001dad0 	ldrdeq	sp, [r1], -r0
     700:	50030500 	andpl	r0, r3, r0, lsl #10
     704:	1b40018b 	blne	1000d38 <STACK_SIZE+0x800d38>
     708:	000001d1 	ldrdeq	r0, [r0], -r1
     70c:	01dad101 	bicseq	sp, sl, r1, lsl #2
     710:	03050000 	movweq	r0, #20480	; 0x5000
     714:	40018b60 	andmi	r8, r1, r0, ror #22
     718:	0000171b 	andeq	r1, r0, fp, lsl r7
     71c:	dad20100 	ble	ff480b24 <IRQ_STACK_BASE+0xbb480b24>
     720:	05000001 	streq	r0, [r0, #-1]
     724:	018b5403 	orreq	r5, fp, r3, lsl #8
     728:	00291b40 	eoreq	r1, r9, r0, asr #22
     72c:	d3010000 	movwle	r0, #4096	; 0x1000
     730:	000001da 	ldrdeq	r0, [r0], -sl
     734:	8b580305 	blhi	1601350 <STACK_SIZE+0xe01350>
     738:	051b4001 	ldreq	r4, [fp, #-1]
     73c:	01000001 	tsteq	r0, r1
     740:	0001dad4 	ldrdeq	sp, [r1], -r4
     744:	5c030500 	cfstr32pl	mvfx0, [r3], {-0}
     748:	1940018b 	stmdbne	r0, {r0, r1, r3, r7, r8}^
     74c:	0000006b 	andeq	r0, r0, fp, rrx
     750:	0000075b 	andeq	r0, r0, fp, asr r7
     754:	0000641a 	andeq	r6, r0, sl, lsl r4
     758:	1c000900 	stcne	9, cr0, [r0], {-0}
     75c:	000001a6 	andeq	r0, r0, r6, lsr #3
     760:	4b015e01 	blmi	57f6c <IRQ_STACK_SIZE+0x4ff6c>
     764:	05000007 	streq	r0, [r0, #-7]
     768:	017fa803 	cmneq	pc, r3, lsl #16
     76c:	03761d40 	cmneq	r6, #64, 26	; 0x1000
     770:	22020000 	andcs	r0, r2, #0
     774:	0000077f 	andeq	r0, r0, pc, ror r7
     778:	0000821e 	andeq	r8, r0, lr, lsl r2
     77c:	1d001f00 	stcne	15, cr1, [r0, #-0]
     780:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     784:	07954d02 	ldreq	r4, [r5, r2, lsl #26]
     788:	481e0000 	ldmdami	lr, {}	; <UNPREDICTABLE>
     78c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     790:	00000048 	andeq	r0, r0, r8, asr #32
     794:	020b1d00 	andeq	r1, fp, #0, 26
     798:	50020000 	andpl	r0, r2, r0
     79c:	000007ab 	andeq	r0, r0, fp, lsr #15
     7a0:	0000481e 	andeq	r4, r0, lr, lsl r8
     7a4:	00481e00 	subeq	r1, r8, r0, lsl #28
     7a8:	20000000 	andcs	r0, r0, r0
     7ac:	000000e4 	andeq	r0, r0, r4, ror #1
     7b0:	004f2c02 	subeq	r2, pc, r2, lsl #24
     7b4:	8f200000 	svchi	0x00200000
     7b8:	02000003 	andeq	r0, r0, #3
     7bc:	00004f2b 	andeq	r4, r0, fp, lsr #30
     7c0:	00b92000 	adcseq	r2, r9, r0
     7c4:	2a020000 	bcs	807cc <IRQ_STACK_SIZE+0x787cc>
     7c8:	0000004f 	andeq	r0, r0, pc, asr #32
     7cc:	0003a120 	andeq	sl, r3, r0, lsr #2
     7d0:	4f290200 	svcmi	0x00290200
     7d4:	21000000 	mrscs	r0, (UNDEF: 0)
     7d8:	00000262 	andeq	r0, r0, r2, ror #4
     7dc:	861db405 	ldrhi	fp, [sp], -r5, lsl #8
     7e0:	03000000 	movweq	r0, #0
     7e4:	0007ef0e 	andeq	lr, r7, lr, lsl #30
     7e8:	004f1e00 	subeq	r1, pc, r0, lsl #28
     7ec:	1d000000 	stcne	0, cr0, [r0, #-0]
     7f0:	0000009c 	muleq	r0, ip, r0
     7f4:	08001902 	stmdaeq	r0, {r1, r8, fp, ip}
     7f8:	481e0000 	ldmdami	lr, {}	; <UNPREDICTABLE>
     7fc:	00000000 	andeq	r0, r0, r0
     800:	00005d22 	andeq	r5, r0, r2, lsr #26
     804:	8d180400 	cfldrshi	mvf0, [r8, #-0]
     808:	11000000 	mrsne	r0, (UNDEF: 0)
     80c:	1f000008 	svcne	0x00000008
     810:	036d2000 	cmneq	sp, #0
     814:	34020000 	strcc	r0, [r2], #-0
     818:	0000004f 	andeq	r0, r0, pc, asr #32
     81c:	0001481d 	andeq	r4, r1, sp, lsl r8
     820:	2d350200 	lfmcs	f0, 4, [r5, #-0]
     824:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
     828:	0000004f 	andeq	r0, r0, pc, asr #32
     82c:	00cc1d00 	sbceq	r1, ip, r0, lsl #26
     830:	aa050000 	bge	140838 <IRQ_STACK_SIZE+0x138838>
     834:	0000083e 	andeq	r0, r0, lr, lsr r8
     838:	00004f1e 	andeq	r4, r0, lr, lsl pc
     83c:	00210000 	eoreq	r0, r1, r0
     840:	02000000 	andeq	r0, r0, #0
     844:	1caa0033 	stcne	0, cr0, [sl], #204	; 0xcc
     848:	00040000 	andeq	r0, r4, r0
     84c:	000001e9 	andeq	r0, r0, r9, ror #3
     850:	02a50104 	adceq	r0, r5, #4, 2
     854:	ed010000 	stc	0, cr0, [r1, #-0]
     858:	19000005 	stmdbne	r0, {r0, r2}
     85c:	34000002 	strcc	r0, [r0], #-2
     860:	0c400007 	mcrreq	0, 0, r0, r0, cr7
     864:	2c000024 	stccs	0, cr0, [r0], {36}	; 0x24
     868:	02000001 	andeq	r0, r0, #1
     86c:	0000069a 	muleq	r0, sl, r6
     870:	3c015001 	stccc	0, cr5, [r1], {1}
     874:	03000000 	movweq	r0, #0
     878:	01006170 	tsteq	r0, r0, ror r1
     87c:	00003c50 	andeq	r3, r0, r0, asr ip
     880:	04040000 	streq	r0, [r4], #-0
     884:	00017307 	andeq	r7, r1, r7, lsl #6
     888:	05160200 	ldreq	r0, [r6, #-512]	; 0xfffffe00
     88c:	64010000 	strvs	r0, [r1], #-0
     890:	00005a01 	andeq	r5, r0, r1, lsl #20
     894:	61700300 	cmnvs	r0, r0, lsl #6
     898:	3c640100 	stfcce	f0, [r4], #-0
     89c:	00000000 	andeq	r0, r0, r0
     8a0:	00046b02 	andeq	r6, r4, r2, lsl #22
     8a4:	017e0100 	cmneq	lr, r0, lsl #2
     8a8:	00000071 	andeq	r0, r0, r1, ror r0
     8ac:	00617003 	rsbeq	r7, r1, r3
     8b0:	003c7e01 	eorseq	r7, ip, r1, lsl #28
     8b4:	02000000 	andeq	r0, r0, #0
     8b8:	000006ec 	andeq	r0, r0, ip, ror #13
     8bc:	c9019101 	stmdbgt	r1, {r0, r8, ip, pc}
     8c0:	05000000 	streq	r0, [r0, #-0]
     8c4:	000004f5 	strdeq	r0, [r0], -r5
     8c8:	003c9101 	eorseq	r9, ip, r1, lsl #2
     8cc:	3b050000 	blcc	1408d4 <IRQ_STACK_SIZE+0x1388d4>
     8d0:	01000005 	tsteq	r0, r5
     8d4:	00003c91 	muleq	r0, r1, ip
     8d8:	066a0500 	strbteq	r0, [sl], -r0, lsl #10
     8dc:	91010000 	mrsls	r0, (UNDEF: 1)
     8e0:	0000003c 	andeq	r0, r0, ip, lsr r0
     8e4:	00053605 	andeq	r3, r5, r5, lsl #12
     8e8:	3c910100 	ldfccs	f0, [r1], {0}
     8ec:	06000000 	streq	r0, [r0], -r0
     8f0:	93010069 	movwls	r0, #4201	; 0x1069
     8f4:	000000c9 	andeq	r0, r0, r9, asr #1
     8f8:	54547006 	ldrbpl	r7, [r4], #-6
     8fc:	d0940100 	addsle	r0, r4, r0, lsl #2
     900:	07000000 	streq	r0, [r0, -r0]
     904:	00000461 	andeq	r0, r0, r1, ror #8
     908:	003c9501 	eorseq	r9, ip, r1, lsl #10
     90c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     910:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     914:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
     918:	0000003c 	andeq	r0, r0, ip, lsr r0
     91c:	0006bf0a 	andeq	fp, r6, sl, lsl #30
     920:	01770100 	cmneq	r7, r0, lsl #2
     924:	00074902 	andeq	r4, r7, r2, lsl #18
     928:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
     92c:	00000136 	andeq	r0, r0, r6, lsr r1
     930:	0004f505 	andeq	pc, r4, r5, lsl #10
     934:	3ca20100 	stfccs	f0, [r2]
     938:	05000000 	streq	r0, [r0, #-0]
     93c:	0000053b 	andeq	r0, r0, fp, lsr r5
     940:	003ca201 	eorseq	sl, ip, r1, lsl #4
     944:	6a050000 	bvs	14094c <IRQ_STACK_SIZE+0x13894c>
     948:	01000006 	tsteq	r0, r6
     94c:	00003ca2 	andeq	r3, r0, r2, lsr #25
     950:	05360500 	ldreq	r0, [r6, #-1280]!	; 0xfffffb00
     954:	a2010000 	andge	r0, r1, #0
     958:	0000003c 	andeq	r0, r0, ip, lsr r0
     95c:	01006906 	tsteq	r0, r6, lsl #18
     960:	0000c9a4 	andeq	ip, r0, r4, lsr #19
     964:	54700600 	ldrbtpl	r0, [r0], #-1536	; 0xfffffa00
     968:	a5010054 	strge	r0, [r1, #-84]	; 0xffffffac
     96c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     970:	00046107 	andeq	r6, r4, r7, lsl #2
     974:	3ca60100 	stfccs	f0, [r6]
     978:	00000000 	andeq	r0, r0, r0
     97c:	0004e80b 	andeq	lr, r4, fp, lsl #16
     980:	01a10100 			; <UNDEFINED> instruction: 0x01a10100
     984:	40000734 	andmi	r0, r0, r4, lsr r7
     988:	00000844 	andeq	r0, r0, r4, asr #16
     98c:	06659c01 	strbteq	r9, [r5], -r1, lsl #24
     990:	710c0000 	mrsvc	r0, (UNDEF: 12)
     994:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     998:	00400007 	subeq	r0, r0, r7
     99c:	01000000 	mrseq	r0, (UNDEF: 0)
     9a0:	019b01a3 	orrseq	r0, fp, r3, lsr #3
     9a4:	9e0d0000 	cdpls	0, 0, cr0, cr13, cr0, {0}
     9a8:	22000000 	andcs	r0, r0, #0
     9ac:	00930e0c 	addseq	r0, r3, ip, lsl #28
     9b0:	0f000000 	svceq	0x00000000
     9b4:	00000088 	andeq	r0, r0, r8, lsl #1
     9b8:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
     9bc:	00007d0e 	andeq	r7, r0, lr, lsl #26
     9c0:	00100000 	andseq	r0, r0, r0
     9c4:	11000000 	mrsne	r0, (UNDEF: 0)
     9c8:	000000a9 	andeq	r0, r0, r9, lsr #1
     9cc:	00000364 	andeq	r0, r0, r4, ror #6
     9d0:	0000b211 	andeq	fp, r0, r1, lsl r2
     9d4:	0003b300 	andeq	fp, r3, r0, lsl #6
     9d8:	00bd1200 	adcseq	r1, sp, r0, lsl #4
     9dc:	00cd0000 	sbceq	r0, sp, r0
     9e0:	00711300 	rsbseq	r1, r1, r0, lsl #6
     9e4:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
     9e8:	00ec4000 	rsceq	r4, ip, r0
     9ec:	a4010000 	strge	r0, [r1], #-0
     9f0:	0001e501 	andeq	lr, r1, r1, lsl #10
     9f4:	009e1400 	addseq	r1, lr, r0, lsl #8
     9f8:	93140000 	tstls	r4, #0
     9fc:	14000000 	strne	r0, [r0], #-0
     a00:	00000088 	andeq	r0, r0, r8, lsl #1
     a04:	00007d14 	andeq	r7, r0, r4, lsl sp
     a08:	08341500 	ldmdaeq	r4!, {r8, sl, ip}
     a0c:	00ec4000 	rsceq	r4, ip, r0
     a10:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     a14:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
     a18:	11000003 	tstne	r0, r3
     a1c:	000000b2 	strheq	r0, [r0], -r2
     a20:	00000431 	andeq	r0, r0, r1, lsr r4
     a24:	0000bd16 	andeq	fp, r0, r6, lsl sp
     a28:	0c000000 	stceq	0, cr0, [r0], {-0}
     a2c:	00000071 	andeq	r0, r0, r1, ror r0
     a30:	40000920 	andmi	r0, r0, r0, lsr #18
     a34:	00000018 	andeq	r0, r0, r8, lsl r0
     a38:	2b01a501 	blcs	69e44 <IRQ_STACK_SIZE+0x61e44>
     a3c:	14000002 	strne	r0, [r0], #-2
     a40:	0000009e 	muleq	r0, lr, r0
     a44:	00009314 	andeq	r9, r0, r4, lsl r3
     a48:	00881400 	addeq	r1, r8, r0, lsl #8
     a4c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     a50:	10000000 	andne	r0, r0, r0
     a54:	00000018 	andeq	r0, r0, r8, lsl r0
     a58:	0000a911 	andeq	sl, r0, r1, lsl r9
     a5c:	00048500 	andeq	r8, r4, r0, lsl #10
     a60:	00b21100 	adcseq	r1, r2, r0, lsl #2
     a64:	04c80000 	strbeq	r0, [r8], #0
     a68:	bd160000 	ldclt	0, cr0, [r6, #-0]
     a6c:	00000000 	andeq	r0, r0, r0
     a70:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     a74:	0a1c0000 	beq	700a7c <IRQ_STACK_SIZE+0x6f8a7c>
     a78:	00384000 	eorseq	r4, r8, r0
     a7c:	a6010000 	strge	r0, [r1], -r0
     a80:	00027101 	andeq	r7, r2, r1, lsl #2
     a84:	009e1400 	addseq	r1, lr, r0, lsl #8
     a88:	93140000 	tstls	r4, #0
     a8c:	14000000 	strne	r0, [r0], #-0
     a90:	00000088 	andeq	r0, r0, r8, lsl #1
     a94:	00007d14 	andeq	r7, r0, r4, lsl sp
     a98:	00381000 	eorseq	r1, r8, r0
     a9c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     aa0:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
     aa4:	11000004 	tstne	r0, r4
     aa8:	000000b2 	strheq	r0, [r0], -r2
     aac:	00000520 	andeq	r0, r0, r0, lsr #10
     ab0:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ab4:	13000000 	movwne	r0, #0
     ab8:	00000071 	andeq	r0, r0, r1, ror r0
     abc:	40000a4c 	andmi	r0, r0, ip, asr #20
     ac0:	00000020 	andeq	r0, r0, r0, lsr #32
     ac4:	bb01a701 	bllt	6a6d0 <IRQ_STACK_SIZE+0x626d0>
     ac8:	14000002 	strne	r0, [r0], #-2
     acc:	0000009e 	muleq	r0, lr, r0
     ad0:	00009314 	andeq	r9, r0, r4, lsl r3
     ad4:	00881400 	addeq	r1, r8, r0, lsl #8
     ad8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     adc:	15000000 	strne	r0, [r0, #-0]
     ae0:	40000a4c 	andmi	r0, r0, ip, asr #20
     ae4:	00000020 	andeq	r0, r0, r0, lsr #32
     ae8:	0000a911 	andeq	sl, r0, r1, lsl r9
     aec:	00053300 	andeq	r3, r5, r0, lsl #6
     af0:	00b21700 	adcseq	r1, r2, r0, lsl #14
     af4:	11040000 	mrsne	r0, (UNDEF: 4)
     af8:	bd164400 	cfldrslt	mvf4, [r6, #-0]
     afc:	00000000 	andeq	r0, r0, r0
     b00:	00711300 	rsbseq	r1, r1, r0, lsl #6
     b04:	0a6c0000 	beq	1b00b0c <STACK_SIZE+0x1300b0c>
     b08:	00e84000 	rsceq	r4, r8, r0
     b0c:	aa010000 	bge	40b14 <IRQ_STACK_SIZE+0x38b14>
     b10:	00030501 	andeq	r0, r3, r1, lsl #10
     b14:	009e1400 	addseq	r1, lr, r0, lsl #8
     b18:	93140000 	tstls	r4, #0
     b1c:	14000000 	strne	r0, [r0], #-0
     b20:	00000088 	andeq	r0, r0, r8, lsl #1
     b24:	00007d14 	andeq	r7, r0, r4, lsl sp
     b28:	0a6c1500 	beq	1b05f30 <STACK_SIZE+0x1305f30>
     b2c:	00e84000 	rsceq	r4, r8, r0
     b30:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     b34:	53000000 	movwpl	r0, #0
     b38:	11000005 	tstne	r0, r5
     b3c:	000000b2 	strheq	r0, [r0], -r2
     b40:	000005a2 	andeq	r0, r0, r2, lsr #11
     b44:	0000bd16 	andeq	fp, r0, r6, lsl sp
     b48:	0c000000 	stceq	0, cr0, [r0], {-0}
     b4c:	00000071 	andeq	r0, r0, r1, ror r0
     b50:	40000b54 	andmi	r0, r0, r4, asr fp
     b54:	00000058 	andeq	r0, r0, r8, asr r0
     b58:	4b01b601 	blmi	6e364 <IRQ_STACK_SIZE+0x66364>
     b5c:	14000003 	strne	r0, [r0], #-3
     b60:	0000009e 	muleq	r0, lr, r0
     b64:	00009314 	andeq	r9, r0, r4, lsl r3
     b68:	00881400 	addeq	r1, r8, r0, lsl #8
     b6c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     b70:	10000000 	andne	r0, r0, r0
     b74:	00000058 	andeq	r0, r0, r8, asr r0
     b78:	0000a911 	andeq	sl, r0, r1, lsl r9
     b7c:	00061300 	andeq	r1, r6, r0, lsl #6
     b80:	00b21100 	adcseq	r1, r2, r0, lsl #2
     b84:	06570000 	ldrbeq	r0, [r7], -r0
     b88:	bd160000 	ldclt	0, cr0, [r6, #-0]
     b8c:	00000000 	andeq	r0, r0, r0
     b90:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     b94:	0b580000 	bleq	1600b9c <STACK_SIZE+0xe00b9c>
     b98:	00b04000 	adcseq	r4, r0, r0
     b9c:	ad010000 	stcge	0, cr0, [r1, #-0]
     ba0:	00039101 	andeq	r9, r3, r1, lsl #2
     ba4:	009e1400 	addseq	r1, lr, r0, lsl #8
     ba8:	93140000 	tstls	r4, #0
     bac:	14000000 	strne	r0, [r0], #-0
     bb0:	00000088 	andeq	r0, r0, r8, lsl #1
     bb4:	00007d14 	andeq	r7, r0, r4, lsl sp
     bb8:	00b01000 	adcseq	r1, r0, r0
     bbc:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     bc0:	9f000000 	svcls	0x00000000
     bc4:	11000006 	tstne	r0, r6
     bc8:	000000b2 	strheq	r0, [r0], -r2
     bcc:	000006d7 	ldrdeq	r0, [r0], -r7
     bd0:	0000bd16 	andeq	fp, r0, r6, lsl sp
     bd4:	0c000000 	stceq	0, cr0, [r0], {-0}
     bd8:	00000071 	andeq	r0, r0, r1, ror r0
     bdc:	40000b78 	andmi	r0, r0, r8, ror fp
     be0:	000000f8 	strdeq	r0, [r0], -r8
     be4:	d701ae01 	strle	sl, [r1, -r1, lsl #28]
     be8:	14000003 	strne	r0, [r0], #-3
     bec:	0000009e 	muleq	r0, lr, r0
     bf0:	00009314 	andeq	r9, r0, r4, lsl r3
     bf4:	00881400 	addeq	r1, r8, r0, lsl #8
     bf8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     bfc:	10000000 	andne	r0, r0, r0
     c00:	000000f8 	strdeq	r0, [r0], -r8
     c04:	0000a911 	andeq	sl, r0, r1, lsl r9
     c08:	00071f00 	andeq	r1, r7, r0, lsl #30
     c0c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     c10:	073f0000 	ldreq	r0, [pc, -r0]!
     c14:	bd160000 	ldclt	0, cr0, [r6, #-0]
     c18:	00000000 	andeq	r0, r0, r0
     c1c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     c20:	0b880000 	bleq	fe200c28 <IRQ_STACK_BASE+0xba200c28>
     c24:	01384000 	teqeq	r8, r0
     c28:	af010000 	svcge	0x00010000
     c2c:	00041d01 	andeq	r1, r4, r1, lsl #26
     c30:	009e1400 	addseq	r1, lr, r0, lsl #8
     c34:	93140000 	tstls	r4, #0
     c38:	14000000 	strne	r0, [r0], #-0
     c3c:	00000088 	andeq	r0, r0, r8, lsl #1
     c40:	00007d14 	andeq	r7, r0, r4, lsl sp
     c44:	01381000 	teqeq	r8, r0
     c48:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     c4c:	67000000 	strvs	r0, [r0, -r0]
     c50:	11000007 	tstne	r0, r7
     c54:	000000b2 	strheq	r0, [r0], -r2
     c58:	00000793 	muleq	r0, r3, r7
     c5c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     c60:	0c000000 	stceq	0, cr0, [r0], {-0}
     c64:	00000071 	andeq	r0, r0, r1, ror r0
     c68:	40000ba8 	andmi	r0, r0, r8, lsr #23
     c6c:	00000180 	andeq	r0, r0, r0, lsl #3
     c70:	6301b001 	movwvs	fp, #4097	; 0x1001
     c74:	14000004 	strne	r0, [r0], #-4
     c78:	0000009e 	muleq	r0, lr, r0
     c7c:	00009314 	andeq	r9, r0, r4, lsl r3
     c80:	00881400 	addeq	r1, r8, r0, lsl #8
     c84:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     c88:	10000000 	andne	r0, r0, r0
     c8c:	00000180 	andeq	r0, r0, r0, lsl #3
     c90:	0000a911 	andeq	sl, r0, r1, lsl r9
     c94:	0007cb00 	andeq	ip, r7, r0, lsl #22
     c98:	00b21100 	adcseq	r1, r2, r0, lsl #2
     c9c:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
     ca0:	bd160000 	ldclt	0, cr0, [r6, #-0]
     ca4:	00000000 	andeq	r0, r0, r0
     ca8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     cac:	0bcc0000 	bleq	ff300cb4 <IRQ_STACK_BASE+0xbb300cb4>
     cb0:	01c84000 	biceq	r4, r8, r0
     cb4:	b1010000 	mrslt	r0, (UNDEF: 1)
     cb8:	0004a901 	andeq	sl, r4, r1, lsl #18
     cbc:	009e1400 	addseq	r1, lr, r0, lsl #8
     cc0:	93140000 	tstls	r4, #0
     cc4:	14000000 	strne	r0, [r0], #-0
     cc8:	00000088 	andeq	r0, r0, r8, lsl #1
     ccc:	00007d14 	andeq	r7, r0, r4, lsl sp
     cd0:	01c81000 	biceq	r1, r8, r0
     cd4:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     cd8:	3b000000 	blcc	ce0 <ABORT_STACK_SIZE+0x8e0>
     cdc:	11000008 	tstne	r0, r8
     ce0:	000000b2 	strheq	r0, [r0], -r2
     ce4:	00000873 	andeq	r0, r0, r3, ror r8
     ce8:	0000bd16 	andeq	fp, r0, r6, lsl sp
     cec:	0c000000 	stceq	0, cr0, [r0], {-0}
     cf0:	00000071 	andeq	r0, r0, r1, ror r0
     cf4:	40000bd0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
     cf8:	00000218 	andeq	r0, r0, r8, lsl r2
     cfc:	ef01b201 	svc	0x0001b201
     d00:	14000004 	strne	r0, [r0], #-4
     d04:	0000009e 	muleq	r0, lr, r0
     d08:	00009314 	andeq	r9, r0, r4, lsl r3
     d0c:	00881400 	addeq	r1, r8, r0, lsl #8
     d10:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     d14:	10000000 	andne	r0, r0, r0
     d18:	00000218 	andeq	r0, r0, r8, lsl r2
     d1c:	0000a911 	andeq	sl, r0, r1, lsl r9
     d20:	0008ab00 	andeq	sl, r8, r0, lsl #22
     d24:	00b21100 	adcseq	r1, r2, r0, lsl #2
     d28:	08ef0000 	stmiaeq	pc!, {}^	; <UNPREDICTABLE>
     d2c:	bd160000 	ldclt	0, cr0, [r6, #-0]
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     d38:	0c100000 	ldceq	0, cr0, [r0], {-0}
     d3c:	02704000 	rsbseq	r4, r0, #0
     d40:	b3010000 	movwlt	r0, #4096	; 0x1000
     d44:	00053201 	andeq	r3, r5, r1, lsl #4
     d48:	009e1400 	addseq	r1, lr, r0, lsl #8
     d4c:	93140000 	tstls	r4, #0
     d50:	14000000 	strne	r0, [r0], #-0
     d54:	00000088 	andeq	r0, r0, r8, lsl #1
     d58:	00007d14 	andeq	r7, r0, r4, lsl sp
     d5c:	02701000 	rsbseq	r1, r0, #0
     d60:	a9120000 	ldmdbge	r2, {}	; <UNPREDICTABLE>
     d64:	04000000 	streq	r0, [r0], #-0
     d68:	0000b217 	andeq	fp, r0, r7, lsl r2
     d6c:	00133000 	andseq	r3, r3, r0
     d70:	00bd1644 	adcseq	r1, sp, r4, asr #12
     d74:	00000000 	andeq	r0, r0, r0
     d78:	0000710c 	andeq	r7, r0, ip, lsl #2
     d7c:	000c4000 	andeq	r4, ip, r0
     d80:	0002d840 	andeq	sp, r2, r0, asr #16
     d84:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
     d88:	00000578 	andeq	r0, r0, r8, ror r5
     d8c:	00009e14 	andeq	r9, r0, r4, lsl lr
     d90:	00931400 	addseq	r1, r3, r0, lsl #8
     d94:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     d98:	14000000 	strne	r0, [r0], #-0
     d9c:	0000007d 	andeq	r0, r0, sp, ror r0
     da0:	0002d810 	andeq	sp, r2, r0, lsl r8
     da4:	00a91100 	adceq	r1, r9, r0, lsl #2
     da8:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     dac:	b2110000 	andslt	r0, r1, #0
     db0:	6f000000 	svcvs	0x00000000
     db4:	16000009 	strne	r0, [r0], -r9
     db8:	000000bd 	strheq	r0, [r0], -sp
     dbc:	710c0000 	mrsvc	r0, (UNDEF: 12)
     dc0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     dc4:	3840000c 	stmdacc	r0, {r2, r3}^
     dc8:	01000003 	tsteq	r0, r3
     dcc:	05be01b5 	ldreq	r0, [lr, #437]!	; 0x1b5
     dd0:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     dd4:	14000000 	strne	r0, [r0], #-0
     dd8:	00000093 	muleq	r0, r3, r0
     ddc:	00008814 	andeq	r8, r0, r4, lsl r8
     de0:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     de4:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     de8:	11000003 	tstne	r0, r3
     dec:	000000a9 	andeq	r0, r0, r9, lsr #1
     df0:	000009a7 	andeq	r0, r0, r7, lsr #19
     df4:	0000b211 	andeq	fp, r0, r1, lsl r2
     df8:	0009eb00 	andeq	lr, r9, r0, lsl #22
     dfc:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00007113 	andeq	r7, r0, r3, lsl r1
     e08:	000d6000 	andeq	r6, sp, r0
     e0c:	00011440 	andeq	r1, r1, r0, asr #8
     e10:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
     e14:	00000608 	andeq	r0, r0, r8, lsl #12
     e18:	00009e14 	andeq	r9, r0, r4, lsl lr
     e1c:	00931400 	addseq	r1, r3, r0, lsl #8
     e20:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     e24:	14000000 	strne	r0, [r0], #-0
     e28:	0000007d 	andeq	r0, r0, sp, ror r0
     e2c:	000d6015 	andeq	r6, sp, r5, lsl r0
     e30:	00011440 	andeq	r1, r1, r0, asr #8
     e34:	00a91100 	adceq	r1, r9, r0, lsl #2
     e38:	0a330000 	beq	cc0e40 <STACK_SIZE+0x4c0e40>
     e3c:	b2110000 	andslt	r0, r1, #0
     e40:	82000000 	andhi	r0, r0, #0
     e44:	1600000a 	strne	r0, [r0], -sl
     e48:	000000bd 	strheq	r0, [r0], -sp
     e4c:	71130000 	tstvc	r3, r0
     e50:	74000000 	strvc	r0, [r0], #-0
     e54:	e440000e 	strb	r0, [r0], #-14
     e58:	01000000 	mrseq	r0, (UNDEF: 0)
     e5c:	065201b9 			; <UNDEFINED> instruction: 0x065201b9
     e60:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     e64:	14000000 	strne	r0, [r0], #-0
     e68:	00000093 	muleq	r0, r3, r0
     e6c:	00008814 	andeq	r8, r0, r4, lsl r8
     e70:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     e74:	74150000 	ldrvc	r0, [r5], #-0
     e78:	e440000e 	strb	r0, [r0], #-14
     e7c:	11000000 	mrsne	r0, (UNDEF: 0)
     e80:	000000a9 	andeq	r0, r0, r9, lsr #1
     e84:	00000af3 	strdeq	r0, [r0], -r3
     e88:	0000b211 	andeq	fp, r0, r1, lsl r2
     e8c:	000b3600 	andeq	r3, fp, r0, lsl #12
     e90:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     e94:	00000000 	andeq	r0, r0, r0
     e98:	000f6418 	andeq	r6, pc, r8, lsl r4	; <UNPREDICTABLE>
     e9c:	001ba540 	andseq	sl, fp, r0, asr #10
     ea0:	0f781900 	svceq	0x00781900
     ea4:	1bb64000 	blne	fed90eac <IRQ_STACK_BASE+0xbad90eac>
     ea8:	1a000000 	bne	eb0 <ABORT_STACK_SIZE+0xab0>
     eac:	00000423 	andeq	r0, r0, r3, lsr #8
     eb0:	003c0601 	eorseq	r0, ip, r1, lsl #12
     eb4:	94010000 	strls	r0, [r1], #-0
     eb8:	03000006 	movweq	r0, #6
     ebc:	01006176 	tsteq	r0, r6, ror r1
     ec0:	00003c06 	andeq	r3, r0, r6, lsl #24
     ec4:	0b460500 	bleq	11822cc <STACK_SIZE+0x9822cc>
     ec8:	06010000 	streq	r0, [r1], -r0
     ecc:	000000c9 	andeq	r0, r0, r9, asr #1
     ed0:	01007206 	tsteq	r0, r6, lsl #4
     ed4:	00003c08 	andeq	r3, r0, r8, lsl #24
     ed8:	651b0000 	ldrvs	r0, [fp, #-0]
     edc:	78000006 	stmdavc	r0, {r1, r2}
     ee0:	8040000f 	subhi	r0, r0, pc
     ee4:	01000000 	mrseq	r0, (UNDEF: 0)
     ee8:	0006e79c 	muleq	r6, ip, r7
     eec:	06751c00 	ldrbteq	r1, [r5], -r0, lsl #24
     ef0:	0b630000 	bleq	18c0ef8 <STACK_SIZE+0x10c0ef8>
     ef4:	7f1c0000 	svcvc	0x001c0000
     ef8:	e7000006 	str	r0, [r0, -r6]
     efc:	1100000b 	tstne	r0, fp
     f00:	0000068a 	andeq	r0, r0, sl, lsl #13
     f04:	00000c5e 	andeq	r0, r0, lr, asr ip
     f08:	000fa818 	andeq	sl, pc, r8, lsl r8	; <UNPREDICTABLE>
     f0c:	001bc740 	andseq	ip, fp, r0, asr #14
     f10:	0fc41800 	svceq	0x00c41800
     f14:	1bdc4000 	blne	ff710f1c <IRQ_STACK_BASE+0xbb710f1c>
     f18:	e4180000 	ldr	r0, [r8], #-0
     f1c:	f140000f 			; <UNDEFINED> instruction: 0xf140000f
     f20:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     f24:	40000fec 	andmi	r0, r0, ip, ror #31
     f28:	00001c06 	andeq	r1, r0, r6, lsl #24
     f2c:	071c1d00 	ldreq	r1, [ip, -r0, lsl #26]
     f30:	16010000 	strne	r0, [r1], -r0
     f34:	40000ff8 	strdmi	r0, [r0], -r8
     f38:	00000088 	andeq	r0, r0, r8, lsl #1
     f3c:	07919c01 	ldreq	r9, [r1, r1, lsl #24]
     f40:	761e0000 	ldrvc	r0, [lr], -r0
     f44:	16010061 	strne	r0, [r1], -r1, rrx
     f48:	0000003c 	andeq	r0, r0, ip, lsr r0
     f4c:	00000cce 	andeq	r0, r0, lr, asr #25
     f50:	000b461f 	andeq	r4, fp, pc, lsl r6
     f54:	c9160100 	ldmdbgt	r6, {r8}
     f58:	52000000 	andpl	r0, r0, #0
     f5c:	0600000d 	streq	r0, [r0], -sp
     f60:	18010072 	stmdane	r1, {r1, r4, r5, r6}
     f64:	0000003c 	andeq	r0, r0, ip, lsr r0
     f68:	00066520 	andeq	r6, r6, r0, lsr #10
     f6c:	00100800 	andseq	r0, r0, r0, lsl #16
     f70:	00037040 	andeq	r7, r3, r0, asr #32
     f74:	7b180100 	blvc	60137c <IRQ_STACK_SIZE+0x5f937c>
     f78:	1c000007 	stcne	0, cr0, [r0], {7}
     f7c:	0000067f 	andeq	r0, r0, pc, ror r6
     f80:	00000dc9 	andeq	r0, r0, r9, asr #27
     f84:	0006751c 	andeq	r7, r6, ip, lsl r5
     f88:	000e4000 	andeq	r4, lr, r0
     f8c:	03701000 	cmneq	r0, #0
     f90:	8a110000 	bhi	440f98 <IRQ_STACK_SIZE+0x438f98>
     f94:	c4000006 	strgt	r0, [r0], #-6
     f98:	1800000e 	stmdane	r0, {r1, r2, r3}
     f9c:	40001028 	andmi	r1, r0, r8, lsr #32
     fa0:	00001bc7 	andeq	r1, r0, r7, asr #23
     fa4:	00106418 	andseq	r6, r0, r8, lsl r4
     fa8:	001bdc40 	andseq	sp, fp, r0, asr #24
     fac:	106c1800 	rsbne	r1, ip, r0, lsl #16
     fb0:	1c064000 	stcne	0, cr4, [r6], {-0}
     fb4:	74180000 	ldrvc	r0, [r8], #-0
     fb8:	f1400010 			; <UNDEFINED> instruction: 0xf1400010
     fbc:	0000001b 	andeq	r0, r0, fp, lsl r0
     fc0:	00252100 	eoreq	r2, r5, r0, lsl #2
     fc4:	10440000 	subne	r0, r4, r0
     fc8:	001c4000 	andseq	r4, ip, r0
     fcc:	1b010000 	blne	40fd4 <IRQ_STACK_SIZE+0x38fd4>
     fd0:	00003114 	andeq	r3, r0, r4, lsl r1
     fd4:	1d000000 	stcne	0, cr0, [r0, #-0]
     fd8:	0000078e 	andeq	r0, r0, lr, lsl #15
     fdc:	10801e01 	addne	r1, r0, r1, lsl #28
     fe0:	00884000 	addeq	r4, r8, r0
     fe4:	9c010000 	stcls	0, cr0, [r1], {-0}
     fe8:	0000083b 	andeq	r0, r0, fp, lsr r8
     fec:	0061761e 	rsbeq	r7, r1, lr, lsl r6
     ff0:	003c1e01 	eorseq	r1, ip, r1, lsl #28
     ff4:	0f340000 	svceq	0x00340000
     ff8:	461f0000 	ldrmi	r0, [pc], -r0
     ffc:	0100000b 	tsteq	r0, fp
    1000:	0000c91e 	andeq	ip, r0, lr, lsl r9
    1004:	000fb800 	andeq	fp, pc, r0, lsl #16
    1008:	00720600 	rsbseq	r0, r2, r0, lsl #12
    100c:	003c2001 	eorseq	r2, ip, r1
    1010:	65200000 	strvs	r0, [r0, #-0]!
    1014:	90000006 	andls	r0, r0, r6
    1018:	88400010 	stmdahi	r0, {r4}^
    101c:	01000003 	tsteq	r0, r3
    1020:	00082520 	andeq	r2, r8, r0, lsr #10
    1024:	067f1c00 	ldrbteq	r1, [pc], -r0, lsl #24
    1028:	102f0000 	eorne	r0, pc, r0
    102c:	751c0000 	ldrvc	r0, [ip, #-0]
    1030:	a6000006 	strge	r0, [r0], -r6
    1034:	10000010 	andne	r0, r0, r0, lsl r0
    1038:	00000388 	andeq	r0, r0, r8, lsl #7
    103c:	00068a11 	andeq	r8, r6, r1, lsl sl
    1040:	00112a00 	andseq	r2, r1, r0, lsl #20
    1044:	10b01800 	adcsne	r1, r0, r0, lsl #16
    1048:	1bc74000 	blne	ff1d1050 <IRQ_STACK_BASE+0xbb1d1050>
    104c:	ec180000 	ldc	0, cr0, [r8], {-0}
    1050:	dc400010 	mcrrle	0, 1, r0, r0, cr0
    1054:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1058:	400010f4 	strdmi	r1, [r0], -r4
    105c:	00001c06 	andeq	r1, r0, r6, lsl #24
    1060:	0010fc18 	andseq	pc, r0, r8, lsl ip	; <UNPREDICTABLE>
    1064:	001bf140 	andseq	pc, fp, r0, asr #2
    1068:	21000000 	mrscs	r0, (UNDEF: 0)
    106c:	00000043 	andeq	r0, r0, r3, asr #32
    1070:	400010cc 	andmi	r1, r0, ip, asr #1
    1074:	0000001c 	andeq	r0, r0, ip, lsl r0
    1078:	4f142301 	svcmi	0x00142301
    107c:	00000000 	andeq	r0, r0, r0
    1080:	05591d00 	ldrbeq	r1, [r9, #-3328]	; 0xfffff300
    1084:	26010000 	strcs	r0, [r1], -r0
    1088:	40001108 	andmi	r1, r0, r8, lsl #2
    108c:	00000088 	andeq	r0, r0, r8, lsl #1
    1090:	08e59c01 	stmiaeq	r5!, {r0, sl, fp, ip, pc}^
    1094:	761e0000 	ldrvc	r0, [lr], -r0
    1098:	26010061 	strcs	r0, [r1], -r1, rrx
    109c:	0000003c 	andeq	r0, r0, ip, lsr r0
    10a0:	0000119a 	muleq	r0, sl, r1
    10a4:	000b461f 	andeq	r4, fp, pc, lsl r6
    10a8:	c9260100 	stmdbgt	r6!, {r8}
    10ac:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    10b0:	06000012 			; <UNDEFINED> instruction: 0x06000012
    10b4:	28010072 	stmdacs	r1, {r1, r4, r5, r6}
    10b8:	0000003c 	andeq	r0, r0, ip, lsr r0
    10bc:	00066520 	andeq	r6, r6, r0, lsr #10
    10c0:	00111800 	andseq	r1, r1, r0, lsl #16
    10c4:	0003a040 	andeq	sl, r3, r0, asr #32
    10c8:	cf280100 	svcgt	0x00280100
    10cc:	1c000008 	stcne	0, cr0, [r0], {8}
    10d0:	0000067f 	andeq	r0, r0, pc, ror r6
    10d4:	00001295 	muleq	r0, r5, r2
    10d8:	0006751c 	andeq	r7, r6, ip, lsl r5
    10dc:	00130c00 	andseq	r0, r3, r0, lsl #24
    10e0:	03a01000 	moveq	r1, #0
    10e4:	8a110000 	bhi	4410ec <IRQ_STACK_SIZE+0x4390ec>
    10e8:	90000006 	andls	r0, r0, r6
    10ec:	18000013 	stmdane	r0, {r0, r1, r4}
    10f0:	40001138 	andmi	r1, r0, r8, lsr r1
    10f4:	00001bc7 	andeq	r1, r0, r7, asr #23
    10f8:	00117418 	andseq	r7, r1, r8, lsl r4
    10fc:	001bdc40 	andseq	sp, fp, r0, asr #24
    1100:	117c1800 	cmnne	ip, r0, lsl #16
    1104:	1c064000 	stcne	0, cr4, [r6], {-0}
    1108:	84180000 	ldrhi	r0, [r8], #-0
    110c:	f1400011 			; <UNDEFINED> instruction: 0xf1400011
    1110:	0000001b 	andeq	r0, r0, fp, lsl r0
    1114:	005a2100 	subseq	r2, sl, r0, lsl #2
    1118:	11540000 	cmpne	r4, r0
    111c:	001c4000 	andseq	r4, ip, r0
    1120:	2b010000 	blcs	41128 <IRQ_STACK_SIZE+0x39128>
    1124:	00006614 	andeq	r6, r0, r4, lsl r6
    1128:	0a000000 	beq	1130 <ABORT_STACK_SIZE+0xd30>
    112c:	00000431 	andeq	r0, r0, r1, lsr r4
    1130:	1b012e01 	blne	4c93c <IRQ_STACK_SIZE+0x4493c>
    1134:	000008e5 	andeq	r0, r0, r5, ror #17
    1138:	40001190 	mulmi	r0, r0, r1
    113c:	0000005c 	andeq	r0, r0, ip, asr r0
    1140:	096d9c01 	stmdbeq	sp!, {r0, sl, fp, ip, pc}^
    1144:	b4220000 	strtlt	r0, [r2], #-0
    1148:	1b400011 	blne	1001194 <STACK_SIZE+0x801194>
    114c:	2200001c 	andcs	r0, r0, #28
    1150:	23000009 	movwcs	r0, #9
    1154:	0a035201 	beq	d5960 <IRQ_STACK_SIZE+0xcd960>
    1158:	01230120 	teqeq	r3, r0, lsr #2
    115c:	100a0351 	andne	r0, sl, r1, asr r3
    1160:	50012301 	andpl	r2, r1, r1, lsl #6
    1164:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1168:	0011cc22 	andseq	ip, r1, r2, lsr #24
    116c:	001c1b40 	andseq	r1, ip, r0, asr #22
    1170:	00094000 	andeq	r4, r9, r0
    1174:	53012300 	movwpl	r2, #4864	; 0x1300
    1178:	01233001 	teqeq	r3, r1
    117c:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1180:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1184:	e02200e9 	eor	r0, r2, r9, ror #1
    1188:	1b400011 	blne	10011d4 <STACK_SIZE+0x8011d4>
    118c:	6300001c 	movwvs	r0, #28
    1190:	23000009 	movwcs	r0, #9
    1194:	30015301 	andcc	r5, r1, r1, lsl #6
    1198:	01520123 	cmpeq	r2, r3, lsr #2
    119c:	51012330 	tstpl	r1, r0, lsr r3
    11a0:	01233101 	teqeq	r3, r1, lsl #2
    11a4:	eb090250 	bl	241aec <IRQ_STACK_SIZE+0x239aec>
    11a8:	11ec1900 	mvnne	r1, r0, lsl #18
    11ac:	1c3b4000 	ldcne	0, cr4, [fp], #-0
    11b0:	0a000000 	beq	11b8 <ABORT_STACK_SIZE+0xdb8>
    11b4:	000005e1 	andeq	r0, r0, r1, ror #11
    11b8:	1b013e01 	blne	509c4 <IRQ_STACK_SIZE+0x489c4>
    11bc:	0000096d 	andeq	r0, r0, sp, ror #18
    11c0:	400011ec 	andmi	r1, r0, ip, ror #3
    11c4:	0000002c 	andeq	r0, r0, ip, lsr #32
    11c8:	09b19c01 	ldmibeq	r1!, {r0, sl, fp, ip, pc}
    11cc:	fc180000 	ldc2	0, cr0, [r8], {-0}
    11d0:	42400011 	submi	r0, r0, #17
    11d4:	2400001c 	strcs	r0, [r0], #-28	; 0xffffffe4
    11d8:	40001218 	andmi	r1, r0, r8, lsl r2
    11dc:	00001c1b 	andeq	r1, r0, fp, lsl ip
    11e0:	01530123 	cmpeq	r3, r3, lsr #2
    11e4:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    11e8:	01233001 	teqeq	r3, r1
    11ec:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    11f0:	09025001 	stmdbeq	r2, {r0, ip, lr}
    11f4:	250000eb 	strcs	r0, [r0, #-235]	; 0xffffff15
    11f8:	00000523 	andeq	r0, r0, r3, lsr #10
    11fc:	12184901 	andsne	r4, r8, #16384	; 0x4000
    1200:	00304000 	eorseq	r4, r0, r0
    1204:	9c010000 	stcls	0, cr0, [r1], {-0}
    1208:	0000251b 	andeq	r2, r0, fp, lsl r5
    120c:	00124800 	andseq	r4, r2, r0, lsl #16
    1210:	00001c40 	andeq	r1, r0, r0, asr #24
    1214:	df9c0100 	svcle	0x009c0100
    1218:	1c000009 	stcne	0, cr0, [r0], {9}
    121c:	00000031 	andeq	r0, r0, r1, lsr r0
    1220:	00001400 	andeq	r1, r0, r0, lsl #8
    1224:	06ac1d00 	strteq	r1, [ip], r0, lsl #26
    1228:	56010000 	strpl	r0, [r1], -r0
    122c:	40001264 	andmi	r1, r0, r4, ror #4
    1230:	00000034 	andeq	r0, r0, r4, lsr r0
    1234:	0a049c01 	beq	128240 <IRQ_STACK_SIZE+0x120240>
    1238:	771e0000 	ldrvc	r0, [lr, -r0]
    123c:	01007961 	tsteq	r0, r1, ror #18
    1240:	00003c56 	andeq	r3, r0, r6, asr ip
    1244:	00142100 	andseq	r2, r4, r0, lsl #2
    1248:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    124c:	01000007 	tsteq	r0, r7
    1250:	0012985d 	andseq	r9, r2, sp, asr r8
    1254:	00003040 	andeq	r3, r0, r0, asr #32
    1258:	1b9c0100 	blne	fe701660 <IRQ_STACK_BASE+0xba701660>
    125c:	00000043 	andeq	r0, r0, r3, asr #32
    1260:	400012c8 	andmi	r1, r0, r8, asr #5
    1264:	0000001c 	andeq	r0, r0, ip, lsl r0
    1268:	0a329c01 	beq	ca8274 <STACK_SIZE+0x4a8274>
    126c:	4f1c0000 	svcmi	0x001c0000
    1270:	42000000 	andmi	r0, r0, #0
    1274:	00000014 	andeq	r0, r0, r4, lsl r0
    1278:	0006731d 	andeq	r7, r6, sp, lsl r3
    127c:	e46a0100 	strbt	r0, [sl], #-256	; 0xffffff00
    1280:	20400012 	subcs	r0, r0, r2, lsl r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	000a669c 	muleq	sl, ip, r6
    128c:	65731e00 	ldrbvs	r1, [r3, #-3584]!	; 0xfffff200
    1290:	6a010074 	bvs	41468 <IRQ_STACK_SIZE+0x39468>
    1294:	0000003c 	andeq	r0, r0, ip, lsr r0
    1298:	00001463 	andeq	r1, r0, r3, ror #8
    129c:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    12a0:	3c6a0100 	stfcce	f0, [sl], #-0
    12a4:	84000000 	strhi	r0, [r0], #-0
    12a8:	00000014 	andeq	r0, r0, r4, lsl r0
    12ac:	0006251d 	andeq	r2, r6, sp, lsl r5
    12b0:	04700100 	ldrbteq	r0, [r0], #-256	; 0xffffff00
    12b4:	34400013 	strbcc	r0, [r0], #-19	; 0xffffffed
    12b8:	01000000 	mrseq	r0, (UNDEF: 0)
    12bc:	000a8b9c 	muleq	sl, ip, fp
    12c0:	61771e00 	cmnvs	r7, r0, lsl #28
    12c4:	70010079 	andvc	r0, r1, r9, ror r0
    12c8:	0000003c 	andeq	r0, r0, ip, lsr r0
    12cc:	000014a5 	andeq	r1, r0, r5, lsr #9
    12d0:	00d62600 	sbcseq	r2, r6, r0, lsl #12
    12d4:	13380000 	teqne	r8, #0
    12d8:	00304000 	eorseq	r4, r0, r0
    12dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    12e0:	00005a1b 	andeq	r5, r0, fp, lsl sl
    12e4:	00136800 	andseq	r6, r3, r0, lsl #16
    12e8:	00001c40 	andeq	r1, r0, r0, asr #24
    12ec:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    12f0:	1c00000a 	stcne	0, cr0, [r0], {10}
    12f4:	00000066 	andeq	r0, r0, r6, rrx
    12f8:	000014c6 	andeq	r1, r0, r6, asr #9
    12fc:	03ef1d00 	mvneq	r1, #0, 26
    1300:	84010000 	strhi	r0, [r1], #-0
    1304:	40001384 	andmi	r1, r0, r4, lsl #7
    1308:	00000020 	andeq	r0, r0, r0, lsr #32
    130c:	0aeb9c01 	beq	ffae8318 <IRQ_STACK_BASE+0xbbae8318>
    1310:	731e0000 	tstvc	lr, #0
    1314:	01007465 	tsteq	r0, r5, ror #8
    1318:	00003c84 	andeq	r3, r0, r4, lsl #25
    131c:	0014e700 	andseq	lr, r4, r0, lsl #14
    1320:	61771e00 	cmnvs	r7, r0, lsl #28
    1324:	84010079 	strhi	r0, [r1], #-121	; 0xffffff87
    1328:	0000003c 	andeq	r0, r0, ip, lsr r0
    132c:	00001508 	andeq	r1, r0, r8, lsl #10
    1330:	064f1d00 	strbeq	r1, [pc], -r0, lsl #26
    1334:	8a010000 	bhi	4133c <IRQ_STACK_SIZE+0x3933c>
    1338:	400013a4 	andmi	r1, r0, r4, lsr #7
    133c:	00000034 	andeq	r0, r0, r4, lsr r0
    1340:	0b109c01 	bleq	42834c <IRQ_STACK_SIZE+0x42034c>
    1344:	771e0000 	ldrvc	r0, [lr, -r0]
    1348:	01007961 	tsteq	r0, r1, ror #18
    134c:	00003c8a 	andeq	r3, r0, sl, lsl #25
    1350:	00152900 	andseq	r2, r5, r0, lsl #18
    1354:	711b0000 	tstvc	fp, r0
    1358:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    135c:	44400013 	strbmi	r0, [r0], #-19	; 0xffffffed
    1360:	01000000 	mrseq	r0, (UNDEF: 0)
    1364:	000b5d9c 	muleq	fp, ip, sp
    1368:	007d1c00 	rsbseq	r1, sp, r0, lsl #24
    136c:	154a0000 	strbne	r0, [sl, #-0]
    1370:	881c0000 	ldmdahi	ip, {}	; <UNPREDICTABLE>
    1374:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    1378:	1c000015 	stcne	0, cr0, [r0], {21}
    137c:	00000093 	muleq	r0, r3, r0
    1380:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    1384:	00009e27 	andeq	r9, r0, r7, lsr #28
    1388:	11530100 	cmpne	r3, r0, lsl #2
    138c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1390:	000015dd 	ldrdeq	r1, [r0], -sp
    1394:	0000b228 	andeq	fp, r0, r8, lsr #4
    1398:	28510100 	ldmdacs	r1, {r8}^
    139c:	000000bd 	strheq	r0, [r0], -sp
    13a0:	1b005c01 	blne	183ac <IRQ_STACK_SIZE+0x103ac>
    13a4:	000000de 	ldrdeq	r0, [r0], -lr
    13a8:	4000141c 	andmi	r1, r0, ip, lsl r4
    13ac:	00000048 	andeq	r0, r0, r8, asr #32
    13b0:	0baa9c01 	bleq	feaa83bc <IRQ_STACK_BASE+0xbaaa83bc>
    13b4:	ea1c0000 	b	7013bc <IRQ_STACK_SIZE+0x6f93bc>
    13b8:	14000000 	strne	r0, [r0], #-0
    13bc:	1c000016 	stcne	0, cr0, [r0], {22}
    13c0:	000000f5 	strdeq	r0, [r0], -r5
    13c4:	00001648 	andeq	r1, r0, r8, asr #12
    13c8:	0001001c 	andeq	r0, r1, ip, lsl r0
    13cc:	00166900 	andseq	r6, r6, r0, lsl #18
    13d0:	010b2700 	tsteq	fp, r0, lsl #14
    13d4:	53010000 	movwpl	r0, #4096	; 0x1000
    13d8:	00011611 	andeq	r1, r1, r1, lsl r6
    13dc:	0016a700 	andseq	sl, r6, r0, lsl #14
    13e0:	011f2800 	tsteq	pc, r0, lsl #16
    13e4:	50010000 	andpl	r0, r1, r0
    13e8:	00012a28 	andeq	r2, r1, r8, lsr #20
    13ec:	005c0100 	subseq	r0, ip, r0, lsl #2
    13f0:	0003b31d 	andeq	fp, r3, sp, lsl r3
    13f4:	64b30100 	ldrtvs	r0, [r3], #256	; 0x100
    13f8:	3c400014 	mcrrcc	0, 1, r0, r0, cr4
    13fc:	01000000 	mrseq	r0, (UNDEF: 0)
    1400:	000bcf9c 	muleq	fp, ip, pc	; <UNPREDICTABLE>
    1404:	54702900 	ldrbtpl	r2, [r0], #-2304	; 0xfffff700
    1408:	b5010054 	strlt	r0, [r1, #-84]	; 0xffffffac
    140c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1410:	000016de 	ldrdeq	r1, [r0], -lr
    1414:	03d11d00 	bicseq	r1, r1, #0, 26
    1418:	bd010000 	stclt	0, cr0, [r1, #-0]
    141c:	400014a0 	andmi	r1, r0, r0, lsr #9
    1420:	0000003c 	andeq	r0, r0, ip, lsr r0
    1424:	0bf49c01 	bleq	ffd28430 <IRQ_STACK_BASE+0xbbd28430>
    1428:	70290000 	eorvc	r0, r9, r0
    142c:	01005454 	tsteq	r0, r4, asr r4
    1430:	0000d0bf 	strheq	sp, [r0], -pc	; <UNPREDICTABLE>
    1434:	00171600 	andseq	r1, r7, r0, lsl #12
    1438:	a41d0000 	ldrge	r0, [sp], #-0
    143c:	01000004 	tsteq	r0, r4
    1440:	0014dcc8 	andseq	sp, r4, r8, asr #25
    1444:	00016440 	andeq	r6, r1, r0, asr #8
    1448:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    144c:	2900000c 	stmdbcs	r0, {r2, r3}
    1450:	00545470 	subseq	r5, r4, r0, ror r4
    1454:	00d0ca01 	sbcseq	ip, r0, r1, lsl #20
    1458:	174e0000 	strbne	r0, [lr, -r0]
    145c:	69290000 	stmdbvs	r9!, {}	; <UNPREDICTABLE>
    1460:	c9cb0100 	stmibgt	fp, {r8}^
    1464:	96000000 	strls	r0, [r0], -r0
    1468:	00000018 	andeq	r0, r0, r8, lsl r0
    146c:	0004c61d 	andeq	ip, r4, sp, lsl r6
    1470:	40e60100 	rscmi	r0, r6, r0, lsl #2
    1474:	64400016 	strbvs	r0, [r0], #-22	; 0xffffffea
    1478:	01000001 	tsteq	r0, r1
    147c:	000c589c 	muleq	ip, ip, r8
    1480:	54702900 	ldrbtpl	r2, [r0], #-2304	; 0xfffff700
    1484:	e8010054 	stmda	r1, {r2, r4, r6}
    1488:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    148c:	000018aa 	andeq	r1, r0, sl, lsr #17
    1490:	01006929 	tsteq	r0, r9, lsr #18
    1494:	0000c9e9 	andeq	ip, r0, r9, ror #19
    1498:	0019f200 	andseq	pc, r9, r0, lsl #4
    149c:	842a0000 	strthi	r0, [sl], #-0
    14a0:	01000006 	tsteq	r0, r6
    14a4:	17a40106 	strne	r0, [r4, r6, lsl #2]!
    14a8:	00a84000 	adceq	r4, r8, r0
    14ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    14b0:	00000d42 	andeq	r0, r0, r2, asr #26
    14b4:	0100692b 	tsteq	r0, fp, lsr #18
    14b8:	00c90108 	sbceq	r0, r9, r8, lsl #2
    14bc:	1a060000 	bne	1814c4 <IRQ_STACK_SIZE+0x1794c4>
    14c0:	6a2b0000 	bvs	ac14c8 <STACK_SIZE+0x2c14c8>
    14c4:	01080100 	mrseq	r0, (UNDEF: 24)
    14c8:	000000c9 	andeq	r0, r0, r9, asr #1
    14cc:	00001a19 	andeq	r1, r0, r9, lsl sl
    14d0:	00096d13 	andeq	r6, r9, r3, lsl sp
    14d4:	0017e800 	andseq	lr, r7, r0, lsl #16
    14d8:	00001840 	andeq	r1, r0, r0, asr #16
    14dc:	01160100 	tsteq	r6, r0, lsl #2
    14e0:	00000cc7 	andeq	r0, r0, r7, asr #25
    14e4:	0017ec18 	andseq	lr, r7, r8, lsl ip
    14e8:	001c4240 	andseq	r4, ip, r0, asr #4
    14ec:	18002c00 	stmdane	r0, {sl, fp, sp}
    14f0:	1c1b4000 	ldcne	0, cr4, [fp], {-0}
    14f4:	01230000 	teqeq	r3, r0
    14f8:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    14fc:	30015201 	andcc	r5, r1, r1, lsl #4
    1500:	01510123 	cmpeq	r1, r3, lsr #2
    1504:	50012330 	andpl	r2, r1, r0, lsr r3
    1508:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    150c:	00d62d00 	sbcseq	r2, r6, r0, lsl #26
    1510:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1514:	002c4000 	eoreq	r4, ip, r0
    1518:	17010000 	strne	r0, [r1, -r0]
    151c:	17b41801 	ldrne	r1, [r4, r1, lsl #16]!
    1520:	1c494000 	marne	acc0, r4, r9
    1524:	bc180000 	ldclt	0, cr0, [r8], {-0}
    1528:	50400017 	subpl	r0, r0, r7, lsl r0
    152c:	2200001c 	andcs	r0, r0, #28
    1530:	400017d0 	ldrdmi	r1, [r0], -r0
    1534:	00001c57 	andeq	r1, r0, r7, asr ip
    1538:	00000d02 	andeq	r0, r0, r2, lsl #26
    153c:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1540:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1544:	00210075 	eoreq	r0, r1, r5, ror r0
    1548:	0017e818 	andseq	lr, r7, r8, lsl r8
    154c:	001c6840 	andseq	r6, ip, r0, asr #16
    1550:	18301800 	ldmdane	r0!, {fp, ip}
    1554:	1c6f4000 	stclne	0, cr4, [pc], #-0	; 155c <ABORT_STACK_SIZE+0x115c>
    1558:	34180000 	ldrcc	r0, [r8], #-0
    155c:	76400018 			; <UNDEFINED> instruction: 0x76400018
    1560:	1800001c 	stmdane	r0, {r2, r3, r4}
    1564:	40001838 	andmi	r1, r0, r8, lsr r8
    1568:	00001c7d 	andeq	r1, r0, sp, ror ip
    156c:	00183c18 	andseq	r3, r8, r8, lsl ip
    1570:	001c8440 	andseq	r8, ip, r0, asr #8
    1574:	18401800 	stmdane	r0, {fp, ip}^
    1578:	1c8b4000 	stcne	0, cr4, [fp], {0}
    157c:	4c190000 	ldcmi	0, cr0, [r9], {-0}
    1580:	92400018 	subls	r0, r0, #24
    1584:	0000001c 	andeq	r0, r0, ip, lsl r0
    1588:	00060d2e 	andeq	r0, r6, lr, lsr #26
    158c:	01830100 	orreq	r0, r3, r0, lsl #2
    1590:	06fa2a01 	ldrbteq	r2, [sl], r1, lsl #20
    1594:	21010000 	mrscs	r0, (UNDEF: 1)
    1598:	00184c01 	andseq	r4, r8, r1, lsl #24
    159c:	0008dc40 	andeq	sp, r8, r0, asr #24
    15a0:	6e9c0100 	fmlvse	f0, f4, f0
    15a4:	2b000013 	blcs	15f8 <ABORT_STACK_SIZE+0x11f8>
    15a8:	23010069 	movwcs	r0, #4201	; 0x1069
    15ac:	0000c901 	andeq	ip, r0, r1, lsl #18
    15b0:	001a5000 	andseq	r5, sl, r0
    15b4:	006a2b00 	rsbeq	r2, sl, r0, lsl #22
    15b8:	c9012301 	stmdbgt	r1, {r0, r8, r9, sp}
    15bc:	63000000 	movwvs	r0, #0
    15c0:	1300001a 	movwne	r0, #26
    15c4:	0000096d 	andeq	r0, r0, sp, ror #18
    15c8:	40001894 	mulmi	r0, r4, r8
    15cc:	00000018 	andeq	r0, r0, r8, lsl r0
    15d0:	ba013101 	blt	4d9dc <IRQ_STACK_SIZE+0x459dc>
    15d4:	1800000d 	stmdane	r0, {r0, r2, r3}
    15d8:	40001898 	mulmi	r0, r8, r8
    15dc:	00001c42 	andeq	r1, r0, r2, asr #24
    15e0:	0018ac2c 	andseq	sl, r8, ip, lsr #24
    15e4:	001c1b40 	andseq	r1, ip, r0, asr #22
    15e8:	53012300 	movwpl	r2, #4864	; 0x1300
    15ec:	01233001 	teqeq	r3, r1
    15f0:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    15f4:	30015101 	andcc	r5, r1, r1, lsl #2
    15f8:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    15fc:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1600:	0000d62d 	andeq	sp, r0, sp, lsr #12
    1604:	0018ac00 	andseq	sl, r8, r0, lsl #24
    1608:	00002c40 	andeq	r2, r0, r0, asr #24
    160c:	01320100 	teqeq	r2, r0, lsl #2
    1610:	000d420c 	andeq	r4, sp, ip, lsl #4
    1614:	0018e800 	andseq	lr, r8, r0, lsl #16
    1618:	0003b840 	andeq	fp, r3, r0, asr #16
    161c:	01370100 	teqeq	r7, r0, lsl #2
    1620:	000012fa 	strdeq	r1, [r0], -sl
    1624:	0000710c 	andeq	r7, r0, ip, lsl #2
    1628:	0018e800 	andseq	lr, r8, r0, lsl #16
    162c:	0003d040 	andeq	sp, r3, r0, asr #32
    1630:	01850100 	orreq	r0, r5, r0, lsl #2
    1634:	00000e2d 	andeq	r0, r0, sp, lsr #28
    1638:	00009e0d 	andeq	r9, r0, sp, lsl #28
    163c:	0e0c2200 	cdpeq	2, 0, cr2, cr12, cr0, {0}
    1640:	00000093 	muleq	r0, r3, r0
    1644:	00880f00 	addeq	r0, r8, r0, lsl #30
    1648:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    164c:	7d0e0cdf 	stcvc	12, cr0, [lr, #-892]	; 0xfffffc84
    1650:	00000000 	andeq	r0, r0, r0
    1654:	0003d010 	andeq	sp, r3, r0, lsl r0
    1658:	00a91100 	adceq	r1, r9, r0, lsl #2
    165c:	1a9a0000 	bne	fe681664 <IRQ_STACK_BASE+0xba681664>
    1660:	b2110000 	andslt	r0, r1, #0
    1664:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    1668:	1200001a 	andne	r0, r0, #26
    166c:	000000bd 	strheq	r0, [r0], -sp
    1670:	130000cd 	movwne	r0, #205	; 0xcd
    1674:	00000071 	andeq	r0, r0, r1, ror r0
    1678:	400019d4 	ldrdmi	r1, [r0], -r4
    167c:	000000ec 	andeq	r0, r0, ip, ror #1
    1680:	77018601 	strvc	r8, [r1, -r1, lsl #12]
    1684:	1400000e 	strne	r0, [r0], #-14
    1688:	0000009e 	muleq	r0, lr, r0
    168c:	00009314 	andeq	r9, r0, r4, lsl r3
    1690:	00881400 	addeq	r1, r8, r0, lsl #8
    1694:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1698:	15000000 	strne	r0, [r0, #-0]
    169c:	400019d4 	ldrdmi	r1, [r0], -r4
    16a0:	000000ec 	andeq	r0, r0, ip, ror #1
    16a4:	0000a911 	andeq	sl, r0, r1, lsl r9
    16a8:	001b2400 	andseq	r2, fp, r0, lsl #8
    16ac:	00b21100 	adcseq	r1, r2, r0, lsl #2
    16b0:	1b670000 	blne	19c16b8 <STACK_SIZE+0x11c16b8>
    16b4:	bd160000 	ldclt	0, cr0, [r6, #-0]
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    16c0:	1ac00000 	bne	ff0016c8 <IRQ_STACK_BASE+0xbb0016c8>
    16c4:	03e84000 	mvneq	r4, #0
    16c8:	87010000 	strhi	r0, [r1, -r0]
    16cc:	000ebd01 	andeq	fp, lr, r1, lsl #26
    16d0:	009e1400 	addseq	r1, lr, r0, lsl #8
    16d4:	93140000 	tstls	r4, #0
    16d8:	14000000 	strne	r0, [r0], #-0
    16dc:	00000088 	andeq	r0, r0, r8, lsl #1
    16e0:	00007d14 	andeq	r7, r0, r4, lsl sp
    16e4:	03e81000 	mvneq	r1, #0
    16e8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    16ec:	bb000000 	bllt	16f4 <ABORT_STACK_SIZE+0x12f4>
    16f0:	1100001b 	tstne	r0, fp, lsl r0
    16f4:	000000b2 	strheq	r0, [r0], -r2
    16f8:	00001bfe 	strdeq	r1, [r0], -lr
    16fc:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1700:	0c000000 	stceq	0, cr0, [r0], {-0}
    1704:	00000071 	andeq	r0, r0, r1, ror r0
    1708:	40001bbc 			; <UNDEFINED> instruction: 0x40001bbc
    170c:	00000408 	andeq	r0, r0, r8, lsl #8
    1710:	03018801 	movweq	r8, #6145	; 0x1801
    1714:	1400000f 	strne	r0, [r0], #-15
    1718:	0000009e 	muleq	r0, lr, r0
    171c:	00009314 	andeq	r9, r0, r4, lsl r3
    1720:	00881400 	addeq	r1, r8, r0, lsl #8
    1724:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1728:	10000000 	andne	r0, r0, r0
    172c:	00000408 	andeq	r0, r0, r8, lsl #8
    1730:	0000a911 	andeq	sl, r0, r1, lsl r9
    1734:	001c2b00 	andseq	r2, ip, r0, lsl #22
    1738:	00b21100 	adcseq	r1, r2, r0, lsl #2
    173c:	1c560000 	mrane	r0, r6, acc0
    1740:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1744:	00000000 	andeq	r0, r0, r0
    1748:	00711300 	rsbseq	r1, r1, r0, lsl #6
    174c:	1bec0000 	blne	ffb01754 <IRQ_STACK_BASE+0xbbb01754>
    1750:	00204000 	eoreq	r4, r0, r0
    1754:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    1758:	000f4d01 	andeq	r4, pc, r1, lsl #26
    175c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1760:	93140000 	tstls	r4, #0
    1764:	14000000 	strne	r0, [r0], #-0
    1768:	00000088 	andeq	r0, r0, r8, lsl #1
    176c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1770:	1bec1500 	blne	ffb06b78 <IRQ_STACK_BASE+0xbbb06b78>
    1774:	00204000 	eoreq	r4, r0, r0
    1778:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    177c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1780:	1700001c 	smladne	r0, ip, r0, r0
    1784:	000000b2 	strheq	r0, [r0], -r2
    1788:	44001104 	strmi	r1, [r0], #-260	; 0xfffffefc
    178c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1790:	13000000 	movwne	r0, #0
    1794:	00000071 	andeq	r0, r0, r1, ror r0
    1798:	40001c0c 	andmi	r1, r0, ip, lsl #24
    179c:	000000e8 	andeq	r0, r0, r8, ror #1
    17a0:	97018c01 	strls	r8, [r1, -r1, lsl #24]
    17a4:	1400000f 	strne	r0, [r0], #-15
    17a8:	0000009e 	muleq	r0, lr, r0
    17ac:	00009314 	andeq	r9, r0, r4, lsl r3
    17b0:	00881400 	addeq	r1, r8, r0, lsl #8
    17b4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    17b8:	15000000 	strne	r0, [r0, #-0]
    17bc:	40001c0c 	andmi	r1, r0, ip, lsl #24
    17c0:	000000e8 	andeq	r0, r0, r8, ror #1
    17c4:	0000a911 	andeq	sl, r0, r1, lsl r9
    17c8:	001c8900 	andseq	r8, ip, r0, lsl #18
    17cc:	00b21100 	adcseq	r1, r2, r0, lsl #2
    17d0:	1cd80000 	ldclne	0, cr0, [r8], {0}
    17d4:	bd160000 	ldclt	0, cr0, [r6, #-0]
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    17e0:	1cf40000 	ldclne	0, cr0, [r4]
    17e4:	04284000 	strteq	r4, [r8], #-0
    17e8:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    17ec:	000fdd01 	andeq	sp, pc, r1, lsl #26
    17f0:	009e1400 	addseq	r1, lr, r0, lsl #8
    17f4:	93140000 	tstls	r4, #0
    17f8:	14000000 	strne	r0, [r0], #-0
    17fc:	00000088 	andeq	r0, r0, r8, lsl #1
    1800:	00007d14 	andeq	r7, r0, r4, lsl sp
    1804:	04281000 	strteq	r1, [r8], #-0
    1808:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    180c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    1810:	1100001d 	tstne	r0, sp, lsl r0
    1814:	000000b2 	strheq	r0, [r0], -r2
    1818:	00001d8d 	andeq	r1, r0, sp, lsl #27
    181c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1820:	0c000000 	stceq	0, cr0, [r0], {-0}
    1824:	00000071 	andeq	r0, r0, r1, ror r0
    1828:	40001cf8 	strdmi	r1, [r0], -r8
    182c:	00000480 	andeq	r0, r0, r0, lsl #9
    1830:	23018f01 	movwcs	r8, #7937	; 0x1f01
    1834:	14000010 	strne	r0, [r0], #-16
    1838:	0000009e 	muleq	r0, lr, r0
    183c:	00009314 	andeq	r9, r0, r4, lsl r3
    1840:	00881400 	addeq	r1, r8, r0, lsl #8
    1844:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1848:	10000000 	andne	r0, r0, r0
    184c:	00000480 	andeq	r0, r0, r0, lsl #9
    1850:	0000a911 	andeq	sl, r0, r1, lsl r9
    1854:	001dd500 	andseq	sp, sp, r0, lsl #10
    1858:	00b21100 	adcseq	r1, r2, r0, lsl #2
    185c:	1e190000 	cdpne	0, 1, cr0, cr9, cr0, {0}
    1860:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1864:	00000000 	andeq	r0, r0, r0
    1868:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    186c:	1d180000 	ldcne	0, cr0, [r8, #-0]
    1870:	04d04000 	ldrbeq	r4, [r0], #0
    1874:	90010000 	andls	r0, r1, r0
    1878:	00106901 	andseq	r6, r0, r1, lsl #18
    187c:	009e1400 	addseq	r1, lr, r0, lsl #8
    1880:	93140000 	tstls	r4, #0
    1884:	14000000 	strne	r0, [r0], #-0
    1888:	00000088 	andeq	r0, r0, r8, lsl #1
    188c:	00007d14 	andeq	r7, r0, r4, lsl sp
    1890:	04d01000 	ldrbeq	r1, [r0], #0
    1894:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1898:	61000000 	mrsvs	r0, (UNDEF: 0)
    189c:	1100001e 	tstne	r0, lr, lsl r0
    18a0:	000000b2 	strheq	r0, [r0], -r2
    18a4:	00001e8d 	andeq	r1, r0, sp, lsl #29
    18a8:	0000bd16 	andeq	fp, r0, r6, lsl sp
    18ac:	0c000000 	stceq	0, cr0, [r0], {-0}
    18b0:	00000071 	andeq	r0, r0, r1, ror r0
    18b4:	40001d28 	andmi	r1, r0, r8, lsr #26
    18b8:	00000510 	andeq	r0, r0, r0, lsl r5
    18bc:	af019101 	svcge	0x00019101
    18c0:	14000010 	strne	r0, [r0], #-16
    18c4:	0000009e 	muleq	r0, lr, r0
    18c8:	00009314 	andeq	r9, r0, r4, lsl r3
    18cc:	00881400 	addeq	r1, r8, r0, lsl #8
    18d0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    18d4:	10000000 	andne	r0, r0, r0
    18d8:	00000510 	andeq	r0, r0, r0, lsl r5
    18dc:	0000a911 	andeq	sl, r0, r1, lsl r9
    18e0:	001eb500 	andseq	fp, lr, r0, lsl #10
    18e4:	00b21100 	adcseq	r1, r2, r0, lsl #2
    18e8:	1eed0000 	cdpne	0, 14, cr0, cr13, cr0, {0}
    18ec:	bd160000 	ldclt	0, cr0, [r6, #-0]
    18f0:	00000000 	andeq	r0, r0, r0
    18f4:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    18f8:	1d480000 	stclne	0, cr0, [r8, #-0]
    18fc:	05504000 	ldrbeq	r4, [r0, #-0]
    1900:	92010000 	andls	r0, r1, #0
    1904:	0010f501 	andseq	pc, r0, r1, lsl #10
    1908:	009e1400 	addseq	r1, lr, r0, lsl #8
    190c:	93140000 	tstls	r4, #0
    1910:	14000000 	strne	r0, [r0], #-0
    1914:	00000088 	andeq	r0, r0, r8, lsl #1
    1918:	00007d14 	andeq	r7, r0, r4, lsl sp
    191c:	05501000 	ldrbeq	r1, [r0, #-0]
    1920:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1924:	35000000 	strcc	r0, [r0, #-0]
    1928:	1100001f 	tstne	r0, pc, lsl r0
    192c:	000000b2 	strheq	r0, [r0], -r2
    1930:	00001f6d 	andeq	r1, r0, sp, ror #30
    1934:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1938:	0c000000 	stceq	0, cr0, [r0], {-0}
    193c:	00000071 	andeq	r0, r0, r1, ror r0
    1940:	40001d5c 	andmi	r1, r0, ip, asr sp
    1944:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    1948:	3b019301 	blcc	66554 <IRQ_STACK_SIZE+0x5e554>
    194c:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    1950:	0000009e 	muleq	r0, lr, r0
    1954:	00009314 	andeq	r9, r0, r4, lsl r3
    1958:	00881400 	addeq	r1, r8, r0, lsl #8
    195c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1960:	10000000 	andne	r0, r0, r0
    1964:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    1968:	0000a911 	andeq	sl, r0, r1, lsl r9
    196c:	001fa500 	andseq	sl, pc, r0, lsl #10
    1970:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1974:	1fdd0000 	svcne	0x00dd0000
    1978:	bd160000 	ldclt	0, cr0, [r6, #-0]
    197c:	00000000 	andeq	r0, r0, r0
    1980:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1984:	1d600000 	stclne	0, cr0, [r0, #-0]
    1988:	06084000 	streq	r4, [r8], -r0
    198c:	94010000 	strls	r0, [r1], #-0
    1990:	00118101 	andseq	r8, r1, r1, lsl #2
    1994:	009e1400 	addseq	r1, lr, r0, lsl #8
    1998:	93140000 	tstls	r4, #0
    199c:	14000000 	strne	r0, [r0], #-0
    19a0:	00000088 	andeq	r0, r0, r8, lsl #1
    19a4:	00007d14 	andeq	r7, r0, r4, lsl sp
    19a8:	06081000 	streq	r1, [r8], -r0
    19ac:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    19b0:	15000000 	strne	r0, [r0, #-0]
    19b4:	11000020 	tstne	r0, r0, lsr #32
    19b8:	000000b2 	strheq	r0, [r0], -r2
    19bc:	00002059 	andeq	r2, r0, r9, asr r0
    19c0:	0000bd16 	andeq	fp, r0, r6, lsl sp
    19c4:	0c000000 	stceq	0, cr0, [r0], {-0}
    19c8:	00000071 	andeq	r0, r0, r1, ror r0
    19cc:	40001d90 	mulmi	r0, r0, sp
    19d0:	00000668 	andeq	r0, r0, r8, ror #12
    19d4:	c7019501 	strgt	r9, [r1, -r1, lsl #10]
    19d8:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
    19dc:	0000009e 	muleq	r0, lr, r0
    19e0:	00009314 	andeq	r9, r0, r4, lsl r3
    19e4:	00881400 	addeq	r1, r8, r0, lsl #8
    19e8:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    19ec:	10000000 	andne	r0, r0, r0
    19f0:	00000668 	andeq	r0, r0, r8, ror #12
    19f4:	0000a911 	andeq	sl, r0, r1, lsl r9
    19f8:	0020a100 	eoreq	sl, r0, r0, lsl #2
    19fc:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1a00:	20d90000 	sbcscs	r0, r9, r0
    1a04:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1a08:	00000000 	andeq	r0, r0, r0
    1a0c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    1a10:	1de80000 	stclne	0, cr0, [r8]
    1a14:	06d04000 	ldrbeq	r4, [r0], r0
    1a18:	96010000 	strls	r0, [r1], -r0
    1a1c:	00120d01 	andseq	r0, r2, r1, lsl #26
    1a20:	009e1400 	addseq	r1, lr, r0, lsl #8
    1a24:	93140000 	tstls	r4, #0
    1a28:	14000000 	strne	r0, [r0], #-0
    1a2c:	00000088 	andeq	r0, r0, r8, lsl #1
    1a30:	00007d14 	andeq	r7, r0, r4, lsl sp
    1a34:	06d01000 	ldrbeq	r1, [r0], r0
    1a38:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1a3c:	11000000 	mrsne	r0, (UNDEF: 0)
    1a40:	11000021 	tstne	r0, r1, lsr #32
    1a44:	000000b2 	strheq	r0, [r0], -r2
    1a48:	00002155 	andeq	r2, r0, r5, asr r1
    1a4c:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1a50:	0c000000 	stceq	0, cr0, [r0], {-0}
    1a54:	00000071 	andeq	r0, r0, r1, ror r0
    1a58:	40001e6c 	andmi	r1, r0, ip, ror #28
    1a5c:	00000728 	andeq	r0, r0, r8, lsr #14
    1a60:	53019701 	movwpl	r9, #5889	; 0x1701
    1a64:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
    1a68:	0000009e 	muleq	r0, lr, r0
    1a6c:	00009314 	andeq	r9, r0, r4, lsl r3
    1a70:	00881400 	addeq	r1, r8, r0, lsl #8
    1a74:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1a78:	10000000 	andne	r0, r0, r0
    1a7c:	00000728 	andeq	r0, r0, r8, lsr #14
    1a80:	0000a911 	andeq	sl, r0, r1, lsl r9
    1a84:	00219d00 	eoreq	r9, r1, r0, lsl #26
    1a88:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1a8c:	21e10000 	mvncs	r0, r0
    1a90:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1a94:	00000000 	andeq	r0, r0, r0
    1a98:	00711300 	rsbseq	r1, r1, r0, lsl #6
    1a9c:	1f000000 	svcne	0x00000000
    1aa0:	01144000 	tsteq	r4, r0
    1aa4:	9a010000 	bls	41aac <IRQ_STACK_SIZE+0x39aac>
    1aa8:	00129d01 	andseq	r9, r2, r1, lsl #26
    1aac:	009e1400 	addseq	r1, lr, r0, lsl #8
    1ab0:	93140000 	tstls	r4, #0
    1ab4:	14000000 	strne	r0, [r0], #-0
    1ab8:	00000088 	andeq	r0, r0, r8, lsl #1
    1abc:	00007d14 	andeq	r7, r0, r4, lsl sp
    1ac0:	1f001500 	svcne	0x00001500
    1ac4:	01144000 	tsteq	r4, r0
    1ac8:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1acc:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    1ad0:	11000022 	tstne	r0, r2, lsr #32
    1ad4:	000000b2 	strheq	r0, [r0], -r2
    1ad8:	00002278 	andeq	r2, r0, r8, ror r2
    1adc:	0000bd16 	andeq	fp, r0, r6, lsl sp
    1ae0:	13000000 	movwne	r0, #0
    1ae4:	00000071 	andeq	r0, r0, r1, ror r0
    1ae8:	40002014 	andmi	r2, r0, r4, lsl r0
    1aec:	000000e4 	andeq	r0, r0, r4, ror #1
    1af0:	e7019b01 	str	r9, [r1, -r1, lsl #22]
    1af4:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
    1af8:	0000009e 	muleq	r0, lr, r0
    1afc:	00009314 	andeq	r9, r0, r4, lsl r3
    1b00:	00881400 	addeq	r1, r8, r0, lsl #8
    1b04:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1b08:	15000000 	strne	r0, [r0, #-0]
    1b0c:	40002014 	andmi	r2, r0, r4, lsl r0
    1b10:	000000e4 	andeq	r0, r0, r4, ror #1
    1b14:	0000a911 	andeq	sl, r0, r1, lsl r9
    1b18:	0022e900 	eoreq	lr, r2, r0, lsl #18
    1b1c:	00b21100 	adcseq	r1, r2, r0, lsl #2
    1b20:	232c0000 	teqcs	ip, #0
    1b24:	bd160000 	ldclt	0, cr0, [r6, #-0]
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	21041800 	tstcs	r4, r0, lsl #16
    1b30:	1ba54000 	blne	fe951b38 <IRQ_STACK_BASE+0xba951b38>
    1b34:	10180000 	andsne	r0, r8, r0
    1b38:	b6400021 	strblt	r0, [r0], -r1, lsr #32
    1b3c:	0000001b 	andeq	r0, r0, fp, lsl r0
    1b40:	00186418 	andseq	r6, r8, r8, lsl r4
    1b44:	001c4940 	andseq	r4, ip, r0, asr #18
    1b48:	18681800 	stmdane	r8!, {fp, ip}^
    1b4c:	1c504000 	mrane	r4, r0, acc0
    1b50:	7c220000 	stcvc	0, cr0, [r2], #-0
    1b54:	57400018 	smlaldpl	r0, r0, r8, r0	; <UNPREDICTABLE>
    1b58:	2500001c 	strcs	r0, [r0, #-28]	; 0xffffffe4
    1b5c:	23000013 	movwcs	r0, #19
    1b60:	74075001 	strvc	r5, [r7], #-1
    1b64:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1b68:	18002100 	stmdane	r0, {r8, sp}
    1b6c:	40001894 	mulmi	r0, r4, r8
    1b70:	00001c68 	andeq	r1, r0, r8, ror #24
    1b74:	0018dc18 	andseq	sp, r8, r8, lsl ip
    1b78:	001c6f40 	andseq	r6, ip, r0, asr #30
    1b7c:	18e01800 	stmiane	r0!, {fp, ip}^
    1b80:	1c764000 	ldclne	0, cr4, [r6], #-0
    1b84:	e4180000 	ldr	r0, [r8], #-0
    1b88:	7d400018 	stclvc	0, cr0, [r0, #-96]	; 0xffffffa0
    1b8c:	1800001c 	stmdane	r0, {r2, r3, r4}
    1b90:	40002114 	andmi	r2, r0, r4, lsl r1
    1b94:	00001c84 	andeq	r1, r0, r4, lsl #25
    1b98:	00211818 	eoreq	r1, r1, r8, lsl r8
    1b9c:	001c8b40 	andseq	r8, ip, r0, asr #22
    1ba0:	211c1800 	tstcs	ip, r0, lsl #16
    1ba4:	1c994000 	ldcne	0, cr4, [r9], {0}
    1ba8:	28190000 	ldmdacs	r9, {}	; <UNPREDICTABLE>
    1bac:	92400021 	subls	r0, r0, #33	; 0x21
    1bb0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1bb4:	00040d2a 	andeq	r0, r4, sl, lsr #26
    1bb8:	013f0100 	teqeq	pc, r0, lsl #2
    1bbc:	40002128 	andmi	r2, r0, r8, lsr #2
    1bc0:	000000dc 	ldrdeq	r0, [r0], -ip
    1bc4:	14f59c01 	ldrbtne	r9, [r5], #3073	; 0xc01
    1bc8:	692b0000 	stmdbvs	fp!, {}	; <UNPREDICTABLE>
    1bcc:	01410100 	mrseq	r0, (UNDEF: 81)
    1bd0:	000000c9 	andeq	r0, r0, r9, asr #1
    1bd4:	00002359 	andeq	r2, r0, r9, asr r3
    1bd8:	01006a2b 	tsteq	r0, fp, lsr #20
    1bdc:	00c90141 	sbceq	r0, r9, r1, asr #2
    1be0:	236c0000 	cmncs	ip, #0
    1be4:	6d130000 	ldcvs	0, cr0, [r3, #-0]
    1be8:	70000009 	andvc	r0, r0, r9
    1bec:	18400021 	stmdane	r0, {r0, r5}^
    1bf0:	01000000 	mrseq	r0, (UNDEF: 0)
    1bf4:	13dd0150 	bicsne	r0, sp, #80, 2
    1bf8:	74180000 	ldrvc	r0, [r8], #-0
    1bfc:	42400021 	submi	r0, r0, #33	; 0x21
    1c00:	2c00001c 	stccs	0, cr0, [r0], {28}
    1c04:	40002188 	andmi	r2, r0, r8, lsl #3
    1c08:	00001c1b 	andeq	r1, r0, fp, lsl ip
    1c0c:	01530123 	cmpeq	r3, r3, lsr #2
    1c10:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1c14:	01233001 	teqeq	r3, r1
    1c18:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1c1c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c20:	130000eb 	movwne	r0, #235	; 0xeb
    1c24:	000008e5 	andeq	r0, r0, r5, ror #17
    1c28:	400021ac 	andmi	r2, r0, ip, lsr #3
    1c2c:	00000048 	andeq	r0, r0, r8, asr #32
    1c30:	5e015e01 	cdppl	14, 0, cr5, cr1, cr1, {0}
    1c34:	22000014 	andcs	r0, r0, #20
    1c38:	400021c4 	andmi	r2, r0, r4, asr #3
    1c3c:	00001c1b 	andeq	r1, r0, fp, lsl ip
    1c40:	00001413 	andeq	r1, r0, r3, lsl r4
    1c44:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1c48:	2301200a 	movwcs	r2, #4106	; 0x100a
    1c4c:	0a035101 	beq	d6058 <IRQ_STACK_SIZE+0xce058>
    1c50:	01230110 	teqeq	r3, r0, lsl r1
    1c54:	ea090250 	b	24259c <IRQ_STACK_SIZE+0x23a59c>
    1c58:	21dc2200 	bicscs	r2, ip, r0, lsl #4
    1c5c:	1c1b4000 	ldcne	0, cr4, [fp], {-0}
    1c60:	14310000 	ldrtne	r0, [r1], #-0
    1c64:	01230000 	teqeq	r3, r0
    1c68:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1c6c:	30015101 	andcc	r5, r1, r1, lsl #2
    1c70:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1c74:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    1c78:	400021f0 	strdmi	r2, [r0], -r0
    1c7c:	00001c1b 	andeq	r1, r0, fp, lsl ip
    1c80:	00001454 	andeq	r1, r0, r4, asr r4
    1c84:	01530123 	cmpeq	r3, r3, lsr #2
    1c88:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1c8c:	01233001 	teqeq	r3, r1
    1c90:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1c94:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c98:	f41800eb 			; <UNDEFINED> instruction: 0xf41800eb
    1c9c:	3b400021 	blcc	1001d28 <STACK_SIZE+0x801d28>
    1ca0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ca4:	00213818 	eoreq	r3, r1, r8, lsl r8
    1ca8:	001c4940 	andseq	r4, ip, r0, asr #18
    1cac:	21401800 	cmpcs	r0, r0, lsl #16
    1cb0:	1c504000 	mrane	r4, r0, acc0
    1cb4:	44180000 	ldrmi	r0, [r8], #-0
    1cb8:	6f400021 	svcvs	0x00400021
    1cbc:	2200001c 	andcs	r0, r0, #28
    1cc0:	40002158 	andmi	r2, r0, r8, asr r1
    1cc4:	00001ca0 	andeq	r1, r0, r0, lsr #25
    1cc8:	00001492 	muleq	r0, r2, r4
    1ccc:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1cd0:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1cd4:	00210075 	eoreq	r0, r1, r5, ror r0
    1cd8:	00217018 	eoreq	r7, r1, r8, lsl r0
    1cdc:	001c6840 	andseq	r6, ip, r0, asr #16
    1ce0:	219c2200 	orrscs	r2, ip, r0, lsl #4
    1ce4:	1c1b4000 	ldcne	0, cr4, [fp], {-0}
    1ce8:	14be0000 	ldrtne	r0, [lr], #0
    1cec:	01230000 	teqeq	r3, r0
    1cf0:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1cf4:	30015201 	andcc	r5, r1, r1, lsl #4
    1cf8:	01510123 	cmpeq	r1, r3, lsr #2
    1cfc:	50012330 	andpl	r2, r1, r0, lsr r3
    1d00:	00e80902 	rsceq	r0, r8, r2, lsl #18
    1d04:	0021a018 	eoreq	sl, r1, r8, lsl r0
    1d08:	001c7640 	andseq	r7, ip, r0, asr #12
    1d0c:	21a41800 			; <UNDEFINED> instruction: 0x21a41800
    1d10:	1c7d4000 	ldclne	0, cr4, [sp], #-0
    1d14:	a8180000 	ldmdage	r8, {}	; <UNPREDICTABLE>
    1d18:	36400021 	strbcc	r0, [r0], -r1, lsr #32
    1d1c:	18000001 	stmdane	r0, {r0}
    1d20:	400021ac 	andmi	r2, r0, ip, lsr #3
    1d24:	00001c84 	andeq	r1, r0, r4, lsl #25
    1d28:	0021f818 	eoreq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
    1d2c:	001c9940 	andseq	r9, ip, r0, asr #18
    1d30:	22041900 	andcs	r1, r4, #0, 18
    1d34:	1c924000 	ldcne	0, cr4, [r2], {0}
    1d38:	2a000000 	bcs	1d40 <ABORT_STACK_SIZE+0x1940>
    1d3c:	0000059a 	muleq	r0, sl, r5
    1d40:	04016401 	streq	r6, [r1], #-1025	; 0xfffffbff
    1d44:	f8400022 			; <UNDEFINED> instruction: 0xf8400022
    1d48:	01000000 	mrseq	r0, (UNDEF: 0)
    1d4c:	0016769c 	mulseq	r6, ip, r6
    1d50:	00692b00 	rsbeq	r2, r9, r0, lsl #22
    1d54:	c9016601 	stmdbgt	r1, {r0, r9, sl, sp, lr}
    1d58:	a3000000 	movwge	r0, #0
    1d5c:	2b000023 	blcs	1df0 <ABORT_STACK_SIZE+0x19f0>
    1d60:	6601006a 	strvs	r0, [r1], -sl, rrx
    1d64:	0000c901 	andeq	ip, r0, r1, lsl #18
    1d68:	0023b600 	eoreq	fp, r3, r0, lsl #12
    1d6c:	096d1300 	stmdbeq	sp!, {r8, r9, ip}^
    1d70:	22480000 	subcs	r0, r8, #0
    1d74:	00184000 	andseq	r4, r8, r0
    1d78:	74010000 	strvc	r0, [r1], #-0
    1d7c:	00156401 	andseq	r6, r5, r1, lsl #8
    1d80:	224c1800 	subcs	r1, ip, #0, 16
    1d84:	1c424000 	marne	acc0, r4, r2
    1d88:	602c0000 	eorvs	r0, ip, r0
    1d8c:	1b400022 	blne	1001e1c <STACK_SIZE+0x801e1c>
    1d90:	2300001c 	movwcs	r0, #28
    1d94:	30015301 	andcc	r5, r1, r1, lsl #6
    1d98:	01520123 	cmpeq	r2, r3, lsr #2
    1d9c:	51012330 	tstpl	r1, r0, lsr r3
    1da0:	01233001 	teqeq	r3, r1
    1da4:	eb090250 	bl	2426ec <IRQ_STACK_SIZE+0x23a6ec>
    1da8:	d62d0000 	strtle	r0, [sp], -r0
    1dac:	60000000 	andvs	r0, r0, r0
    1db0:	2c400022 	mcrrcs	0, 2, r0, r0, cr2
    1db4:	01000000 	mrseq	r0, (UNDEF: 0)
    1db8:	e5130175 	ldr	r0, [r3, #-373]	; 0xfffffe8b
    1dbc:	a0000008 	andge	r0, r0, r8
    1dc0:	48400022 	stmdami	r0, {r1, r5}^
    1dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    1dc8:	15f9017d 	ldrbne	r0, [r9, #381]!	; 0x17d
    1dcc:	b8220000 	stmdalt	r2!, {}	; <UNPREDICTABLE>
    1dd0:	1b400022 	blne	1001e60 <STACK_SIZE+0x801e60>
    1dd4:	aa00001c 	bge	1e4c <ABORT_STACK_SIZE+0x1a4c>
    1dd8:	23000015 	movwcs	r0, #21
    1ddc:	0a035201 	beq	d65e8 <IRQ_STACK_SIZE+0xce5e8>
    1de0:	01230120 	teqeq	r3, r0, lsr #2
    1de4:	100a0351 	andne	r0, sl, r1, asr r3
    1de8:	50012301 	andpl	r2, r1, r1, lsl #6
    1dec:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    1df0:	0022d022 	eoreq	sp, r2, r2, lsr #32
    1df4:	001c1b40 	andseq	r1, ip, r0, asr #22
    1df8:	0015ca00 	andseq	ip, r5, r0, lsl #20
    1dfc:	53012300 	movwpl	r2, #4864	; 0x1300
    1e00:	23007402 	movwcs	r7, #1026	; 0x402
    1e04:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    1e08:	50012300 	andpl	r2, r1, r0, lsl #6
    1e0c:	00e90902 	rsceq	r0, r9, r2, lsl #18
    1e10:	0022e422 	eoreq	lr, r2, r2, lsr #8
    1e14:	001c1b40 	andseq	r1, ip, r0, asr #22
    1e18:	0015ef00 	andseq	lr, r5, r0, lsl #30
    1e1c:	53012300 	movwpl	r2, #4864	; 0x1300
    1e20:	23007402 	movwcs	r7, #1026	; 0x402
    1e24:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    1e28:	51012300 	mrspl	r2, SP_irq
    1e2c:	01233101 	teqeq	r3, r1, lsl #2
    1e30:	eb090250 	bl	242778 <IRQ_STACK_SIZE+0x23a778>
    1e34:	22e81800 	rsccs	r1, r8, #0, 16
    1e38:	1c3b4000 	ldcne	0, cr4, [fp], #-0
    1e3c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1e40:	40002214 	andmi	r2, r0, r4, lsl r2
    1e44:	00001c49 	andeq	r1, r0, r9, asr #24
    1e48:	00221c18 	eoreq	r1, r2, r8, lsl ip
    1e4c:	001c5040 	andseq	r5, ip, r0, asr #32
    1e50:	22302200 	eorscs	r2, r0, #0, 4
    1e54:	1c574000 	mrane	r4, r7, acc0
    1e58:	16240000 	strtne	r0, [r4], -r0
    1e5c:	01230000 	teqeq	r3, r0
    1e60:	7f740750 	svcvc	0x00740750
    1e64:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1e68:	48180021 	ldmdami	r8, {r0, r5}
    1e6c:	68400022 	stmdavs	r0, {r1, r5}^
    1e70:	1800001c 	stmdane	r0, {r2, r3, r4}
    1e74:	40002290 	mulmi	r0, r0, r2
    1e78:	00001c6f 	andeq	r1, r0, pc, ror #24
    1e7c:	00229418 	eoreq	r9, r2, r8, lsl r4
    1e80:	001c7640 	andseq	r7, ip, r0, asr #12
    1e84:	22981800 	addscs	r1, r8, #0, 16
    1e88:	1c7d4000 	ldclne	0, cr4, [sp], #-0
    1e8c:	9c180000 	ldcls	0, cr0, [r8], {-0}
    1e90:	36400022 	strbcc	r0, [r0], -r2, lsr #32
    1e94:	18000001 	stmdane	r0, {r0}
    1e98:	400022a0 	andmi	r2, r0, r0, lsr #5
    1e9c:	00001c84 	andeq	r1, r0, r4, lsl #25
    1ea0:	0022ec18 	eoreq	lr, r2, r8, lsl ip
    1ea4:	001c8b40 	andseq	r8, ip, r0, asr #22
    1ea8:	22f01800 	rscscs	r1, r0, #0, 16
    1eac:	1c994000 	ldcne	0, cr4, [r9], {0}
    1eb0:	fc190000 	ldc2	0, cr0, [r9], {-0}
    1eb4:	92400022 	subls	r0, r0, #34	; 0x22
    1eb8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ebc:	0006da2a 	andeq	sp, r6, sl, lsr #20
    1ec0:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    1ec4:	400022fc 	strdmi	r2, [r0], -ip
    1ec8:	00000844 	andeq	r0, r0, r4, asr #16
    1ecc:	1ba59c01 	blne	fe968ed8 <IRQ_STACK_BASE+0xba968ed8>
    1ed0:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    1ed4:	10000000 	andne	r0, r0, r0
    1ed8:	58400023 	stmdapl	r0, {r0, r1, r5}^
    1edc:	01000007 	tsteq	r0, r7
    1ee0:	16db01c1 	ldrbne	r0, [fp], r1, asr #3
    1ee4:	0b0d0000 	bleq	341eec <IRQ_STACK_SIZE+0x339eec>
    1ee8:	22000001 	andcs	r0, r0, #1
    1eec:	01000e0c 	tsteq	r0, ip, lsl #28
    1ef0:	0f000000 	svceq	0x00000000
    1ef4:	000000f5 	strdeq	r0, [r0], -r5
    1ef8:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
    1efc:	0000ea0e 	andeq	lr, r0, lr, lsl #20
    1f00:	58100000 	ldmdapl	r0, {}	; <UNPREDICTABLE>
    1f04:	11000007 	tstne	r0, r7
    1f08:	00000116 	andeq	r0, r0, r6, lsl r1
    1f0c:	000023ed 	andeq	r2, r0, sp, ror #7
    1f10:	00011f11 	andeq	r1, r1, r1, lsl pc
    1f14:	00243c00 	eoreq	r3, r4, r0, lsl #24
    1f18:	012a1200 	teqeq	sl, r0, lsl #4
    1f1c:	00cd0000 	sbceq	r0, sp, r0
    1f20:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    1f24:	23fc0000 	mvnscs	r0, #0
    1f28:	00ec4000 	rsceq	r4, ip, r0
    1f2c:	c2010000 	andgt	r0, r1, #0
    1f30:	00172501 	andseq	r2, r7, r1, lsl #10
    1f34:	010b1400 	tsteq	fp, r0, lsl #8
    1f38:	00140000 	andseq	r0, r4, r0
    1f3c:	14000001 	strne	r0, [r0], #-1
    1f40:	000000f5 	strdeq	r0, [r0], -r5
    1f44:	0000ea14 	andeq	lr, r0, r4, lsl sl
    1f48:	23fc1500 	mvnscs	r1, #0, 10
    1f4c:	00ec4000 	rsceq	r4, ip, r0
    1f50:	16110000 	ldrne	r0, [r1], -r0
    1f54:	79000001 	stmdbvc	r0, {r0}
    1f58:	11000024 	tstne	r0, r4, lsr #32
    1f5c:	0000011f 	andeq	r0, r0, pc, lsl r1
    1f60:	000024bc 			; <UNDEFINED> instruction: 0x000024bc
    1f64:	00012a16 	andeq	r2, r1, r6, lsl sl
    1f68:	0c000000 	stceq	0, cr0, [r0], {-0}
    1f6c:	000000de 	ldrdeq	r0, [r0], -lr
    1f70:	400024e8 	andmi	r2, r0, r8, ror #9
    1f74:	00000770 	andeq	r0, r0, r0, ror r7
    1f78:	6b01c301 	blvs	72b84 <IRQ_STACK_SIZE+0x6ab84>
    1f7c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    1f80:	0000010b 	andeq	r0, r0, fp, lsl #2
    1f84:	00010014 	andeq	r0, r1, r4, lsl r0
    1f88:	00f51400 	rscseq	r1, r5, r0, lsl #8
    1f8c:	ea140000 	b	501f94 <IRQ_STACK_SIZE+0x4f9f94>
    1f90:	10000000 	andne	r0, r0, r0
    1f94:	00000770 	andeq	r0, r0, r0, ror r7
    1f98:	00011611 	andeq	r1, r1, r1, lsl r6
    1f9c:	00251000 	eoreq	r1, r5, r0
    1fa0:	011f1100 	tsteq	pc, r0, lsl #2
    1fa4:	25530000 	ldrbcs	r0, [r3, #-0]
    1fa8:	2a160000 	bcs	581fb0 <IRQ_STACK_SIZE+0x579fb0>
    1fac:	00000001 	andeq	r0, r0, r1
    1fb0:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    1fb4:	25e40000 	strbcs	r0, [r4, #0]!
    1fb8:	07904000 	ldreq	r4, [r0, r0]
    1fbc:	c4010000 	strgt	r0, [r1], #-0
    1fc0:	0017b101 	andseq	fp, r7, r1, lsl #2
    1fc4:	010b1400 	tsteq	fp, r0, lsl #8
    1fc8:	00140000 	andseq	r0, r4, r0
    1fcc:	14000001 	strne	r0, [r0], #-1
    1fd0:	000000f5 	strdeq	r0, [r0], -r5
    1fd4:	0000ea14 	andeq	lr, r0, r4, lsl sl
    1fd8:	07901000 	ldreq	r1, [r0, r0]
    1fdc:	16110000 	ldrne	r0, [r1], -r0
    1fe0:	80000001 	andhi	r0, r0, r1
    1fe4:	11000025 	tstne	r0, r5, lsr #32
    1fe8:	0000011f 	andeq	r0, r0, pc, lsl r1
    1fec:	000025ab 	andeq	r2, r0, fp, lsr #11
    1ff0:	00012a16 	andeq	r2, r1, r6, lsl sl
    1ff4:	13000000 	movwne	r0, #0
    1ff8:	000000de 	ldrdeq	r0, [r0], -lr
    1ffc:	40002614 	andmi	r2, r0, r4, lsl r6
    2000:	00000020 	andeq	r0, r0, r0, lsr #32
    2004:	fb01c501 	blx	73412 <IRQ_STACK_SIZE+0x6b412>
    2008:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    200c:	0000010b 	andeq	r0, r0, fp, lsl #2
    2010:	00010014 	andeq	r0, r1, r4, lsl r0
    2014:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2018:	ea140000 	b	502020 <IRQ_STACK_SIZE+0x4fa020>
    201c:	15000000 	strne	r0, [r0, #-0]
    2020:	40002614 	andmi	r2, r0, r4, lsl r6
    2024:	00000020 	andeq	r0, r0, r0, lsr #32
    2028:	00011611 	andeq	r1, r1, r1, lsl r6
    202c:	0025be00 	eoreq	fp, r5, r0, lsl #28
    2030:	011f1700 	tsteq	pc, r0, lsl #14
    2034:	11040000 	mrsne	r0, (UNDEF: 4)
    2038:	2a164408 	bcs	593060 <IRQ_STACK_SIZE+0x58b060>
    203c:	00000001 	andeq	r0, r0, r1
    2040:	00de1300 	sbcseq	r1, lr, r0, lsl #6
    2044:	26340000 	ldrtcs	r0, [r4], -r0
    2048:	00e84000 	rsceq	r4, r8, r0
    204c:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    2050:	00184501 	andseq	r4, r8, r1, lsl #10
    2054:	010b1400 	tsteq	fp, r0, lsl #8
    2058:	00140000 	andseq	r0, r4, r0
    205c:	14000001 	strne	r0, [r0], #-1
    2060:	000000f5 	strdeq	r0, [r0], -r5
    2064:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2068:	26341500 	ldrtcs	r1, [r4], -r0, lsl #10
    206c:	00e84000 	rsceq	r4, r8, r0
    2070:	16110000 	ldrne	r0, [r1], -r0
    2074:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    2078:	11000025 	tstne	r0, r5, lsr #32
    207c:	0000011f 	andeq	r0, r0, pc, lsl r1
    2080:	0000262d 	andeq	r2, r0, sp, lsr #12
    2084:	00012a16 	andeq	r2, r1, r6, lsl sl
    2088:	0c000000 	stceq	0, cr0, [r0], {-0}
    208c:	000000de 	ldrdeq	r0, [r0], -lr
    2090:	4000271c 	andmi	r2, r0, ip, lsl r7
    2094:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    2098:	8b01d401 	blhi	770a4 <IRQ_STACK_SIZE+0x6f0a4>
    209c:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    20a0:	0000010b 	andeq	r0, r0, fp, lsl #2
    20a4:	00010014 	andeq	r0, r1, r4, lsl r0
    20a8:	00f51400 	rscseq	r1, r5, r0, lsl #8
    20ac:	ea140000 	b	5020b4 <IRQ_STACK_SIZE+0x4fa0b4>
    20b0:	10000000 	andne	r0, r0, r0
    20b4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    20b8:	00011611 	andeq	r1, r1, r1, lsl r6
    20bc:	00269e00 	eoreq	r9, r6, r0, lsl #28
    20c0:	011f1100 	tsteq	pc, r0, lsl #2
    20c4:	26e20000 	strbtcs	r0, [r2], r0
    20c8:	2a160000 	bcs	5820d0 <IRQ_STACK_SIZE+0x57a0d0>
    20cc:	00000001 	andeq	r0, r0, r1
    20d0:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    20d4:	27200000 	strcs	r0, [r0, -r0]!
    20d8:	08084000 	stmdaeq	r8, {lr}
    20dc:	cb010000 	blgt	420e4 <IRQ_STACK_SIZE+0x3a0e4>
    20e0:	0018d101 	andseq	sp, r8, r1, lsl #2
    20e4:	010b1400 	tsteq	fp, r0, lsl #8
    20e8:	00140000 	andseq	r0, r4, r0
    20ec:	14000001 	strne	r0, [r0], #-1
    20f0:	000000f5 	strdeq	r0, [r0], -r5
    20f4:	0000ea14 	andeq	lr, r0, r4, lsl sl
    20f8:	08081000 	stmdaeq	r8, {ip}
    20fc:	16110000 	ldrne	r0, [r1], -r0
    2100:	2a000001 	bcs	210c <ABORT_STACK_SIZE+0x1d0c>
    2104:	11000027 	tstne	r0, r7, lsr #32
    2108:	0000011f 	andeq	r0, r0, pc, lsl r1
    210c:	00002762 	andeq	r2, r0, r2, ror #14
    2110:	00012a16 	andeq	r2, r1, r6, lsl sl
    2114:	0c000000 	stceq	0, cr0, [r0], {-0}
    2118:	000000de 	ldrdeq	r0, [r0], -lr
    211c:	40002740 	andmi	r2, r0, r0, asr #14
    2120:	00000850 	andeq	r0, r0, r0, asr r8
    2124:	1701cc01 	strne	ip, [r1, -r1, lsl #24]
    2128:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    212c:	0000010b 	andeq	r0, r0, fp, lsl #2
    2130:	00010014 	andeq	r0, r1, r4, lsl r0
    2134:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2138:	ea140000 	b	502140 <IRQ_STACK_SIZE+0x4fa140>
    213c:	10000000 	andne	r0, r0, r0
    2140:	00000850 	andeq	r0, r0, r0, asr r8
    2144:	00011611 	andeq	r1, r1, r1, lsl r6
    2148:	0027aa00 	eoreq	sl, r7, r0, lsl #20
    214c:	011f1100 	tsteq	pc, r0, lsl #2
    2150:	27ca0000 	strbcs	r0, [sl, r0]
    2154:	2a160000 	bcs	58215c <IRQ_STACK_SIZE+0x57a15c>
    2158:	00000001 	andeq	r0, r0, r1
    215c:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    2160:	27500000 	ldrbcs	r0, [r0, -r0]
    2164:	08904000 	ldmeq	r0, {lr}
    2168:	cd010000 	stcgt	0, cr0, [r1, #-0]
    216c:	00195d01 	andseq	r5, r9, r1, lsl #26
    2170:	010b1400 	tsteq	fp, r0, lsl #8
    2174:	00140000 	andseq	r0, r4, r0
    2178:	14000001 	strne	r0, [r0], #-1
    217c:	000000f5 	strdeq	r0, [r0], -r5
    2180:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2184:	08901000 	ldmeq	r0, {ip}
    2188:	16110000 	ldrne	r0, [r1], -r0
    218c:	f2000001 	vhadd.s8	d0, d0, d1
    2190:	11000027 	tstne	r0, r7, lsr #32
    2194:	0000011f 	andeq	r0, r0, pc, lsl r1
    2198:	0000281e 	andeq	r2, r0, lr, lsl r8
    219c:	00012a16 	andeq	r2, r1, r6, lsl sl
    21a0:	0c000000 	stceq	0, cr0, [r0], {-0}
    21a4:	000000de 	ldrdeq	r0, [r0], -lr
    21a8:	40002770 	andmi	r2, r0, r0, ror r7
    21ac:	000008d8 	ldrdeq	r0, [r0], -r8
    21b0:	a301ce01 	movwge	ip, #7681	; 0x1e01
    21b4:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    21b8:	0000010b 	andeq	r0, r0, fp, lsl #2
    21bc:	00010014 	andeq	r0, r1, r4, lsl r0
    21c0:	00f51400 	rscseq	r1, r5, r0, lsl #8
    21c4:	ea140000 	b	5021cc <IRQ_STACK_SIZE+0x4fa1cc>
    21c8:	10000000 	andne	r0, r0, r0
    21cc:	000008d8 	ldrdeq	r0, [r0], -r8
    21d0:	00011611 	andeq	r1, r1, r1, lsl r6
    21d4:	00285600 	eoreq	r5, r8, r0, lsl #12
    21d8:	011f1100 	tsteq	pc, r0, lsl #2
    21dc:	288e0000 	stmcs	lr, {}	; <UNPREDICTABLE>
    21e0:	2a160000 	bcs	5821e8 <IRQ_STACK_SIZE+0x57a1e8>
    21e4:	00000001 	andeq	r0, r0, r1
    21e8:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    21ec:	27940000 	ldrcs	r0, [r4, r0]
    21f0:	09204000 	stmdbeq	r0!, {lr}
    21f4:	cf010000 	svcgt	0x00010000
    21f8:	0019e901 	andseq	lr, r9, r1, lsl #18
    21fc:	010b1400 	tsteq	fp, r0, lsl #8
    2200:	00140000 	andseq	r0, r4, r0
    2204:	14000001 	strne	r0, [r0], #-1
    2208:	000000f5 	strdeq	r0, [r0], -r5
    220c:	0000ea14 	andeq	lr, r0, r4, lsl sl
    2210:	09201000 	stmdbeq	r0!, {ip}
    2214:	16110000 	ldrne	r0, [r1], -r0
    2218:	c6000001 	strgt	r0, [r0], -r1
    221c:	11000028 	tstne	r0, r8, lsr #32
    2220:	0000011f 	andeq	r0, r0, pc, lsl r1
    2224:	000028fe 	strdeq	r2, [r0], -lr
    2228:	00012a16 	andeq	r2, r1, r6, lsl sl
    222c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2230:	000000de 	ldrdeq	r0, [r0], -lr
    2234:	40002798 	mulmi	r0, r8, r7
    2238:	00000970 	andeq	r0, r0, r0, ror r9
    223c:	2f01d001 	svccs	0x0001d001
    2240:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    2244:	0000010b 	andeq	r0, r0, fp, lsl #2
    2248:	00010014 	andeq	r0, r1, r4, lsl r0
    224c:	00f51400 	rscseq	r1, r5, r0, lsl #8
    2250:	ea140000 	b	502258 <IRQ_STACK_SIZE+0x4fa258>
    2254:	10000000 	andne	r0, r0, r0
    2258:	00000970 	andeq	r0, r0, r0, ror r9
    225c:	00011611 	andeq	r1, r1, r1, lsl r6
    2260:	00293600 	eoreq	r3, r9, r0, lsl #12
    2264:	011f1100 	tsteq	pc, r0, lsl #2
    2268:	297a0000 	ldmdbcs	sl!, {}^	; <UNPREDICTABLE>
    226c:	2a160000 	bcs	582274 <IRQ_STACK_SIZE+0x57a274>
    2270:	00000001 	andeq	r0, r0, r1
    2274:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
    2278:	27d80000 	ldrbcs	r0, [r8, r0]
    227c:	09c84000 	stmibeq	r8, {lr}^
    2280:	d1010000 	mrsle	r0, (UNDEF: 1)
    2284:	001a7201 	andseq	r7, sl, r1, lsl #4
    2288:	010b1400 	tsteq	fp, r0, lsl #8
    228c:	00140000 	andseq	r0, r4, r0
    2290:	14000001 	strne	r0, [r0], #-1
    2294:	000000f5 	strdeq	r0, [r0], -r5
    2298:	0000ea14 	andeq	lr, r0, r4, lsl sl
    229c:	09c81000 	stmibeq	r8, {ip}^
    22a0:	16120000 	ldrne	r0, [r2], -r0
    22a4:	04000001 	streq	r0, [r0], #-1
    22a8:	00011f17 	andeq	r1, r1, r7, lsl pc
    22ac:	08133000 	ldmdaeq	r3, {ip, sp}
    22b0:	012a1644 	teqeq	sl, r4, asr #12
    22b4:	00000000 	andeq	r0, r0, r0
    22b8:	0000de0c 	andeq	sp, r0, ip, lsl #28
    22bc:	00280800 	eoreq	r0, r8, r0, lsl #16
    22c0:	000a3040 	andeq	r3, sl, r0, asr #32
    22c4:	01d20100 	bicseq	r0, r2, r0, lsl #2
    22c8:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    22cc:	00010b14 	andeq	r0, r1, r4, lsl fp
    22d0:	01001400 	tsteq	r0, r0, lsl #8
    22d4:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    22d8:	14000000 	strne	r0, [r0], #-0
    22dc:	000000ea 	andeq	r0, r0, sl, ror #1
    22e0:	000a3010 	andeq	r3, sl, r0, lsl r0
    22e4:	01161100 	tsteq	r6, r0, lsl #2
    22e8:	29c20000 	stmibcs	r2, {}^	; <UNPREDICTABLE>
    22ec:	1f110000 	svcne	0x00110000
    22f0:	fa000001 	blx	22fc <ABORT_STACK_SIZE+0x1efc>
    22f4:	16000029 	strne	r0, [r0], -r9, lsr #32
    22f8:	0000012a 	andeq	r0, r0, sl, lsr #2
    22fc:	de0c0000 	cdple	0, 0, cr0, cr12, cr0, {0}
    2300:	90000000 	andls	r0, r0, r0
    2304:	90400028 	subls	r0, r0, r8, lsr #32
    2308:	0100000a 	tsteq	r0, sl
    230c:	1afe01d3 	bne	fff82a60 <IRQ_STACK_BASE+0xbbf82a60>
    2310:	0b140000 	bleq	502318 <IRQ_STACK_SIZE+0x4fa318>
    2314:	14000001 	strne	r0, [r0], #-1
    2318:	00000100 	andeq	r0, r0, r0, lsl #2
    231c:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    2320:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    2324:	90100000 	andsls	r0, r0, r0
    2328:	1100000a 	tstne	r0, sl
    232c:	00000116 	andeq	r0, r0, r6, lsl r1
    2330:	00002a32 	andeq	r2, r0, r2, lsr sl
    2334:	00011f11 	andeq	r1, r1, r1, lsl pc
    2338:	002a7600 	eoreq	r7, sl, r0, lsl #12
    233c:	012a1600 	teqeq	sl, r0, lsl #12
    2340:	00000000 	andeq	r0, r0, r0
    2344:	0000de13 	andeq	sp, r0, r3, lsl lr
    2348:	00292800 	eoreq	r2, r9, r0, lsl #16
    234c:	00011440 	andeq	r1, r1, r0, asr #8
    2350:	01d60100 	bicseq	r0, r6, r0, lsl #2
    2354:	00001b48 	andeq	r1, r0, r8, asr #22
    2358:	00010b14 	andeq	r0, r1, r4, lsl fp
    235c:	01001400 	tsteq	r0, r0, lsl #8
    2360:	f5140000 			; <UNDEFINED> instruction: 0xf5140000
    2364:	14000000 	strne	r0, [r0], #-0
    2368:	000000ea 	andeq	r0, r0, sl, ror #1
    236c:	00292815 	eoreq	r2, r9, r5, lsl r8
    2370:	00011440 	andeq	r1, r1, r0, asr #8
    2374:	01161100 	tsteq	r6, r0, lsl #2
    2378:	2abe0000 	bcs	fef82380 <IRQ_STACK_BASE+0xbaf82380>
    237c:	1f110000 	svcne	0x00110000
    2380:	0d000001 	stceq	0, cr0, [r0, #-4]
    2384:	1600002b 	strne	r0, [r0], -fp, lsr #32
    2388:	0000012a 	andeq	r0, r0, sl, lsr #2
    238c:	de130000 	cdple	0, 1, cr0, cr3, cr0, {0}
    2390:	3c000000 	stccc	0, cr0, [r0], {-0}
    2394:	e440002a 	strb	r0, [r0], #-42	; 0xffffffd6
    2398:	01000000 	mrseq	r0, (UNDEF: 0)
    239c:	1b9201d7 	blne	fe482b00 <IRQ_STACK_BASE+0xba482b00>
    23a0:	0b140000 	bleq	5023a8 <IRQ_STACK_SIZE+0x4fa3a8>
    23a4:	14000001 	strne	r0, [r0], #-1
    23a8:	00000100 	andeq	r0, r0, r0, lsl #2
    23ac:	0000f514 	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    23b0:	00ea1400 	rsceq	r1, sl, r0, lsl #8
    23b4:	3c150000 	ldccc	0, cr0, [r5], {-0}
    23b8:	e440002a 	strb	r0, [r0], #-42	; 0xffffffd6
    23bc:	11000000 	mrsne	r0, (UNDEF: 0)
    23c0:	00000116 	andeq	r0, r0, r6, lsl r1
    23c4:	00002b7e 	andeq	r2, r0, lr, ror fp
    23c8:	00011f11 	andeq	r1, r1, r1, lsl pc
    23cc:	002bc100 	eoreq	ip, fp, r0, lsl #2
    23d0:	012a1600 	teqeq	sl, r0, lsl #12
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	002b2c18 	eoreq	r2, fp, r8, lsl ip
    23dc:	001ba540 	andseq	sl, fp, r0, asr #10
    23e0:	2b401900 	blcs	10087e8 <STACK_SIZE+0x8087e8>
    23e4:	1bb64000 	blne	fed923ec <IRQ_STACK_BASE+0xbad923ec>
    23e8:	2f000000 	svccs	0x00000000
    23ec:	000000cc 	andeq	r0, r0, ip, asr #1
    23f0:	1bb6aa02 	blne	fedacc00 <IRQ_STACK_BASE+0xbadacc00>
    23f4:	3c300000 	ldccc	0, cr0, [r0], #-0
    23f8:	00000000 	andeq	r0, r0, r0
    23fc:	00072e2f 	andeq	r2, r7, pc, lsr #28
    2400:	c7ad0200 	strgt	r0, [sp, r0, lsl #4]!
    2404:	3000001b 	andcc	r0, r0, fp, lsl r0
    2408:	0000003c 	andeq	r0, r0, ip, lsr r0
    240c:	04933100 	ldreq	r3, [r3], #256	; 0x100
    2410:	d4020000 	strle	r0, [r2], #-0
    2414:	0000003c 	andeq	r0, r0, ip, lsr r0
    2418:	00001bdc 	ldrdeq	r1, [r0], -ip
    241c:	00003c30 	andeq	r3, r0, r0, lsr ip
    2420:	33310000 	teqcc	r1, #0
    2424:	02000006 	andeq	r0, r0, #6
    2428:	00003cd3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    242c:	001bf100 	andseq	pc, fp, r0, lsl #2
    2430:	003c3000 	eorseq	r3, ip, r0
    2434:	31000000 	mrscc	r0, (UNDEF: 0)
    2438:	00000485 	andeq	r0, r0, r5, lsl #9
    243c:	003cd102 	eorseq	sp, ip, r2, lsl #2
    2440:	1c060000 	stcne	0, cr0, [r6], {-0}
    2444:	3c300000 	ldccc	0, cr0, [r0], #-0
    2448:	00000000 	andeq	r0, r0, r0
    244c:	00075c31 	andeq	r5, r7, r1, lsr ip
    2450:	3cd20200 	lfmcc	f0, 2, [r2], {0}
    2454:	1b000000 	blne	245c <ABORT_STACK_SIZE+0x205c>
    2458:	3000001c 	andcc	r0, r0, ip, lsl r0
    245c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2460:	043c2f00 	ldrteq	r2, [ip], #-3840	; 0xfffff100
    2464:	41020000 	mrsmi	r0, (UNDEF: 2)
    2468:	00001c3b 	andeq	r1, r0, fp, lsr ip
    246c:	00003c30 	andeq	r3, r0, r0, lsr ip
    2470:	00c93000 	sbceq	r3, r9, r0
    2474:	c9300000 	ldmdbgt	r0!, {}	; <UNPREDICTABLE>
    2478:	30000000 	andcc	r0, r0, r0
    247c:	000000c9 	andeq	r0, r0, r9, asr #1
    2480:	05423200 	strbeq	r3, [r2, #-512]	; 0xfffffe00
    2484:	71020000 	mrsvc	r0, (UNDEF: 2)
    2488:	0004fe32 	andeq	pc, r4, r2, lsr lr	; <UNPREDICTABLE>
    248c:	32720200 	rsbscc	r0, r2, #0, 4
    2490:	000005d1 	ldrdeq	r0, [r0], -r1
    2494:	6b329002 	blvs	ca64a4 <STACK_SIZE+0x4a64a4>
    2498:	02000007 	andeq	r0, r0, #7
    249c:	05b12f8f 	ldreq	r2, [r1, #3983]!	; 0xf8f
    24a0:	a0020000 	andge	r0, r2, r0
    24a4:	00001c68 	andeq	r1, r0, r8, ror #24
    24a8:	00003c30 	andeq	r3, r0, r0, lsr ip
    24ac:	7b320000 	blvc	c824b4 <STACK_SIZE+0x4824b4>
    24b0:	02000007 	andeq	r0, r0, #7
    24b4:	06183297 			; <UNDEFINED> instruction: 0x06183297
    24b8:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    24bc:	00026232 	andeq	r6, r2, r2, lsr r2
    24c0:	32b40200 	adcscc	r0, r4, #0, 4
    24c4:	00000447 	andeq	r0, r0, r7, asr #8
    24c8:	43329602 	teqmi	r2, #2097152	; 0x200000
    24cc:	02000006 	andeq	r0, r0, #6
    24d0:	073a32a8 	ldreq	r3, [sl, -r8, lsr #5]!
    24d4:	8d020000 	stchi	0, cr0, [r2, #-0]
    24d8:	0005f432 	andeq	pc, r5, r2, lsr r4	; <UNPREDICTABLE>
    24dc:	32950200 	addscc	r0, r5, #0, 4
    24e0:	0000058b 	andeq	r0, r0, fp, lsl #11
    24e4:	73338e02 	teqvc	r3, #2, 28
    24e8:	02000005 	andeq	r0, r0, #5
    24ec:	003c309b 	mlaseq	ip, fp, r0, r3
    24f0:	00000000 	andeq	r0, r0, r0
    24f4:	0000038c 	andeq	r0, r0, ip, lsl #7
    24f8:	04b60004 	ldrteq	r0, [r6], #4
    24fc:	01040000 	mrseq	r0, (UNDEF: 4)
    2500:	000002a5 	andeq	r0, r0, r5, lsr #5
    2504:	00088101 	andeq	r8, r8, r1, lsl #2
    2508:	00021900 	andeq	r1, r2, r0, lsl #18
    250c:	002b4000 	eoreq	r4, fp, r0
    2510:	00028040 	andeq	r8, r2, r0, asr #32
    2514:	00048b00 	andeq	r8, r4, r0, lsl #22
    2518:	06010200 	streq	r0, [r1], -r0, lsl #4
    251c:	0000013c 	andeq	r0, r0, ip, lsr r1
    2520:	3a080102 	bcc	202930 <IRQ_STACK_SIZE+0x1fa930>
    2524:	02000001 	andeq	r0, r0, #1
    2528:	00530502 	subseq	r0, r3, r2, lsl #10
    252c:	02020000 	andeq	r0, r2, #0
    2530:	0001f807 	andeq	pc, r1, r7, lsl #16
    2534:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    2538:	00746e69 	rsbseq	r6, r4, r9, ror #28
    253c:	73070402 	movwvc	r0, #29698	; 0x7402
    2540:	02000001 	andeq	r0, r0, #1
    2544:	00f70508 	rscseq	r0, r7, r8, lsl #10
    2548:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    254c:	00016907 	andeq	r6, r1, r7, lsl #18
    2550:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2554:	000000fc 	strdeq	r0, [r0], -ip
    2558:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
    255c:	02000000 	andeq	r0, r0, #0
    2560:	016e0704 	cmneq	lr, r4, lsl #14
    2564:	01020000 	mrseq	r0, (UNDEF: 2)
    2568:	00014308 	andeq	r4, r1, r8, lsl #6
    256c:	08a80400 	stmiaeq	r8!, {sl}
    2570:	15010000 	strne	r0, [r1, #-0]
    2574:	40002b40 	andmi	r2, r0, r0, asr #22
    2578:	00000018 	andeq	r0, r0, r8, lsl r0
    257c:	009d9c01 	addseq	r9, sp, r1, lsl #24
    2580:	65050000 	strvs	r0, [r5, #-0]
    2584:	1501006e 	strne	r0, [r1, #-110]	; 0xffffff92
    2588:	00000041 	andeq	r0, r0, r1, asr #32
    258c:	00002bee 	andeq	r2, r0, lr, ror #23
    2590:	08d90400 	ldmeq	r9, {sl}^
    2594:	1a010000 	bne	4259c <IRQ_STACK_SIZE+0x3a59c>
    2598:	40002b58 	andmi	r2, r0, r8, asr fp
    259c:	00000014 	andeq	r0, r0, r4, lsl r0
    25a0:	00cd9c01 	sbceq	r9, sp, r1, lsl #24
    25a4:	4d060000 	stcmi	0, cr0, [r6, #-0]
    25a8:	01000008 	tsteq	r0, r8
    25ac:	0000411a 	andeq	r4, r0, sl, lsl r1
    25b0:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
    25b4:	000000a8 	andeq	r0, r0, r8, lsr #1
    25b8:	00411a01 	subeq	r1, r1, r1, lsl #20
    25bc:	51010000 	mrspl	r0, (UNDEF: 1)
    25c0:	07a70400 	streq	r0, [r7, r0, lsl #8]!
    25c4:	1f010000 	svcne	0x00010000
    25c8:	40002b6c 	andmi	r2, r0, ip, ror #22
    25cc:	00000018 	andeq	r0, r0, r8, lsl r0
    25d0:	00ff9c01 	rscseq	r9, pc, r1, lsl #24
    25d4:	4d070000 	stcmi	0, cr0, [r7, #-0]
    25d8:	01000008 	tsteq	r0, r8
    25dc:	0000411f 	andeq	r4, r0, pc, lsl r1
    25e0:	002c0f00 	eoreq	r0, ip, r0, lsl #30
    25e4:	079b0600 	ldreq	r0, [fp, r0, lsl #12]
    25e8:	1f010000 	svcne	0x00010000
    25ec:	00000041 	andeq	r0, r0, r1, asr #32
    25f0:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    25f4:	00000853 	andeq	r0, r0, r3, asr r8
    25f8:	2b842401 	blcs	fe10b604 <IRQ_STACK_BASE+0xba10b604>
    25fc:	004c4000 	subeq	r4, ip, r0
    2600:	9c010000 	stcls	0, cr0, [r1], {-0}
    2604:	00000131 	andeq	r0, r0, r1, lsr r1
    2608:	00084d06 	andeq	r4, r8, r6, lsl #26
    260c:	41240100 	teqmi	r4, r0, lsl #2
    2610:	01000000 	mrseq	r0, (UNDEF: 0)
    2614:	08c60750 	stmiaeq	r6, {r4, r6, r8, r9, sl}^
    2618:	24010000 	strcs	r0, [r1], #-0
    261c:	00000041 	andeq	r0, r0, r1, asr #32
    2620:	00002c30 	andeq	r2, r0, r0, lsr ip
    2624:	08050400 	stmdaeq	r5, {sl}
    2628:	30010000 	andcc	r0, r1, r0
    262c:	40002bd0 	ldrdmi	r2, [r0], -r0
    2630:	0000004c 	andeq	r0, r0, ip, asr #32
    2634:	01639c01 	cmneq	r3, r1, lsl #24
    2638:	4d060000 	stcmi	0, cr0, [r6, #-0]
    263c:	01000008 	tsteq	r0, r8
    2640:	00004130 	andeq	r4, r0, r0, lsr r1
    2644:	07500100 	ldrbeq	r0, [r0, -r0, lsl #2]
    2648:	000008c6 	andeq	r0, r0, r6, asr #17
    264c:	00413001 	subeq	r3, r1, r1
    2650:	2c6a0000 	stclcs	0, cr0, [sl], #-0
    2654:	04000000 	streq	r0, [r0], #-0
    2658:	000007e1 	andeq	r0, r0, r1, ror #15
    265c:	2c1c3c01 	ldccs	12, cr3, [ip], {1}
    2660:	00844000 	addeq	r4, r4, r0
    2664:	9c010000 	stcls	0, cr0, [r1], {-0}
    2668:	000001a6 	andeq	r0, r0, r6, lsr #3
    266c:	00084d07 	andeq	r4, r8, r7, lsl #26
    2670:	413c0100 	teqmi	ip, r0, lsl #2
    2674:	a4000000 	strge	r0, [r0], #-0
    2678:	0700002c 	streq	r0, [r0, -ip, lsr #32]
    267c:	000008c6 	andeq	r0, r0, r6, asr #17
    2680:	00413c01 	subeq	r3, r1, r1, lsl #24
    2684:	2cde0000 	ldclcs	0, cr0, [lr], {0}
    2688:	9b070000 	blls	1c2690 <IRQ_STACK_SIZE+0x1ba690>
    268c:	01000007 	tsteq	r0, r7
    2690:	0000413c 	andeq	r4, r0, ip, lsr r1
    2694:	002d1800 	eoreq	r1, sp, r0, lsl #16
    2698:	1b040000 	blne	1026a0 <IRQ_STACK_SIZE+0xfa6a0>
    269c:	01000008 	tsteq	r0, r8
    26a0:	002ca048 	eoreq	sl, ip, r8, asr #32
    26a4:	00008c40 	andeq	r8, r0, r0, asr #24
    26a8:	e99c0100 	ldmib	ip, {r8}
    26ac:	07000001 	streq	r0, [r0, -r1]
    26b0:	0000084d 	andeq	r0, r0, sp, asr #16
    26b4:	00414801 	subeq	r4, r1, r1, lsl #16
    26b8:	2d520000 	ldclcs	0, cr0, [r2, #-0]
    26bc:	c6070000 	strgt	r0, [r7], -r0
    26c0:	01000008 	tsteq	r0, r8
    26c4:	00004148 	andeq	r4, r0, r8, asr #2
    26c8:	002d8c00 	eoreq	r8, sp, r0, lsl #24
    26cc:	08bf0700 	ldmeq	pc!, {r8, r9, sl}	; <UNPREDICTABLE>
    26d0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    26d4:	00000041 	andeq	r0, r0, r1, asr #32
    26d8:	00002dc6 	andeq	r2, r0, r6, asr #27
    26dc:	01b90400 			; <UNDEFINED> instruction: 0x01b90400
    26e0:	54010000 	strpl	r0, [r1], #-0
    26e4:	40002d2c 	andmi	r2, r0, ip, lsr #26
    26e8:	00000048 	andeq	r0, r0, r8, asr #32
    26ec:	021d9c01 	andseq	r9, sp, #256	; 0x100
    26f0:	4d070000 	stcmi	0, cr0, [r7, #-0]
    26f4:	01000008 	tsteq	r0, r8
    26f8:	00004154 	andeq	r4, r0, r4, asr r1
    26fc:	002e0000 	eoreq	r0, lr, r0
    2700:	08c60700 	stmiaeq	r6, {r8, r9, sl}^
    2704:	54010000 	strpl	r0, [r1], #-0
    2708:	00000041 	andeq	r0, r0, r1, asr #32
    270c:	00002e2c 	andeq	r2, r0, ip, lsr #28
    2710:	08680800 	stmdaeq	r8!, {fp}^
    2714:	60010000 	andvs	r0, r1, r0
    2718:	00000048 	andeq	r0, r0, r8, asr #32
    271c:	40002d74 	andmi	r2, r0, r4, ror sp
    2720:	0000001c 	andeq	r0, r0, ip, lsl r0
    2724:	02469c01 	subeq	r9, r6, #256	; 0x100
    2728:	4d070000 	stcmi	0, cr0, [r7, #-0]
    272c:	01000008 	tsteq	r0, r8
    2730:	00004160 	andeq	r4, r0, r0, ror #2
    2734:	002e6600 	eoreq	r6, lr, r0, lsl #12
    2738:	0b040000 	bleq	102740 <IRQ_STACK_SIZE+0xfa740>
    273c:	01000002 	tsteq	r0, r2
    2740:	002d9065 	eoreq	r9, sp, r5, rrx
    2744:	00001840 	andeq	r1, r0, r0, asr #16
    2748:	789c0100 	ldmvc	ip, {r8}
    274c:	07000002 	streq	r0, [r0, -r2]
    2750:	0000084d 	andeq	r0, r0, sp, asr #16
    2754:	00416501 	subeq	r6, r1, r1, lsl #10
    2758:	2e870000 	cdpcs	0, 8, cr0, cr7, cr0, {0}
    275c:	bd060000 	stclt	0, cr0, [r6, #-0]
    2760:	01000007 	tsteq	r0, r7
    2764:	00004165 	andeq	r4, r0, r5, ror #2
    2768:	00510100 	subseq	r0, r1, r0, lsl #2
    276c:	00089004 	andeq	r9, r8, r4
    2770:	a86a0100 	stmdage	sl!, {r8}^
    2774:	1840002d 	stmdane	r0, {r0, r2, r3, r5}^
    2778:	01000000 	mrseq	r0, (UNDEF: 0)
    277c:	0002b99c 	muleq	r2, ip, r9
    2780:	08cc0700 	stmiaeq	ip, {r8, r9, sl}^
    2784:	6a010000 	bvs	4278c <IRQ_STACK_SIZE+0x3a78c>
    2788:	00000041 	andeq	r0, r0, r1, asr #32
    278c:	00002ea8 	andeq	r2, r0, r8, lsr #29
    2790:	0008bf06 	andeq	fp, r8, r6, lsl #30
    2794:	416a0100 	cmnmi	sl, r0, lsl #2
    2798:	01000000 	mrseq	r0, (UNDEF: 0)
    279c:	08c60751 	stmiaeq	r6, {r0, r4, r6, r8, r9, sl}^
    27a0:	6a010000 	bvs	427a8 <IRQ_STACK_SIZE+0x3a7a8>
    27a4:	00000041 	andeq	r0, r0, r1, asr #32
    27a8:	00002ec9 	andeq	r2, r0, r9, asr #29
    27ac:	02c90900 	sbceq	r0, r9, #0, 18
    27b0:	02c90000 	sbceq	r0, r9, #0
    27b4:	640a0000 	strvs	r0, [sl], #-0
    27b8:	03000000 	movweq	r0, #0
    27bc:	cf040b00 	svcgt	0x00040b00
    27c0:	0c000002 	stceq	0, cr0, [r0], {2}
    27c4:	0000006b 	andeq	r0, r0, fp, rrx
    27c8:	0007c80d 	andeq	ip, r7, sp, lsl #16
    27cc:	b9030100 	stmdblt	r3, {r8}
    27d0:	05000002 	streq	r0, [r0, #-2]
    27d4:	0181b003 	orreq	fp, r1, r3
    27d8:	07cf0d40 	strbeq	r0, [pc, r0, asr #26]
    27dc:	05010000 	streq	r0, [r1, #-0]
    27e0:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    27e4:	81d00305 	bicshi	r0, r0, r5, lsl #6
    27e8:	780d4001 	stmdavc	sp, {r0, lr}
    27ec:	01000008 	tsteq	r0, r8
    27f0:	0002b906 	andeq	fp, r2, r6, lsl #18
    27f4:	e0030500 	and	r0, r3, r0, lsl #10
    27f8:	0d400181 	stfeqe	f0, [r0, #-516]	; 0xfffffdfc
    27fc:	00000887 	andeq	r0, r0, r7, lsl #17
    2800:	02b90801 	adcseq	r0, r9, #65536	; 0x10000
    2804:	03050000 	movweq	r0, #20480	; 0x5000
    2808:	400181f0 	strdmi	r8, [r1], -r0
    280c:	0007d80d 	andeq	sp, r7, sp, lsl #16
    2810:	b9090100 	stmdblt	r9, {r8}
    2814:	05000002 	streq	r0, [r0, #-2]
    2818:	01820003 	orreq	r0, r2, r3
    281c:	083c0d40 	ldmdaeq	ip!, {r6, r8, sl, fp}
    2820:	0b010000 	bleq	42828 <IRQ_STACK_SIZE+0x3a828>
    2824:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2828:	82200305 	eorhi	r0, r0, #335544320	; 0x14000000
    282c:	fc0d4001 	stc2	0, cr4, [sp], {1}
    2830:	01000007 	tsteq	r0, r7
    2834:	0002b90d 	andeq	fp, r2, sp, lsl #18
    2838:	30030500 	andcc	r0, r3, r0, lsl #10
    283c:	0d400182 	stfeqe	f0, [r0, #-520]	; 0xfffffdf8
    2840:	00000834 	andeq	r0, r0, r4, lsr r8
    2844:	02b90f01 	adcseq	r0, r9, #1, 30
    2848:	03050000 	movweq	r0, #20480	; 0x5000
    284c:	40018210 	andmi	r8, r1, r0, lsl r2
    2850:	0008a10d 	andeq	sl, r8, sp, lsl #2
    2854:	b9100100 	ldmdblt	r0, {r8}
    2858:	05000002 	streq	r0, [r0, #-2]
    285c:	0181c003 	orreq	ip, r1, r3
    2860:	08450d40 	stmdaeq	r5, {r6, r8, sl, fp}^
    2864:	12010000 	andne	r0, r1, #0
    2868:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    286c:	82500305 	subshi	r0, r0, #335544320	; 0x14000000
    2870:	a00d4001 	andge	r4, sp, r1
    2874:	01000007 	tsteq	r0, r7
    2878:	0002b913 	andeq	fp, r2, r3, lsl r9
    287c:	40030500 	andmi	r0, r3, r0, lsl #10
    2880:	00400182 	subeq	r0, r0, r2, lsl #3
    2884:	00001637 	andeq	r1, r0, r7, lsr r6
    2888:	05760004 	ldrbeq	r0, [r6, #-4]!
    288c:	01040000 	mrseq	r0, (UNDEF: 4)
    2890:	000002a5 	andeq	r0, r0, r5, lsr #5
    2894:	0009b201 	andeq	fp, r9, r1, lsl #4
    2898:	00021900 	andeq	r1, r2, r0, lsl #18
    289c:	002dc000 	eoreq	ip, sp, r0
    28a0:	001c3440 	andseq	r3, ip, r0, asr #8
    28a4:	00050000 	andeq	r0, r5, r0
    28a8:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    28ac:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28b0:	69050403 	stmdbvs	r5, {r0, r1, sl}
    28b4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    28b8:	013c0601 	teqeq	ip, r1, lsl #12
    28bc:	01020000 	mrseq	r0, (UNDEF: 2)
    28c0:	00013a08 	andeq	r3, r1, r8, lsl #20
    28c4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    28c8:	00000053 	andeq	r0, r0, r3, asr r0
    28cc:	f8070202 			; <UNDEFINED> instruction: 0xf8070202
    28d0:	02000001 	andeq	r0, r0, #1
    28d4:	01730704 	cmneq	r3, r4, lsl #14
    28d8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    28dc:	0000f705 	andeq	pc, r0, r5, lsl #14
    28e0:	07080200 	streq	r0, [r8, -r0, lsl #4]
    28e4:	00000169 	andeq	r0, r0, r9, ror #2
    28e8:	fc050402 	stc2	4, cr0, [r5], {2}
    28ec:	02000000 	andeq	r0, r0, #0
    28f0:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    28f4:	04040000 	streq	r0, [r4], #-0
    28f8:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
    28fc:	05000001 	streq	r0, [r0, #-1]
    2900:	00003a04 	andeq	r3, r0, r4, lsl #20
    2904:	87040500 	strhi	r0, [r4, -r0, lsl #10]
    2908:	02000000 	andeq	r0, r0, #0
    290c:	01430801 	cmpeq	r3, r1, lsl #16
    2910:	04050000 	streq	r0, [r5], #-0
    2914:	00000094 	muleq	r0, r4, r0
    2918:	00008706 	andeq	r8, r0, r6, lsl #14
    291c:	0a140700 	beq	504524 <IRQ_STACK_SIZE+0x4fc524>
    2920:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
    2924:	000000a4 	andeq	r0, r0, r4, lsr #1
    2928:	000b2908 	andeq	r2, fp, r8, lsl #18
    292c:	00080400 	andeq	r0, r8, r0, lsl #8
    2930:	000000bb 	strheq	r0, [r0], -fp
    2934:	000a9c09 	andeq	r9, sl, r9, lsl #24
    2938:	00007200 	andeq	r7, r0, r0, lsl #4
    293c:	07000000 	streq	r0, [r0, -r0]
    2940:	00000b2b 	andeq	r0, r0, fp, lsr #22
    2944:	00996202 	addseq	r6, r9, r2, lsl #4
    2948:	200a0000 	andcs	r0, sl, r0
    294c:	012f5c03 	teqeq	pc, r3, lsl #24
    2950:	a00b0000 	andge	r0, fp, r0
    2954:	0300000b 	movweq	r0, #11
    2958:	00004f5d 	andeq	r4, r0, sp, asr pc
    295c:	a50b0000 	strge	r0, [fp, #-0]
    2960:	0300000b 	movweq	r0, #11
    2964:	00004f5e 	andeq	r4, r0, lr, asr pc
    2968:	230b0400 	movwcs	r0, #46080	; 0xb400
    296c:	03000009 	movweq	r0, #9
    2970:	00004f5f 	andeq	r4, r0, pc, asr pc
    2974:	2b0b0800 	blcs	2c497c <IRQ_STACK_SIZE+0x2bc97c>
    2978:	03000009 	movweq	r0, #9
    297c:	00004f60 	andeq	r4, r0, r0, ror #30
    2980:	750b0c00 	strvc	r0, [fp, #-3072]	; 0xfffff400
    2984:	0300000a 	movweq	r0, #10
    2988:	00004f61 	andeq	r4, r0, r1, ror #30
    298c:	7d0b1000 	stcvc	0, cr1, [fp, #-0]
    2990:	0300000a 	movweq	r0, #10
    2994:	00004f62 	andeq	r4, r0, r2, ror #30
    2998:	a20b1400 	andge	r1, fp, #0, 8
    299c:	03000009 	movweq	r0, #9
    29a0:	00004f63 	andeq	r4, r0, r3, ror #30
    29a4:	420b1800 	andmi	r1, fp, #0, 16
    29a8:	0300000b 	movweq	r0, #11
    29ac:	00004f64 	andeq	r4, r0, r4, ror #30
    29b0:	07001c00 	streq	r1, [r0, -r0, lsl #24]
    29b4:	00000a23 	andeq	r0, r0, r3, lsr #20
    29b8:	00c66503 	sbceq	r6, r6, r3, lsl #10
    29bc:	a10c0000 	mrsge	r0, (UNDEF: 12)
    29c0:	0100000a 	tsteq	r0, sl
    29c4:	016401a2 	smultbeq	r4, r2, r1
    29c8:	780d0000 	stmdavc	sp, {}	; <UNPREDICTABLE>
    29cc:	2ca20100 	stfcss	f0, [r2]
    29d0:	0d000000 	stceq	0, cr0, [r0, #-0]
    29d4:	a2010079 	andge	r0, r1, #121	; 0x79
    29d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    29dc:	000b050e 	andeq	r0, fp, lr, lsl #10
    29e0:	48a20100 	stmiami	r2!, {r8}
    29e4:	00000000 	andeq	r0, r0, r0
    29e8:	00091e0f 	andeq	r1, r9, pc, lsl #28
    29ec:	01020100 	mrseq	r0, (UNDEF: 18)
    29f0:	00000025 	andeq	r0, r0, r5, lsr #32
    29f4:	00018203 	andeq	r8, r1, r3, lsl #4
    29f8:	0a851000 	beq	fe146a00 <IRQ_STACK_BASE+0xba146a00>
    29fc:	02010000 	andeq	r0, r1, #0
    2a00:	00002501 	andeq	r2, r0, r1, lsl #10
    2a04:	d7110000 	ldrle	r0, [r1, -r0]
    2a08:	0100000b 	tsteq	r0, fp
    2a0c:	6a010150 	bvs	42f54 <IRQ_STACK_SIZE+0x3af54>
    2a10:	12000002 	andne	r0, r0, #2
    2a14:	50010078 	andpl	r0, r1, r8, ror r0
    2a18:	00002c01 	andeq	r2, r0, r1, lsl #24
    2a1c:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2a20:	2c015001 	stccs	0, cr5, [r1], {1}
    2a24:	10000000 	andne	r0, r0, r0
    2a28:	00000b05 	andeq	r0, r0, r5, lsl #22
    2a2c:	2c015001 	stccs	0, cr5, [r1], {1}
    2a30:	10000000 	andne	r0, r0, r0
    2a34:	00000b03 	andeq	r0, r0, r3, lsl #22
    2a38:	2c015001 	stccs	0, cr5, [r1], {1}
    2a3c:	10000000 	andne	r0, r0, r0
    2a40:	00000a85 	andeq	r0, r0, r5, lsl #21
    2a44:	2c015001 	stccs	0, cr5, [r1], {1}
    2a48:	12000000 	andne	r0, r0, #0
    2a4c:	0100787a 	tsteq	r0, sl, ror r8
    2a50:	002c0150 	eoreq	r0, ip, r0, asr r1
    2a54:	7a120000 	bvc	482a5c <IRQ_STACK_SIZE+0x47aa5c>
    2a58:	50010079 	andpl	r0, r1, r9, ror r0
    2a5c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2a60:	0bab1300 	bleq	feac7668 <IRQ_STACK_BASE+0xbaac7668>
    2a64:	52010000 	andpl	r0, r1, #0
    2a68:	00004f01 	andeq	r4, r0, r1, lsl #30
    2a6c:	0a601300 	beq	1807674 <STACK_SIZE+0x1007674>
    2a70:	52010000 	andpl	r0, r1, #0
    2a74:	00004f01 	andeq	r4, r0, r1, lsl #30
    2a78:	09fe1300 	ldmibeq	lr!, {r8, r9, ip}^
    2a7c:	52010000 	andpl	r0, r1, #0
    2a80:	00004f01 	andeq	r4, r0, r1, lsl #30
    2a84:	0de51300 	stcleq	3, cr1, [r5]
    2a88:	53010000 	movwpl	r0, #4096	; 0x1000
    2a8c:	00004f01 	andeq	r4, r0, r1, lsl #30
    2a90:	0a031300 	beq	c7698 <IRQ_STACK_SIZE+0xbf698>
    2a94:	53010000 	movwpl	r0, #4096	; 0x1000
    2a98:	00004f01 	andeq	r4, r0, r1, lsl #30
    2a9c:	73781400 	cmnvc	r8, #0, 8
    2aa0:	01540100 	cmpeq	r4, r0, lsl #2
    2aa4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2aa8:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2aac:	3a015401 	bcc	57ab8 <IRQ_STACK_SIZE+0x4fab8>
    2ab0:	14000000 	strne	r0, [r0], #-0
    2ab4:	01007863 	tsteq	r0, r3, ror #16
    2ab8:	003a0154 	eorseq	r0, sl, r4, asr r1
    2abc:	63140000 	tstvs	r4, #0
    2ac0:	54010079 	strpl	r0, [r1], #-121	; 0xffffff87
    2ac4:	00003a01 	andeq	r3, r0, r1, lsl #20
    2ac8:	0b1b1300 	bleq	6c76d0 <IRQ_STACK_SIZE+0x6bf6d0>
    2acc:	55010000 	strpl	r0, [r1, #-0]
    2ad0:	00026a01 	andeq	r6, r2, r1, lsl #20
    2ad4:	09f51300 	ldmibeq	r5!, {r8, r9, ip}^
    2ad8:	56010000 	strpl	r0, [r1], -r0
    2adc:	00027a01 	andeq	r7, r2, r1, lsl #20
    2ae0:	0b201300 	bleq	8076e8 <STACK_SIZE+0x76e8>
    2ae4:	57010000 	strpl	r0, [r1, -r0]
    2ae8:	00002c01 	andeq	r2, r0, r1, lsl #24
    2aec:	3a150000 	bcc	542af4 <IRQ_STACK_SIZE+0x53aaf4>
    2af0:	7a000000 	bvc	2af8 <ABORT_STACK_SIZE+0x26f8>
    2af4:	16000002 	strne	r0, [r0], -r2
    2af8:	0000006b 	andeq	r0, r0, fp, rrx
    2afc:	3a15001f 	bcc	542b80 <IRQ_STACK_SIZE+0x53ab80>
    2b00:	8a000000 	bhi	2b08 <ABORT_STACK_SIZE+0x2708>
    2b04:	16000002 	strne	r0, [r0], -r2
    2b08:	0000006b 	andeq	r0, r0, fp, rrx
    2b0c:	63110007 	tstvs	r1, #7
    2b10:	0100000b 	tsteq	r0, fp
    2b14:	4e010199 	mcrmi	1, 0, r0, cr1, cr9, {4}
    2b18:	12000003 	andne	r0, r0, #3
    2b1c:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    2b20:	00002c01 	andeq	r2, r0, r1, lsl #24
    2b24:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2b28:	2c019901 	stccs	9, cr9, [r1], {1}
    2b2c:	10000000 	andne	r0, r0, r0
    2b30:	00000b05 	andeq	r0, r0, r5, lsl #22
    2b34:	2c019901 	stccs	9, cr9, [r1], {1}
    2b38:	10000000 	andne	r0, r0, r0
    2b3c:	00000b03 	andeq	r0, r0, r3, lsl #22
    2b40:	2c019901 	stccs	9, cr9, [r1], {1}
    2b44:	10000000 	andne	r0, r0, r0
    2b48:	00000a85 	andeq	r0, r0, r5, lsl #21
    2b4c:	2c019901 	stccs	9, cr9, [r1], {1}
    2b50:	12000000 	andne	r0, r0, #0
    2b54:	0100787a 	tsteq	r0, sl, ror r8
    2b58:	002c0199 	mlaeq	ip, r9, r1, r0
    2b5c:	7a120000 	bvc	482b64 <IRQ_STACK_SIZE+0x47ab64>
    2b60:	99010079 	stmdbls	r1, {r0, r3, r4, r5, r6}
    2b64:	00002c01 	andeq	r2, r0, r1, lsl #24
    2b68:	0de51300 	stcleq	3, cr1, [r5]
    2b6c:	9b010000 	blls	42b74 <IRQ_STACK_SIZE+0x3ab74>
    2b70:	00004f01 	andeq	r4, r0, r1, lsl #30
    2b74:	0a031300 	beq	c777c <IRQ_STACK_SIZE+0xbf77c>
    2b78:	9b010000 	blls	42b80 <IRQ_STACK_SIZE+0x3ab80>
    2b7c:	00004f01 	andeq	r4, r0, r1, lsl #30
    2b80:	73791400 	cmnvc	r9, #0, 8
    2b84:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2b88:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b8c:	00737814 	rsbseq	r7, r3, r4, lsl r8
    2b90:	3a019c01 	bcc	69b9c <IRQ_STACK_SIZE+0x61b9c>
    2b94:	14000000 	strne	r0, [r0], #-0
    2b98:	01007963 	tsteq	r0, r3, ror #18
    2b9c:	003a019c 	mlaseq	sl, ip, r1, r0
    2ba0:	63140000 	tstvs	r4, #0
    2ba4:	9c010078 	stcls	0, cr0, [r1], {120}	; 0x78
    2ba8:	00003a01 	andeq	r3, r0, r1, lsl #20
    2bac:	0b1b1300 	bleq	6c77b4 <IRQ_STACK_SIZE+0x6bf7b4>
    2bb0:	9d010000 	stcls	0, cr0, [r1, #-0]
    2bb4:	00026a01 	andeq	r6, r2, r1, lsl #20
    2bb8:	09f51300 	ldmibeq	r5!, {r8, r9, ip}^
    2bbc:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    2bc0:	00027a01 	andeq	r7, r2, r1, lsl #20
    2bc4:	0b201300 	bleq	8077cc <STACK_SIZE+0x77cc>
    2bc8:	9f010000 	svcls	0x00010000
    2bcc:	00002c01 	andeq	r2, r0, r1, lsl #24
    2bd0:	f2110000 	vhadd.s16	d0, d1, d0
    2bd4:	01000008 	tsteq	r0, r8
    2bd8:	b60101b4 			; <UNDEFINED> instruction: 0xb60101b4
    2bdc:	12000003 	andne	r0, r0, #3
    2be0:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    2be4:	00002c01 	andeq	r2, r0, r1, lsl #24
    2be8:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2bec:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2bf0:	10000000 	andne	r0, r0, r0
    2bf4:	00000b05 	andeq	r0, r0, r5, lsl #22
    2bf8:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2bfc:	10000000 	andne	r0, r0, r0
    2c00:	00000b03 	andeq	r0, r0, r3, lsl #22
    2c04:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2c08:	12000000 	andne	r0, r0, #0
    2c0c:	00727473 	rsbseq	r7, r2, r3, ror r4
    2c10:	8101b401 	tsthi	r1, r1, lsl #8
    2c14:	12000000 	andne	r0, r0, #0
    2c18:	0100787a 	tsteq	r0, sl, ror r8
    2c1c:	002c01b4 	strhteq	r0, [ip], -r4
    2c20:	7a120000 	bvc	482c28 <IRQ_STACK_SIZE+0x47ac28>
    2c24:	b4010079 	strlt	r0, [r1], #-121	; 0xffffff87
    2c28:	00002c01 	andeq	r2, r0, r1, lsl #24
    2c2c:	0a851300 	beq	fe147834 <IRQ_STACK_BASE+0xba147834>
    2c30:	b6010000 	strlt	r0, [r1], -r0
    2c34:	00004f01 	andeq	r4, r0, r1, lsl #30
    2c38:	af110000 	svcge	0x00110000
    2c3c:	0100000a 	tsteq	r0, sl
    2c40:	2a010212 	bcs	43490 <IRQ_STACK_SIZE+0x3b490>
    2c44:	12000004 	andne	r0, r0, #4
    2c48:	12010078 	andne	r0, r1, #120	; 0x78
    2c4c:	00002c02 	andeq	r2, r0, r2, lsl #24
    2c50:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2c54:	2c021201 	sfmcs	f1, 4, [r2], {1}
    2c58:	10000000 	andne	r0, r0, r0
    2c5c:	00000b05 	andeq	r0, r0, r5, lsl #22
    2c60:	2c021201 	sfmcs	f1, 4, [r2], {1}
    2c64:	10000000 	andne	r0, r0, r0
    2c68:	00000b03 	andeq	r0, r0, r3, lsl #22
    2c6c:	2c021201 	sfmcs	f1, 4, [r2], {1}
    2c70:	12000000 	andne	r0, r0, #0
    2c74:	0100787a 	tsteq	r0, sl, ror r8
    2c78:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2c7c:	7a120000 	bvc	482c84 <IRQ_STACK_SIZE+0x47ac84>
    2c80:	12010079 	andne	r0, r1, #121	; 0x79
    2c84:	00002c02 	andeq	r2, r0, r2, lsl #24
    2c88:	6d661200 	sfmvs	f1, 2, [r6, #-0]
    2c8c:	12010074 	andne	r0, r1, #116	; 0x74
    2c90:	00008102 	andeq	r8, r0, r2, lsl #2
    2c94:	61141700 	tstvs	r4, r0, lsl #14
    2c98:	14010070 	strne	r0, [r1], #-112	; 0xffffff90
    2c9c:	0000bb02 	andeq	fp, r0, r2, lsl #22
    2ca0:	0a671300 	beq	19c78a8 <STACK_SIZE+0x11c78a8>
    2ca4:	15010000 	strne	r0, [r1, #-0]
    2ca8:	00042a02 	andeq	r2, r4, r2, lsl #20
    2cac:	87150000 	ldrhi	r0, [r5, -r0]
    2cb0:	3a000000 	bcc	2cb8 <ABORT_STACK_SIZE+0x28b8>
    2cb4:	16000004 	strne	r0, [r0], -r4
    2cb8:	0000006b 	andeq	r0, r0, fp, rrx
    2cbc:	b61800ff 			; <UNDEFINED> instruction: 0xb61800ff
    2cc0:	c0000003 	andgt	r0, r0, r3
    2cc4:	c440002d 	strbgt	r0, [r0], #-45	; 0xffffffd3
    2cc8:	01000007 	tsteq	r0, r7
    2ccc:	00072c9c 	muleq	r7, ip, ip
    2cd0:	03c31900 	biceq	r1, r3, #0, 18
    2cd4:	2eea0000 	cdpcs	0, 14, cr0, cr10, cr0, {0}
    2cd8:	cd190000 	ldcgt	0, cr0, [r9, #-0]
    2cdc:	0b000003 	bleq	2cf0 <ABORT_STACK_SIZE+0x28f0>
    2ce0:	1900002f 	stmdbne	r0, {r0, r1, r2, r3, r5}
    2ce4:	000003d7 	ldrdeq	r0, [r0], -r7
    2ce8:	00002f2c 	andeq	r2, r0, ip, lsr #30
    2cec:	0003e319 	andeq	lr, r3, r9, lsl r3
    2cf0:	002f4d00 	eoreq	r4, pc, r0, lsl #26
    2cf4:	03ef1900 	mvneq	r1, #0, 18
    2cf8:	2f6e0000 	svccs	0x006e0000
    2cfc:	fa1a0000 	blx	682d04 <IRQ_STACK_SIZE+0x67ad04>
    2d00:	02000003 	andeq	r0, r0, #3
    2d04:	051a0491 	ldreq	r0, [sl, #-1169]	; 0xfffffb6f
    2d08:	02000004 	andeq	r0, r0, #4
    2d0c:	1b170891 	blne	5c4f58 <IRQ_STACK_SIZE+0x5bcf58>
    2d10:	00000412 	andeq	r0, r0, r2, lsl r4
    2d14:	7da49103 	stfvcd	f1, [r4, #12]!
    2d18:	00041d1b 	andeq	r1, r4, fp, lsl sp
    2d1c:	d0910300 	addsle	r0, r1, r0, lsl #6
    2d20:	04051a7d 	streq	r1, [r5], #-2685	; 0xfffff583
    2d24:	03060000 	movweq	r0, #24576	; 0x6000
    2d28:	40017eec 	andmi	r7, r1, ip, ror #29
    2d2c:	03fa1c9f 	mvnseq	r1, #40704	; 0x9f00
    2d30:	1c030000 	stcne	0, cr0, [r3], {-0}
    2d34:	000003ef 	andeq	r0, r0, pc, ror #7
    2d38:	03e31c03 	mvneq	r1, #768	; 0x300
    2d3c:	1d000000 	stcne	0, cr0, [r0, #-0]
    2d40:	000003d7 	ldrdeq	r0, [r0], -r7
    2d44:	cd1cffff 	ldcgt	15, cr15, [ip, #-1020]	; 0xfffffc04
    2d48:	00000003 	andeq	r0, r0, r3
    2d4c:	0003c31c 	andeq	ip, r3, ip, lsl r3
    2d50:	4e1e0000 	cdpmi	0, 1, cr0, cr14, cr0, {0}
    2d54:	dc000003 	stcle	0, cr0, [r0], {3}
    2d58:	c840002d 	stmdagt	r0, {r0, r2, r3, r5}^
    2d5c:	0100000a 	tsteq	r0, sl
    2d60:	070c0219 	smladeq	ip, r9, r2, r0
    2d64:	5b190000 	blpl	642d6c <IRQ_STACK_SIZE+0x63ad6c>
    2d68:	9a000003 	bls	2d7c <ABORT_STACK_SIZE+0x297c>
    2d6c:	1c00002f 	stcne	0, cr0, [r0], {47}	; 0x2f
    2d70:	00000365 	andeq	r0, r0, r5, ror #6
    2d74:	036f1d00 	cmneq	pc, #0, 26
    2d78:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    2d7c:	00037b1c 	andeq	r7, r3, ip, lsl fp
    2d80:	931c0000 	tstls	ip, #0
    2d84:	03000003 	movweq	r0, #3
    2d88:	00039e1c 	andeq	r9, r3, ip, lsl lr
    2d8c:	87190300 	ldrhi	r0, [r9, -r0, lsl #6]
    2d90:	eb000003 	bl	2da4 <ABORT_STACK_SIZE+0x29a4>
    2d94:	1f00002f 	svcne	0x0000002f
    2d98:	00000ac8 	andeq	r0, r0, r8, asr #21
    2d9c:	0003a920 	andeq	sl, r3, r0, lsr #18
    2da0:	00306900 	eorseq	r6, r0, r0, lsl #18
    2da4:	01821e00 	orreq	r1, r2, r0, lsl #28
    2da8:	2ddc0000 	ldclcs	0, cr0, [ip]
    2dac:	0b004000 	bleq	12db4 <IRQ_STACK_SIZE+0xadb4>
    2db0:	bf010000 	svclt	0x00010000
    2db4:	00063f01 	andeq	r3, r6, r1, lsl #30
    2db8:	01991900 	orrseq	r1, r9, r0, lsl #18
    2dbc:	30b30000 	adcscc	r0, r3, r0
    2dc0:	a3190000 	tstge	r9, #0
    2dc4:	d3000001 	movwle	r0, #1
    2dc8:	19000030 	stmdbne	r0, {r4, r5}
    2dcc:	000001af 	andeq	r0, r0, pc, lsr #3
    2dd0:	000030b3 	strheq	r3, [r0], -r3	; <UNPREDICTABLE>
    2dd4:	0001c719 	andeq	ip, r1, r9, lsl r7
    2dd8:	0030f700 	eorseq	pc, r0, r0, lsl #14
    2ddc:	01d21900 	bicseq	r1, r2, r0, lsl #18
    2de0:	30f70000 	rscscc	r0, r7, r0
    2de4:	bb190000 	bllt	642dec <IRQ_STACK_SIZE+0x63adec>
    2de8:	17000001 	strne	r0, [r0, -r1]
    2dec:	19000031 	stmdbne	r0, {r0, r4, r5}
    2df0:	0000018f 	andeq	r0, r0, pc, lsl #3
    2df4:	00003147 	andeq	r3, r0, r7, asr #2
    2df8:	000b001f 	andeq	r0, fp, pc, lsl r0
    2dfc:	01dd2000 	bicseq	r2, sp, r0
    2e00:	31690000 	cmncc	r9, r0
    2e04:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    2e08:	a1000001 	tstge	r0, r1
    2e0c:	20000031 	andcs	r0, r0, r1, lsr r0
    2e10:	000001f5 	strdeq	r0, [r0], -r5
    2e14:	000031d9 	ldrdeq	r3, [r0], -r9
    2e18:	00020120 	andeq	r0, r2, r0, lsr #2
    2e1c:	00320100 	eorseq	r0, r2, r0, lsl #2
    2e20:	020d2000 	andeq	r2, sp, #0
    2e24:	326f0000 	rsbcc	r0, pc, #0
    2e28:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    2e2c:	8f000002 	svchi	0x00000002
    2e30:	20000032 	andcs	r0, r0, r2, lsr r0
    2e34:	00000224 	andeq	r0, r0, r4, lsr #4
    2e38:	000032cd 	andeq	r3, r0, sp, asr #5
    2e3c:	00022f20 	andeq	r2, r2, r0, lsr #30
    2e40:	0032e100 	eorseq	lr, r2, r0, lsl #2
    2e44:	023a2000 	eorseq	r2, sl, #0
    2e48:	33cd0000 	biccc	r0, sp, #0
    2e4c:	451b0000 	ldrmi	r0, [fp, #-0]
    2e50:	03000002 	movweq	r0, #2
    2e54:	1b7db091 	blne	1f6f0a0 <STACK_SIZE+0x176f0a0>
    2e58:	00000251 	andeq	r0, r0, r1, asr r2
    2e5c:	7da89103 	stfvcd	f1, [r8, #12]!
    2e60:	00025d21 	andeq	r5, r2, r1, lsr #26
    2e64:	013a1e00 	teqeq	sl, r0, lsl #28
    2e68:	30080000 	andcc	r0, r8, r0
    2e6c:	0b384000 	bleq	e12e74 <STACK_SIZE+0x612e74>
    2e70:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2e74:	00061101 	andeq	r1, r6, r1, lsl #2
    2e78:	01581900 	cmpeq	r8, r0, lsl #18
    2e7c:	34290000 	strtcc	r0, [r9], #-0
    2e80:	4f190000 	svcmi	0x00190000
    2e84:	58000001 	stmdapl	r0, {r0}
    2e88:	19000034 	stmdbne	r0, {r2, r4, r5}
    2e8c:	00000146 	andeq	r0, r0, r6, asr #2
    2e90:	00003492 	muleq	r0, r2, r4
    2e94:	013a2200 	teqeq	sl, r0, lsl #4
    2e98:	31780000 	cmncc	r8, r0
    2e9c:	01084000 	mrseq	r4, (UNDEF: 8)
    2ea0:	92010000 	andls	r0, r1, #0
    2ea4:	01581901 	cmpeq	r8, r1, lsl #18
    2ea8:	351c0000 	ldrcc	r0, [ip, #-0]
    2eac:	4f190000 	svcmi	0x00190000
    2eb0:	2f000001 	svccs	0x00000001
    2eb4:	19000035 	stmdbne	r0, {r0, r2, r4, r5}
    2eb8:	00000146 	andeq	r0, r0, r6, asr #2
    2ebc:	00003569 	andeq	r3, r0, r9, ror #10
    2ec0:	23000000 	movwcs	r0, #0
    2ec4:	0000028a 	andeq	r0, r0, sl, lsl #5
    2ec8:	40002e08 	andmi	r2, r0, r8, lsl #28
    2ecc:	00000b60 	andeq	r0, r0, r0, ror #22
    2ed0:	1901c401 	stmdbne	r1, {r0, sl, lr, pc}
    2ed4:	000002a1 	andeq	r0, r0, r1, lsr #5
    2ed8:	000035d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    2edc:	0002ab19 	andeq	sl, r2, r9, lsl fp
    2ee0:	0035e700 	eorseq	lr, r5, r0, lsl #14
    2ee4:	02b71900 	adcseq	r1, r7, #0, 18
    2ee8:	35d30000 	ldrbcc	r0, [r3]
    2eec:	cf190000 	svcgt	0x00190000
    2ef0:	fd000002 	stc2	0, cr0, [r0, #-8]
    2ef4:	19000035 	stmdbne	r0, {r0, r2, r4, r5}
    2ef8:	000002da 	ldrdeq	r0, [r0], -sl
    2efc:	000035fd 	strdeq	r3, [r0], -sp
    2f00:	0002c319 	andeq	ip, r2, r9, lsl r3
    2f04:	00361100 	eorseq	r1, r6, r0, lsl #2
    2f08:	02971900 	addseq	r1, r7, #0, 18
    2f0c:	36240000 	strtcc	r0, [r4], -r0
    2f10:	601f0000 	andsvs	r0, pc, r0
    2f14:	2100000b 	tstcs	r0, fp
    2f18:	000002e5 	andeq	r0, r0, r5, ror #5
    2f1c:	0002f120 	andeq	pc, r2, r0, lsr #2
    2f20:	00364a00 	eorseq	r4, r6, r0, lsl #20
    2f24:	02fd2000 	rscseq	r2, sp, #0
    2f28:	365e0000 	ldrbcc	r0, [lr], -r0
    2f2c:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    2f30:	90000003 	andls	r0, r0, r3
    2f34:	20000036 	andcs	r0, r0, r6, lsr r0
    2f38:	00000313 	andeq	r0, r0, r3, lsl r3
    2f3c:	000036da 	ldrdeq	r3, [r0], -sl
    2f40:	00031e20 	andeq	r1, r3, r0, lsr #28
    2f44:	00371200 	eorseq	r1, r7, r0, lsl #4
    2f48:	03291b00 	teqeq	r9, #0, 22
    2f4c:	91030000 	mrsls	r0, (UNDEF: 3)
    2f50:	351b7db0 	ldrcc	r7, [fp, #-3504]	; 0xfffff250
    2f54:	03000003 	movweq	r0, #3
    2f58:	217da891 			; <UNDEFINED> instruction: 0x217da891
    2f5c:	00000341 	andeq	r0, r0, r1, asr #6
    2f60:	00013a23 	andeq	r3, r1, r3, lsr #20
    2f64:	00337000 	eorseq	r7, r3, r0
    2f68:	000b8040 	andeq	r8, fp, r0, asr #32
    2f6c:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    2f70:	00015819 	andeq	r5, r1, r9, lsl r8
    2f74:	00379200 	eorseq	r9, r7, r0, lsl #4
    2f78:	014f1900 	cmpeq	pc, r0, lsl #18
    2f7c:	37a50000 	strcc	r0, [r5, r0]!
    2f80:	46190000 	ldrmi	r0, [r9], -r0
    2f84:	ec000001 	stc	0, cr0, [r0], {1}
    2f88:	00000037 	andeq	r0, r0, r7, lsr r0
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	002e0024 	eoreq	r0, lr, r4, lsr #32
    2f94:	00160d40 	andseq	r0, r6, r0, asr #26
    2f98:	52012500 	andpl	r2, r1, #0, 10
    2f9c:	250c9102 	strcs	r9, [ip, #-258]	; 0xfffffefe
    2fa0:	03055101 	movweq	r5, #20737	; 0x5101
    2fa4:	40017eec 	andmi	r7, r1, ip, ror #29
    2fa8:	02500125 	subseq	r0, r0, #1073741833	; 0x40000009
    2fac:	00000074 	andeq	r0, r0, r4, ror r0
    2fb0:	000b7726 	andeq	r7, fp, r6, lsr #14
    2fb4:	843a0100 	ldrthi	r0, [sl], #-256	; 0xffffff00
    2fb8:	04400035 	strbeq	r0, [r0], #-53	; 0xffffffcb
    2fbc:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc0:	00075a9c 	muleq	r7, ip, sl
    2fc4:	0a0f2700 	beq	3ccbcc <IRQ_STACK_SIZE+0x3c4bcc>
    2fc8:	3a010000 	bcc	42fd0 <IRQ_STACK_SIZE+0x3afd0>
    2fcc:	00000074 	andeq	r0, r0, r4, ror r0
    2fd0:	71285001 	teqvc	r8, r1
    2fd4:	0100000b 	tsteq	r0, fp
    2fd8:	0000743c 	andeq	r7, r0, ip, lsr r4
    2fdc:	47290000 	strmi	r0, [r9, -r0]!
    2fe0:	0100000a 	tsteq	r0, sl
    2fe4:	5a2a0143 	bpl	a834f8 <STACK_SIZE+0x2834f8>
    2fe8:	88000007 	stmdahi	r0, {r0, r1, r2}
    2fec:	68400035 	stmdavs	r0, {r0, r2, r4, r5}^
    2ff0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ff4:	0a8a269c 	beq	fe28ca6c <IRQ_STACK_BASE+0xba28ca6c>
    2ff8:	4f010000 	svcmi	0x00010000
    2ffc:	400035f0 	strdmi	r3, [r0], -r0
    3000:	000001c8 	andeq	r0, r0, r8, asr #3
    3004:	07969c01 	ldreq	r9, [r6, r1, lsl #24]
    3008:	5a2b0000 	bpl	ac3010 <STACK_SIZE+0x2c3010>
    300c:	f0000007 			; <UNDEFINED> instruction: 0xf0000007
    3010:	b0400035 	sublt	r0, r0, r5, lsr r0
    3014:	0100000b 	tsteq	r0, fp
    3018:	38260051 	stmdacc	r6!, {r0, r4, r6}
    301c:	01000009 	tsteq	r0, r9
    3020:	0037b87c 	eorseq	fp, r7, ip, ror r8
    3024:	00017c40 	andeq	r7, r1, r0, asr #24
    3028:	f39c0100 	vaddw.u16	q0, q6, d0
    302c:	2c000007 	stccs	0, cr0, [r0], {7}
    3030:	01006469 	tsteq	r0, r9, ror #8
    3034:	00002c7c 	andeq	r2, r0, ip, ror ip
    3038:	00385600 	eorseq	r5, r8, r0, lsl #12
    303c:	6e652d00 	cdpvs	13, 6, cr2, cr5, cr0, {0}
    3040:	2c7c0100 	ldfcse	f0, [ip], #-0
    3044:	01000000 	mrseq	r0, (UNDEF: 0)
    3048:	0b132e51 	bleq	4ce994 <IRQ_STACK_SIZE+0x4c6994>
    304c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    3050:	0000002c 	andeq	r0, r0, ip, lsr #32
    3054:	000038a2 	andeq	r3, r0, r2, lsr #17
    3058:	000a562e 	andeq	r5, sl, lr, lsr #12
    305c:	2c7f0100 	ldfcse	f0, [pc], #-0	; 3064 <ABORT_STACK_SIZE+0x2c64>
    3060:	c0000000 	andgt	r0, r0, r0
    3064:	2e000038 	mcrcs	0, 0, r0, cr0, cr8, {1}
    3068:	00000a2f 	andeq	r0, r0, pc, lsr #20
    306c:	002c8001 	eoreq	r8, ip, r1
    3070:	38d40000 	ldmcc	r4, {}^	; <UNPREDICTABLE>
    3074:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3078:	0000013a 	andeq	r0, r0, sl, lsr r1
    307c:	40003934 	andmi	r3, r0, r4, lsr r9
    3080:	00000030 	andeq	r0, r0, r0, lsr r0
    3084:	081e9c01 	ldmdaeq	lr, {r0, sl, fp, ip, pc}
    3088:	461a0000 	ldrmi	r0, [sl], -r0
    308c:	01000001 	tsteq	r0, r1
    3090:	014f1950 	cmpeq	pc, r0, asr r9	; <UNPREDICTABLE>
    3094:	38f20000 	ldmcc	r2!, {}^	; <UNPREDICTABLE>
    3098:	581a0000 	ldmdapl	sl, {}	; <UNPREDICTABLE>
    309c:	01000001 	tsteq	r0, r1
    30a0:	852f0052 	strhi	r0, [pc, #-82]!	; 3056 <ABORT_STACK_SIZE+0x2c56>
    30a4:	01000009 	tsteq	r0, r9
    30a8:	00004fa7 	andeq	r4, r0, r7, lsr #31
    30ac:	00396400 	eorseq	r6, r9, r0, lsl #8
    30b0:	00002840 	andeq	r2, r0, r0, asr #16
    30b4:	529c0100 	addspl	r0, ip, #0, 2
    30b8:	2c000008 	stccs	0, cr0, [r0], {8}
    30bc:	a7010078 	smlsdxge	r1, r8, r0, r0
    30c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    30c4:	00003913 	andeq	r3, r0, r3, lsl r9
    30c8:	0100792c 	tsteq	r0, ip, lsr #18
    30cc:	00002ca7 	andeq	r2, r0, r7, lsr #25
    30d0:	00393400 	eorseq	r3, r9, r0, lsl #8
    30d4:	ba2f0000 	blt	bc30dc <STACK_SIZE+0x3c30dc>
    30d8:	0100000b 	tsteq	r0, fp
    30dc:	000072ac 	andeq	r7, r0, ip, lsr #5
    30e0:	00398c00 	eorseq	r8, r9, r0, lsl #24
    30e4:	00002440 	andeq	r2, r0, r0, asr #8
    30e8:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    30ec:	2c000008 	stccs	0, cr0, [r0], {8}
    30f0:	ac010078 	stcge	0, cr0, [r1], {120}	; 0x78
    30f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    30f8:	00003955 	andeq	r3, r0, r5, asr r9
    30fc:	0100792d 	tsteq	r0, sp, lsr #18
    3100:	00002cac 	andeq	r2, r0, ip, lsr #25
    3104:	00510100 	subseq	r0, r1, r0, lsl #2
    3108:	00090f26 	andeq	r0, r9, r6, lsr #30
    310c:	b0b10100 	adcslt	r0, r1, r0, lsl #2
    3110:	88400039 	stmdahi	r0, {r0, r3, r4, r5}^
    3114:	01000000 	mrseq	r0, (UNDEF: 0)
    3118:	0008db9c 	muleq	r8, ip, fp
    311c:	00783000 	rsbseq	r3, r8, r0
    3120:	002cb301 	eoreq	fp, ip, r1, lsl #6
    3124:	39760000 	ldmdbcc	r6!, {}^	; <UNPREDICTABLE>
    3128:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    312c:	2cb30100 	ldfcss	f0, [r3]
    3130:	95000000 	strls	r0, [r0, #-0]
    3134:	31000039 	tstcc	r0, r9, lsr r0
    3138:	0000013a 	andeq	r0, r0, sl, lsr r1
    313c:	400039f0 	strdmi	r3, [r0], -r0
    3140:	00000bd8 	ldrdeq	r0, [r0], -r8
    3144:	5819b901 	ldmdapl	r9, {r0, r8, fp, ip, sp, pc}
    3148:	b4000001 	strlt	r0, [r0], #-1
    314c:	32000039 	andcc	r0, r0, #57	; 0x39
    3150:	0000014f 	andeq	r0, r0, pc, asr #2
    3154:	00014619 	andeq	r4, r1, r9, lsl r6
    3158:	0039c800 	eorseq	ip, r9, r0, lsl #16
    315c:	26000000 	strcs	r0, [r0], -r0
    3160:	00000945 	andeq	r0, r0, r5, asr #18
    3164:	3a38be01 	bcc	e32970 <STACK_SIZE+0x632970>
    3168:	00884000 	addeq	r4, r8, r0
    316c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3170:	0000093d 	andeq	r0, r0, sp, lsr r9
    3174:	000b0533 	andeq	r0, fp, r3, lsr r5
    3178:	2cbe0100 	ldfcss	f0, [lr]
    317c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    3180:	30000039 	andcc	r0, r0, r9, lsr r0
    3184:	c0010078 	andgt	r0, r1, r8, ror r0
    3188:	0000002c 	andeq	r0, r0, ip, lsr #32
    318c:	00003a09 	andeq	r3, r0, r9, lsl #20
    3190:	01007930 	tsteq	r0, r0, lsr r9
    3194:	00002cc0 	andeq	r2, r0, r0, asr #25
    3198:	003a2800 	eorseq	r2, sl, r0, lsl #16
    319c:	013a3100 	teqeq	sl, r0, lsl #2
    31a0:	3a780000 	bcc	1e031a8 <STACK_SIZE+0x16031a8>
    31a4:	0bf04000 	bleq	ffc131ac <IRQ_STACK_BASE+0xbbc131ac>
    31a8:	c6010000 	strgt	r0, [r1], -r0
    31ac:	00015832 	andeq	r5, r1, r2, lsr r8
    31b0:	014f3200 	mrseq	r3, (UNDEF: 111)
    31b4:	46190000 	ldrmi	r0, [r9], -r0
    31b8:	47000001 	strmi	r0, [r0, -r1]
    31bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    31c0:	0aba2600 	beq	fee8c9c8 <IRQ_STACK_BASE+0xbae8c9c8>
    31c4:	cb010000 	blgt	431cc <IRQ_STACK_SIZE+0x3b1cc>
    31c8:	40003ac0 	andmi	r3, r0, r0, asr #21
    31cc:	00000014 	andeq	r0, r0, r4, lsl r0
    31d0:	09759c01 	ldmdbeq	r5!, {r0, sl, fp, ip, pc}^
    31d4:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    31d8:	75cb0100 	strbvc	r0, [fp, #256]	; 0x100
    31dc:	01000009 	tsteq	r0, r9
    31e0:	00792d50 	rsbseq	r2, r9, r0, asr sp
    31e4:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    31e8:	51010000 	mrspl	r0, (UNDEF: 1)
    31ec:	0070662d 	rsbseq	r6, r0, sp, lsr #12
    31f0:	097bcb01 	ldmdbeq	fp!, {r0, r8, r9, fp, lr, pc}^
    31f4:	52010000 	andpl	r0, r1, #0
    31f8:	2c040500 	cfstr32cs	mvfx0, [r4], {-0}
    31fc:	05000000 	streq	r0, [r0, #-0]
    3200:	00098104 	andeq	r8, r9, r4, lsl #2
    3204:	00480600 	subeq	r0, r8, r0, lsl #12
    3208:	e3260000 	teq	r6, #0
    320c:	01000009 	tsteq	r0, r9
    3210:	003ad4d1 	ldrsbteq	sp, [sl], -r1
    3214:	0000a440 	andeq	sl, r0, r0, asr #8
    3218:	239c0100 	orrscs	r0, ip, #0, 2
    321c:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    3220:	d1010078 	tstle	r1, r8, ror r0
    3224:	0000002c 	andeq	r0, r0, ip, lsr #32
    3228:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    322c:	2cd10100 	ldfcse	f0, [r1], {0}
    3230:	67000000 	strvs	r0, [r0, -r0]
    3234:	2c00003a 	stccs	0, cr0, [r0], {58}	; 0x3a
    3238:	01007066 	tsteq	r0, r6, rrx
    323c:	00097bd1 	ldrdeq	r7, [r9], -r1
    3240:	003a8600 	eorseq	r8, sl, r0, lsl #12
    3244:	0a342e00 	beq	d0ea4c <STACK_SIZE+0x50ea4c>
    3248:	d3010000 	movwle	r0, #4096	; 0x1000
    324c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3250:	00003aa7 	andeq	r3, r0, r7, lsr #21
    3254:	000acb2e 	andeq	ip, sl, lr, lsr #22
    3258:	2cd30100 	ldfcse	f0, [r3], {0}
    325c:	ba000000 	blt	3264 <ABORT_STACK_SIZE+0x2e64>
    3260:	3000003a 	andcc	r0, r0, sl, lsr r0
    3264:	01007878 	tsteq	r0, r8, ror r8
    3268:	00002cd4 	ldrdeq	r2, [r0], -r4
    326c:	003acd00 	eorseq	ip, sl, r0, lsl #26
    3270:	79793000 	ldmdbvc	r9!, {ip, sp}^
    3274:	2cd40100 	ldfcse	f0, [r4], {0}
    3278:	ec000000 	stc	0, cr0, [r0], {-0}
    327c:	3100003a 	tstcc	r0, sl, lsr r0
    3280:	0000013a 	andeq	r0, r0, sl, lsr r1
    3284:	40003b20 	andmi	r3, r0, r0, lsr #22
    3288:	00000c08 	andeq	r0, r0, r8, lsl #24
    328c:	5819da01 	ldmdapl	r9, {r0, r9, fp, ip, lr, pc}
    3290:	0b000001 	bleq	329c <ABORT_STACK_SIZE+0x2e9c>
    3294:	3200003b 	andcc	r0, r0, #59	; 0x3b
    3298:	0000014f 	andeq	r0, r0, pc, asr #2
    329c:	00014619 	andeq	r4, r1, r9, lsl r6
    32a0:	003b3600 	eorseq	r3, fp, r0, lsl #12
    32a4:	26000000 	strcs	r0, [r0], -r0
    32a8:	00000993 	muleq	r0, r3, r9
    32ac:	3b78df01 	blcc	1e3aeb8 <STACK_SIZE+0x163aeb8>
    32b0:	008c4000 	addeq	r4, ip, r0
    32b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    32b8:	00000ac3 	andeq	r0, r0, r3, asr #21
    32bc:	0100782d 	tsteq	r0, sp, lsr #16
    32c0:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    32c4:	2c500100 	ldfcse	f0, [r0], {-0}
    32c8:	df010079 	svcle	0x00010079
    32cc:	0000002c 	andeq	r0, r0, ip, lsr #32
    32d0:	00003b5b 	andeq	r3, r0, fp, asr fp
    32d4:	0070662c 	rsbseq	r6, r0, ip, lsr #12
    32d8:	097bdf01 	ldmdbeq	fp!, {r0, r8, r9, sl, fp, ip, lr, pc}^
    32dc:	3b7c0000 	blcc	1f032e4 <STACK_SIZE+0x17032e4>
    32e0:	34330000 	ldrtcc	r0, [r3], #-0
    32e4:	0100000a 	tsteq	r0, sl
    32e8:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    32ec:	003b9d00 	eorseq	r9, fp, r0, lsl #26
    32f0:	0acb2700 	beq	ff2ccef8 <IRQ_STACK_BASE+0xbb2ccef8>
    32f4:	df010000 	svcle	0x00010000
    32f8:	0000002c 	andeq	r0, r0, ip, lsr #32
    32fc:	30009102 	andcc	r9, r0, r2, lsl #2
    3300:	01007878 	tsteq	r0, r8, ror r8
    3304:	00002ce1 	andeq	r2, r0, r1, ror #25
    3308:	003bbe00 	eorseq	fp, fp, r0, lsl #28
    330c:	79793000 	ldmdbvc	r9!, {ip, sp}^
    3310:	2ce10100 	stfcse	f0, [r1]
    3314:	d2000000 	andle	r0, r0, #0
    3318:	3100003b 	tstcc	r0, fp, lsr r0
    331c:	0000013a 	andeq	r0, r0, sl, lsr r1
    3320:	40003bb8 			; <UNDEFINED> instruction: 0x40003bb8
    3324:	00000c20 	andeq	r0, r0, r0, lsr #24
    3328:	5819e701 	ldmdapl	r9, {r0, r8, r9, sl, sp, lr, pc}
    332c:	1b000001 	blne	3338 <ABORT_STACK_SIZE+0x2f38>
    3330:	1900003c 	stmdbne	r0, {r2, r3, r4, r5}
    3334:	0000014f 	andeq	r0, r0, pc, asr #2
    3338:	00003c3a 	andeq	r3, r0, sl, lsr ip
    333c:	00014619 	andeq	r4, r1, r9, lsl r6
    3340:	003c4d00 	eorseq	r4, ip, r0, lsl #26
    3344:	26000000 	strcs	r0, [r0], -r0
    3348:	0000095f 	andeq	r0, r0, pc, asr r9
    334c:	3c04ec01 	stccc	12, cr14, [r4], {1}
    3350:	00284000 	eoreq	r4, r8, r0
    3354:	9c010000 	stcls	0, cr0, [r1], {-0}
    3358:	00000af3 	strdeq	r0, [r0], -r3
    335c:	000a6e27 	andeq	r6, sl, r7, lsr #28
    3360:	2cec0100 	stfcse	f0, [ip]
    3364:	01000000 	mrseq	r0, (UNDEF: 0)
    3368:	0aed2750 	beq	ffb4d0b0 <IRQ_STACK_BASE+0xbbb4d0b0>
    336c:	ec010000 	stc	0, cr0, [r1], {-0}
    3370:	0000002c 	andeq	r0, r0, ip, lsr #32
    3374:	26005101 	strcs	r5, [r0], -r1, lsl #2
    3378:	00000b80 	andeq	r0, r0, r0, lsl #23
    337c:	3c2cf401 	cfstrscc	mvf15, [ip], #-4
    3380:	00344000 	eorseq	r4, r4, r0
    3384:	9c010000 	stcls	0, cr0, [r1], {-0}
    3388:	00000b23 	andeq	r0, r0, r3, lsr #22
    338c:	000a6e27 	andeq	r6, sl, r7, lsr #28
    3390:	2cf40100 	ldfcse	f0, [r4]
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	0aed2750 	beq	ffb4d0e0 <IRQ_STACK_BASE+0xbbb4d0e0>
    339c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    33a0:	0000002c 	andeq	r0, r0, ip, lsr #32
    33a4:	18005101 	stmdane	r0, {r0, r8, ip, lr}
    33a8:	00000164 	andeq	r0, r0, r4, ror #2
    33ac:	40003c60 	andmi	r3, r0, r0, ror #24
    33b0:	0000001c 	andeq	r0, r0, ip, lsl r0
    33b4:	0b409c01 	bleq	102a3c0 <STACK_SIZE+0x82a3c0>
    33b8:	75190000 	ldrvc	r0, [r9, #-0]
    33bc:	6d000001 	stcvs	0, cr0, [r0, #-4]
    33c0:	0000003c 	andeq	r0, r0, ip, lsr r0
    33c4:	0009cc34 	andeq	ip, r9, r4, lsr ip
    33c8:	01070100 	mrseq	r0, (UNDEF: 23)
    33cc:	40003c7c 	andmi	r3, r0, ip, ror ip
    33d0:	00000024 	andeq	r0, r0, r4, lsr #32
    33d4:	0b659c01 	bleq	196a3e0 <STACK_SIZE+0x116a3e0>
    33d8:	59350000 	ldmdbpl	r5!, {}	; <UNPREDICTABLE>
    33dc:	01000009 	tsteq	r0, r9
    33e0:	002c0107 	eoreq	r0, ip, r7, lsl #2
    33e4:	50010000 	andpl	r0, r1, r0
    33e8:	0b4b3400 	bleq	12d03f0 <STACK_SIZE+0xad03f0>
    33ec:	1a010000 	bne	433f4 <IRQ_STACK_SIZE+0x3b3f4>
    33f0:	003ca001 	eorseq	sl, ip, r1
    33f4:	00014440 	andeq	r4, r1, r0, asr #8
    33f8:	709c0100 	addsvc	r0, ip, r0, lsl #2
    33fc:	3600000c 	strcc	r0, [r0], -ip
    3400:	1a010078 	bne	435e8 <IRQ_STACK_SIZE+0x3b5e8>
    3404:	00002c01 	andeq	r2, r0, r1, lsl #24
    3408:	003c9400 	eorseq	r9, ip, r0, lsl #8
    340c:	00793600 	rsbseq	r3, r9, r0, lsl #12
    3410:	2c011a01 	stccs	10, cr1, [r1], {1}
    3414:	b2000000 	andlt	r0, r0, #0
    3418:	3600003c 			; <UNDEFINED> instruction: 0x3600003c
    341c:	01007066 	tsteq	r0, r6, rrx
    3420:	0072011a 	rsbseq	r0, r2, sl, lsl r1
    3424:	3cd10000 	ldclcc	0, cr0, [r1], {0}
    3428:	78370000 	ldmdavc	r7!, {}	; <UNPREDICTABLE>
    342c:	1d010078 	stcne	0, cr0, [r1, #-480]	; 0xfffffe20
    3430:	00002c01 	andeq	r2, r0, r1, lsl #24
    3434:	003cfd00 	eorseq	pc, ip, r0, lsl #26
    3438:	79793700 	ldmdbvc	r9!, {r8, r9, sl, ip, sp}^
    343c:	011d0100 	tsteq	sp, r0, lsl #2
    3440:	0000002c 	andeq	r0, r0, ip, lsr #32
    3444:	00003d34 	andeq	r3, r0, r4, lsr sp
    3448:	01007037 	tsteq	r0, r7, lsr r0
    344c:	002c011d 	eoreq	r0, ip, sp, lsl r1
    3450:	3d610000 	stclcc	0, cr0, [r1, #-0]
    3454:	74370000 	ldrtvc	r0, [r7], #-0
    3458:	011e0100 	tsteq	lr, r0, lsl #2
    345c:	0000007b 	andeq	r0, r0, fp, ror r0
    3460:	00003dc5 	andeq	r3, r0, r5, asr #27
    3464:	77617237 			; <UNDEFINED> instruction: 0x77617237
    3468:	01200100 	teqeq	r0, r0, lsl #2
    346c:	0000007b 	andeq	r0, r0, fp, ror r0
    3470:	00003e04 	andeq	r3, r0, r4, lsl #28
    3474:	01007738 	tsteq	r0, r8, lsr r7
    3478:	004f0121 	subeq	r0, pc, r1, lsr #2
    347c:	57010000 	strpl	r0, [r1, -r0]
    3480:	01006837 	tsteq	r0, r7, lsr r8
    3484:	004f0122 	subeq	r0, pc, r2, lsr #2
    3488:	3e450000 	cdpcc	0, 4, cr0, cr5, cr0, {0}
    348c:	70370000 	eorsvc	r0, r7, r0
    3490:	01006461 	tsteq	r0, r1, ror #8
    3494:	004f0123 	subeq	r0, pc, r3, lsr #2
    3498:	3e650000 	cdpcc	0, 6, cr0, cr5, cr0, {0}
    349c:	3a1e0000 	bcc	7834a4 <IRQ_STACK_SIZE+0x77b4a4>
    34a0:	6c000001 	stcvs	0, cr0, [r0], {1}
    34a4:	4040003d 	submi	r0, r0, sp, lsr r0
    34a8:	0100000c 	tsteq	r0, ip
    34ac:	0c420137 	stfeqe	f0, [r2], {55}	; 0x37
    34b0:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    34b4:	84000001 	strhi	r0, [r0], #-1
    34b8:	3200003e 	andcc	r0, r0, #62	; 0x3e
    34bc:	0000014f 	andeq	r0, r0, pc, asr #2
    34c0:	00014632 	andeq	r4, r1, r2, lsr r6
    34c4:	40240000 	eormi	r0, r4, r0
    34c8:	2c40003d 	mcrrcs	0, 3, r0, r0, cr13
    34cc:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    34d0:	77025301 	strvc	r5, [r2, -r1, lsl #6]
    34d4:	52012500 	andpl	r2, r1, #0, 10
    34d8:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    34dc:	f3035101 	vrhadd.u8	d5, d3, d1
    34e0:	01255201 	teqeq	r5, r1, lsl #4
    34e4:	fc030550 	stc2	5, cr0, [r3], {80}	; 0x50
    34e8:	2540017e 	strbcs	r0, [r0, #-382]	; 0xfffffe82
    34ec:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    34f0:	0000007a 	andeq	r0, r0, sl, ror r0
    34f4:	00018218 	andeq	r8, r1, r8, lsl r2
    34f8:	003de400 	eorseq	lr, sp, r0, lsl #8
    34fc:	0003c840 	andeq	ip, r3, r0, asr #16
    3500:	789c0100 	ldmvc	ip, {r8}
    3504:	1900000d 	stmdbne	r0, {r0, r2, r3}
    3508:	0000018f 	andeq	r0, r0, pc, lsl #3
    350c:	00003e97 	muleq	r0, r7, lr
    3510:	00019919 	andeq	r9, r1, r9, lsl r9
    3514:	003eb700 	eorseq	fp, lr, r0, lsl #14
    3518:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    351c:	3eee0000 	cdpcc	0, 14, cr0, cr14, cr0, {0}
    3520:	af190000 	svcge	0x00190000
    3524:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3528:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    352c:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    3530:	00003f2e 	andeq	r3, r0, lr, lsr #30
    3534:	0001c71a 	andeq	ip, r1, sl, lsl r7
    3538:	04910200 	ldreq	r0, [r1], #512	; 0x200
    353c:	0001d21a 	andeq	sp, r1, sl, lsl r2
    3540:	08910200 	ldmeq	r1, {r9}
    3544:	0001dd20 	andeq	sp, r1, r0, lsr #26
    3548:	00403500 	subeq	r3, r0, r0, lsl #10
    354c:	01e92000 	mvneq	r2, r0
    3550:	42080000 	andmi	r0, r8, #0
    3554:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    3558:	44000001 	strmi	r0, [r0], #-1
    355c:	20000044 	andcs	r0, r0, r4, asr #32
    3560:	00000201 	andeq	r0, r0, r1, lsl #4
    3564:	0000459b 	muleq	r0, fp, r5
    3568:	00020d20 	andeq	r0, r2, r0, lsr #26
    356c:	0048fe00 	subeq	pc, r8, r0, lsl #28
    3570:	02192000 	andseq	r2, r9, #0
    3574:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
    3578:	24200000 	strtcs	r0, [r0], #-0
    357c:	5c000002 	stcpl	0, cr0, [r0], {2}
    3580:	20000049 	andcs	r0, r0, r9, asr #32
    3584:	0000022f 	andeq	r0, r0, pc, lsr #4
    3588:	00004970 	andeq	r4, r0, r0, ror r9
    358c:	00023a20 	andeq	r3, r2, r0, lsr #20
    3590:	0049d600 	subeq	sp, r9, r0, lsl #12
    3594:	02451b00 	subeq	r1, r5, #0, 22
    3598:	91020000 	mrsls	r0, (UNDEF: 2)
    359c:	02511b40 	subseq	r1, r1, #64, 22	; 0x10000
    35a0:	91030000 	mrsls	r0, (UNDEF: 3)
    35a4:	5d207fb8 	stcpl	15, cr7, [r0, #-736]!	; 0xfffffd20
    35a8:	3c000002 	stccc	0, cr0, [r0], {2}
    35ac:	1e00004a 	cdpne	0, 0, cr0, cr0, cr10, {2}
    35b0:	0000013a 	andeq	r0, r0, sl, lsr r1
    35b4:	40003fb0 			; <UNDEFINED> instruction: 0x40003fb0
    35b8:	00000c80 	andeq	r0, r0, r0, lsl #25
    35bc:	53018901 	movwpl	r8, #6401	; 0x1901
    35c0:	3200000d 	andcc	r0, r0, #13
    35c4:	00000158 	andeq	r0, r0, r8, asr r1
    35c8:	00014f32 	andeq	r4, r1, r2, lsr pc
    35cc:	01461900 	cmpeq	r6, r0, lsl #18
    35d0:	4ac40000 	bmi	ff1035d8 <IRQ_STACK_BASE+0xbb1035d8>
    35d4:	23000000 	movwcs	r0, #0
    35d8:	0000013a 	andeq	r0, r0, sl, lsr r1
    35dc:	4000404c 	andmi	r4, r0, ip, asr #32
    35e0:	00000ca0 	andeq	r0, r0, r0, lsr #25
    35e4:	32019201 	andcc	r9, r1, #268435456	; 0x10000000
    35e8:	00000158 	andeq	r0, r0, r8, asr r1
    35ec:	00014f32 	andeq	r4, r1, r2, lsr pc
    35f0:	01461900 	cmpeq	r6, r0, lsl #18
    35f4:	4ae70000 	bmi	ff9c35fc <IRQ_STACK_BASE+0xbb9c35fc>
    35f8:	00000000 	andeq	r0, r0, r0
    35fc:	00028a18 	andeq	r8, r2, r8, lsl sl
    3600:	0041ac00 	subeq	sl, r1, r0, lsl #24
    3604:	00017440 	andeq	r7, r1, r0, asr #8
    3608:	399c0100 	ldmibcc	ip, {r8}
    360c:	1900000e 	stmdbne	r0, {r1, r2, r3}
    3610:	00000297 	muleq	r0, r7, r2
    3614:	00004b0a 	andeq	r4, r0, sl, lsl #22
    3618:	0002a119 	andeq	sl, r2, r9, lsl r1
    361c:	004b2a00 	subeq	r2, fp, r0, lsl #20
    3620:	02ab1900 	adceq	r1, fp, #0, 18
    3624:	4b610000 	blmi	184362c <STACK_SIZE+0x104362c>
    3628:	b7190000 	ldrlt	r0, [r9, -r0]
    362c:	81000002 	tsthi	r0, r2
    3630:	1a00004b 	bne	3764 <ABORT_STACK_SIZE+0x3364>
    3634:	000002c3 	andeq	r0, r0, r3, asr #5
    3638:	1a009102 	bne	27a48 <IRQ_STACK_SIZE+0x1fa48>
    363c:	000002cf 	andeq	r0, r0, pc, asr #5
    3640:	1a049102 	bne	127a50 <IRQ_STACK_SIZE+0x11fa50>
    3644:	000002da 	ldrdeq	r0, [r0], -sl
    3648:	20089102 	andcs	r9, r8, r2, lsl #2
    364c:	000002e5 	andeq	r0, r0, r5, ror #5
    3650:	00004ba1 	andeq	r4, r0, r1, lsr #23
    3654:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    3658:	fd200000 	stc2	0, cr0, [r0, #-0]
    365c:	c9000002 	stmdbgt	r0, {r1}
    3660:	2000004b 	andcs	r0, r0, fp, asr #32
    3664:	00000308 	andeq	r0, r0, r8, lsl #6
    3668:	00004bfb 	strdeq	r4, [r0], -fp
    366c:	00031320 	andeq	r1, r3, r0, lsr #6
    3670:	004c3900 	subeq	r3, ip, r0, lsl #18
    3674:	031e2000 	tsteq	lr, #0
    3678:	4c700000 	ldclmi	0, cr0, [r0], #-0
    367c:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    3680:	02000003 	andeq	r0, r0, #3
    3684:	351b4091 	ldrcc	r4, [fp, #-145]	; 0xffffff6f
    3688:	03000003 	movweq	r0, #3
    368c:	207fb891 			; <UNDEFINED> instruction: 0x207fb891
    3690:	00000341 	andeq	r0, r0, r1, asr #6
    3694:	00004ca7 	andeq	r4, r0, r7, lsr #25
    3698:	00013a23 	andeq	r3, r1, r3, lsr #20
    369c:	0042a400 	subeq	sl, r2, r0, lsl #8
    36a0:	000cc040 	andeq	ip, ip, r0, asr #32
    36a4:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    36a8:	00015832 	andeq	r5, r1, r2, lsr r8
    36ac:	014f3200 	mrseq	r3, (UNDEF: 111)
    36b0:	46190000 	ldrmi	r0, [r9], -r0
    36b4:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    36b8:	0000004c 	andeq	r0, r0, ip, asr #32
    36bc:	034e1800 	movteq	r1, #59392	; 0xe800
    36c0:	43200000 	teqmi	r0, #0
    36c4:	021c4000 	andseq	r4, ip, #0
    36c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    36cc:	00000f7b 	andeq	r0, r0, fp, ror pc
    36d0:	00035b19 	andeq	r5, r3, r9, lsl fp
    36d4:	004d2200 	subeq	r2, sp, r0, lsl #4
    36d8:	03651900 	cmneq	r5, #0, 18
    36dc:	4d5a0000 	ldclmi	0, cr0, [sl, #-0]
    36e0:	6f190000 	svcvs	0x00190000
    36e4:	7a000003 	bvc	36f8 <ABORT_STACK_SIZE+0x32f8>
    36e8:	1900004d 	stmdbne	r0, {r0, r2, r3, r6}
    36ec:	0000037b 	andeq	r0, r0, fp, ror r3
    36f0:	00004d9a 	muleq	r0, sl, sp
    36f4:	00038719 	andeq	r8, r3, r9, lsl r7
    36f8:	004dba00 	subeq	fp, sp, r0, lsl #20
    36fc:	03931a00 	orrseq	r1, r3, #0, 20
    3700:	91020000 	mrsls	r0, (UNDEF: 2)
    3704:	039e1a04 	orrseq	r1, lr, #4, 20	; 0x4000
    3708:	91020000 	mrsls	r0, (UNDEF: 2)
    370c:	03a92008 			; <UNDEFINED> instruction: 0x03a92008
    3710:	4e370000 	cdpmi	0, 3, cr0, cr7, cr0, {0}
    3714:	8a1e0000 	bhi	78371c <IRQ_STACK_SIZE+0x77b71c>
    3718:	60000002 	andvs	r0, r0, r2
    371c:	e0400043 	sub	r0, r0, r3, asr #32
    3720:	0100000c 	tsteq	r0, ip
    3724:	0f4a01c4 	svceq	0x004a01c4
    3728:	da320000 	ble	c83730 <STACK_SIZE+0x483730>
    372c:	32000002 	andcc	r0, r0, #2
    3730:	000002cf 	andeq	r0, r0, pc, asr #5
    3734:	0002c319 	andeq	ip, r2, r9, lsl r3
    3738:	004e7b00 	subeq	r7, lr, r0, lsl #22
    373c:	02b73200 	adcseq	r3, r7, #0, 4
    3740:	ab320000 	blge	c83748 <STACK_SIZE+0x483748>
    3744:	1a000002 	bne	3754 <ABORT_STACK_SIZE+0x3354>
    3748:	000002a1 	andeq	r0, r0, r1, lsr #5
    374c:	7efc9103 	nrmvce	f1, f3
    3750:	00029719 	andeq	r9, r2, r9, lsl r7
    3754:	004e8e00 	subeq	r8, lr, r0, lsl #28
    3758:	0ce01f00 	stcleq	15, cr1, [r0]
    375c:	e5210000 	str	r0, [r1, #-0]!
    3760:	39000002 	stmdbcc	r0, {r1}
    3764:	000002f1 	strdeq	r0, [r0], -r1
    3768:	02fd2000 	rscseq	r2, sp, #0
    376c:	4ea30000 	cdpmi	0, 10, cr0, cr3, cr0, {0}
    3770:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3774:	d5000003 	strle	r0, [r0, #-3]
    3778:	2000004e 	andcs	r0, r0, lr, asr #32
    377c:	00000313 	andeq	r0, r0, r3, lsl r3
    3780:	00004f13 	andeq	r4, r0, r3, lsl pc
    3784:	00031e20 	andeq	r1, r3, r0, lsr #28
    3788:	004f4a00 	subeq	r4, pc, r0, lsl #20
    378c:	03291b00 	teqeq	r9, #0, 22
    3790:	91030000 	mrsls	r0, (UNDEF: 3)
    3794:	351b7fb0 	ldrcc	r7, [fp, #-4016]	; 0xfffff050
    3798:	03000003 	movweq	r0, #3
    379c:	207fa891 			; <UNDEFINED> instruction: 0x207fa891
    37a0:	00000341 	andeq	r0, r0, r1, asr #6
    37a4:	00004f81 	andeq	r4, r0, r1, lsl #31
    37a8:	00013a23 	andeq	r3, r1, r3, lsr #20
    37ac:	0044b400 	subeq	fp, r4, r0, lsl #8
    37b0:	000d0040 	andeq	r0, sp, r0, asr #32
    37b4:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    37b8:	00015832 	andeq	r5, r1, r2, lsr r8
    37bc:	014f3200 	mrseq	r3, (UNDEF: 111)
    37c0:	46190000 	ldrmi	r0, [r9], -r0
    37c4:	d9000001 	stmdble	r0, {r0}
    37c8:	0000004f 	andeq	r0, r0, pc, asr #32
    37cc:	d8240000 	stmdale	r4!, {}	; <UNPREDICTABLE>
    37d0:	82400043 	subhi	r0, r0, #67	; 0x43
    37d4:	25000001 	strcs	r0, [r0, #-1]
    37d8:	91045301 	tstls	r4, r1, lsl #6
    37dc:	25067f94 	strcs	r7, [r6, #-3988]	; 0xfffff06c
    37e0:	91045201 	tstls	r4, r1, lsl #4
    37e4:	25067f98 	strcs	r7, [r6, #-3992]	; 0xfffff068
    37e8:	91045101 	tstls	r4, r1, lsl #2
    37ec:	25067efc 	strcs	r7, [r6, #-3836]	; 0xfffff104
    37f0:	02087d02 	andeq	r7, r8, #2, 26	; 0x80
    37f4:	02250079 	eoreq	r0, r5, #121	; 0x79
    37f8:	7a02047d 	bvc	849f4 <IRQ_STACK_SIZE+0x7c9f4>
    37fc:	34000000 	strcc	r0, [r0], #-0
    3800:	00000ae0 	andeq	r0, r0, r0, ror #21
    3804:	3c01ca01 	stccc	10, cr12, [r1], {1}
    3808:	80400045 	subhi	r0, r0, r5, asr #32
    380c:	01000000 	mrseq	r0, (UNDEF: 0)
    3810:	0010599c 	mulseq	r0, ip, r9
    3814:	31783600 	cmncc	r8, r0, lsl #12
    3818:	01ca0100 	biceq	r0, sl, r0, lsl #2
    381c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3820:	00004ffc 	strdeq	r4, [r0], -ip
    3824:	00317936 	eorseq	r7, r1, r6, lsr r9
    3828:	2c01ca01 	stccs	10, cr12, [r1], {1}
    382c:	1d000000 	stcne	0, cr0, [r0, #-0]
    3830:	36000050 			; <UNDEFINED> instruction: 0x36000050
    3834:	01003278 	tsteq	r0, r8, ror r2
    3838:	002c01ca 	eoreq	r0, ip, sl, asr #3
    383c:	50490000 	subpl	r0, r9, r0
    3840:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    3844:	ca010032 	bgt	43914 <IRQ_STACK_SIZE+0x3b914>
    3848:	00002c01 	andeq	r2, r0, r1, lsl #24
    384c:	00506a00 	subseq	r6, r0, r0, lsl #20
    3850:	0b053500 	bleq	150c58 <IRQ_STACK_SIZE+0x148c58>
    3854:	ca010000 	bgt	4385c <IRQ_STACK_SIZE+0x3b85c>
    3858:	00002c01 	andeq	r2, r0, r1, lsl #24
    385c:	00910200 	addseq	r0, r1, r0, lsl #4
    3860:	01006938 	tsteq	r0, r8, lsr r9
    3864:	002c01cc 	eoreq	r0, ip, ip, asr #3
    3868:	51010000 	mrspl	r0, (UNDEF: 1)
    386c:	01006a37 	tsteq	r0, r7, lsr sl
    3870:	002c01cc 	eoreq	r0, ip, ip, asr #3
    3874:	508b0000 	addpl	r0, fp, r0
    3878:	78380000 	ldmdavc	r8!, {}	; <UNPREDICTABLE>
    387c:	01003178 	tsteq	r0, r8, ror r1
    3880:	002c01cd 	eoreq	r0, ip, sp, asr #3
    3884:	50010000 	andpl	r0, r1, r0
    3888:	31797937 	cmncc	r9, r7, lsr r9
    388c:	01cd0100 	biceq	r0, sp, r0, lsl #2
    3890:	0000002c 	andeq	r0, r0, ip, lsr #32
    3894:	000050a9 	andeq	r5, r0, r9, lsr #1
    3898:	32787838 	rsbscc	r7, r8, #56, 16	; 0x380000
    389c:	01cd0100 	biceq	r0, sp, r0, lsl #2
    38a0:	0000002c 	andeq	r0, r0, ip, lsr #32
    38a4:	79385201 	ldmdbvc	r8!, {r0, r9, ip, lr}
    38a8:	01003279 	tsteq	r0, r9, ror r2
    38ac:	002c01cd 	eoreq	r0, ip, sp, asr #3
    38b0:	53010000 	movwpl	r0, #4096	; 0x1000
    38b4:	00013a23 	andeq	r3, r1, r3, lsr #20
    38b8:	00458000 	subeq	r8, r5, r0
    38bc:	000d2040 	andeq	r2, sp, r0, asr #32
    38c0:	01e90100 	mvneq	r0, r0, lsl #2
    38c4:	00015832 	andeq	r5, r1, r2, lsr r8
    38c8:	014f1900 	cmpeq	pc, r0, lsl #18
    38cc:	50bc0000 	adcspl	r0, ip, r0
    38d0:	46190000 	ldrmi	r0, [r9], -r0
    38d4:	cf000001 	svcgt	0x00000001
    38d8:	00000050 	andeq	r0, r0, r0, asr r0
    38dc:	0af53400 	beq	ffd508e4 <IRQ_STACK_BASE+0xbbd508e4>
    38e0:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    38e4:	0045bc01 	subeq	fp, r5, r1, lsl #24
    38e8:	0001b440 	andeq	fp, r1, r0, asr #8
    38ec:	1a9c0100 	bne	fe703cf4 <IRQ_STACK_BASE+0xba703cf4>
    38f0:	36000012 			; <UNDEFINED> instruction: 0x36000012
    38f4:	01003178 	tsteq	r0, r8, ror r1
    38f8:	002c01ee 	eoreq	r0, ip, lr, ror #3
    38fc:	50ef0000 	rscpl	r0, pc, r0
    3900:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    3904:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    3908:	00002c01 	andeq	r2, r0, r1, lsl #24
    390c:	00513400 	subseq	r3, r1, r0, lsl #8
    3910:	32783600 	rsbscc	r3, r8, #0, 12
    3914:	01ee0100 	mvneq	r0, r0, lsl #2
    3918:	0000002c 	andeq	r0, r0, ip, lsr #32
    391c:	00005179 	andeq	r5, r0, r9, ror r1
    3920:	00327936 	eorseq	r7, r2, r6, lsr r9
    3924:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3928:	ca000000 	bgt	3930 <ABORT_STACK_SIZE+0x3530>
    392c:	3a000051 	bcc	3a78 <ABORT_STACK_SIZE+0x3678>
    3930:	00000b05 	andeq	r0, r0, r5, lsl #22
    3934:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3938:	1b000000 	blne	3940 <ABORT_STACK_SIZE+0x3540>
    393c:	37000052 	smlsdcc	r0, r2, r0, r0
    3940:	f0010079 			; <UNDEFINED> instruction: 0xf0010079
    3944:	00002501 	andeq	r2, r0, r1, lsl #10
    3948:	00524700 	subseq	r4, r2, r0, lsl #14
    394c:	00783800 	rsbseq	r3, r8, r0, lsl #16
    3950:	2501f001 	strcs	pc, [r1, #-1]
    3954:	05000000 	streq	r0, [r0, #-0]
    3958:	93029190 	movwls	r9, #8592	; 0x2190
    395c:	79643708 	stmdbvc	r4!, {r3, r8, r9, sl, ip, sp}^
    3960:	01f10100 	mvnseq	r0, r0, lsl #2
    3964:	00000025 	andeq	r0, r0, r5, lsr #32
    3968:	0000526d 	andeq	r5, r0, sp, ror #4
    396c:	00786437 	rsbseq	r6, r8, r7, lsr r4
    3970:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    3974:	20000000 	andcs	r0, r0, r0
    3978:	37000053 	smlsdcc	r0, r3, r0, r0
    397c:	01007965 	tsteq	r0, r5, ror #18
    3980:	002501f2 	strdeq	r0, [r5], -r2	; <UNPREDICTABLE>
    3984:	53920000 	orrspl	r0, r2, #0
    3988:	65370000 	ldrvs	r0, [r7, #-0]!
    398c:	f2010078 	vqadd.s8	q0, <illegal reg q0.5>, q12
    3990:	00002501 	andeq	r2, r0, r1, lsl #10
    3994:	0053bd00 	subseq	fp, r3, r0, lsl #26
    3998:	01641e00 	cmneq	r4, r0, lsl #28
    399c:	45e00000 	strbmi	r0, [r0, #0]!
    39a0:	0d384000 	ldceq	0, cr4, [r8, #-0]
    39a4:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    39a8:	00113301 	andseq	r3, r1, r1, lsl #6
    39ac:	01751900 	cmneq	r5, r0, lsl #18
    39b0:	526d0000 	rsbpl	r0, sp, #0
    39b4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    39b8:	00000164 	andeq	r0, r0, r4, ror #2
    39bc:	400045ec 	andmi	r4, r0, ip, ror #11
    39c0:	00000d50 	andeq	r0, r0, r0, asr sp
    39c4:	5101f401 	tstpl	r1, r1, lsl #8
    39c8:	19000011 	stmdbne	r0, {r0, r4}
    39cc:	00000175 	andeq	r0, r0, r5, ror r1
    39d0:	00005320 	andeq	r5, r0, r0, lsr #6
    39d4:	01641e00 	cmneq	r4, r0, lsl #28
    39d8:	46100000 	ldrmi	r0, [r0], -r0
    39dc:	0d784000 	ldcleq	0, cr4, [r8, #-0]
    39e0:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    39e4:	00116f01 	andseq	r6, r1, r1, lsl #30
    39e8:	01751900 	cmneq	r5, r0, lsl #18
    39ec:	53e30000 	mvnpl	r0, #0
    39f0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    39f4:	0000013a 	andeq	r0, r0, sl, lsr r1
    39f8:	40004664 	andmi	r4, r0, r4, ror #12
    39fc:	00000d90 	muleq	r0, r0, sp
    3a00:	9f020901 	svcls	0x00020901
    3a04:	19000011 	stmdbne	r0, {r0, r4}
    3a08:	00000158 	andeq	r0, r0, r8, asr r1
    3a0c:	000053fa 	strdeq	r5, [r0], -sl
    3a10:	00014f19 	andeq	r4, r1, r9, lsl pc
    3a14:	00540d00 	subseq	r0, r4, r0, lsl #26
    3a18:	01461900 	cmpeq	r6, r0, lsl #18
    3a1c:	54280000 	strtpl	r0, [r8], #-0
    3a20:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3a24:	0000013a 	andeq	r0, r0, sl, lsr r1
    3a28:	400046a0 	andmi	r4, r0, r0, lsr #13
    3a2c:	00000dc0 	andeq	r0, r0, r0, asr #27
    3a30:	cf020d01 	svcgt	0x00020d01
    3a34:	19000011 	stmdbne	r0, {r0, r4}
    3a38:	00000158 	andeq	r0, r0, r8, asr r1
    3a3c:	00005443 	andeq	r5, r0, r3, asr #8
    3a40:	00014f19 	andeq	r4, r1, r9, lsl pc
    3a44:	00545600 	subseq	r5, r4, r0, lsl #12
    3a48:	01461900 	cmpeq	r6, r0, lsl #18
    3a4c:	54710000 	ldrbtpl	r0, [r1], #-0
    3a50:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3a54:	0000013a 	andeq	r0, r0, sl, lsr r1
    3a58:	40004724 	andmi	r4, r0, r4, lsr #14
    3a5c:	00000de8 	andeq	r0, r0, r8, ror #27
    3a60:	ff01fb01 			; <UNDEFINED> instruction: 0xff01fb01
    3a64:	19000011 	stmdbne	r0, {r0, r4}
    3a68:	00000158 	andeq	r0, r0, r8, asr r1
    3a6c:	0000548c 	andeq	r5, r0, ip, lsl #9
    3a70:	00014f19 	andeq	r4, r1, r9, lsl pc
    3a74:	00549f00 	subseq	r9, r4, r0, lsl #30
    3a78:	01461900 	cmpeq	r6, r0, lsl #18
    3a7c:	54ba0000 	ldrtpl	r0, [sl], #0
    3a80:	22000000 	andcs	r0, r0, #0
    3a84:	00000164 	andeq	r0, r0, r4, ror #2
    3a88:	40004764 	andmi	r4, r0, r4, ror #14
    3a8c:	00000004 	andeq	r0, r0, r4
    3a90:	19020501 	stmdbne	r2, {r0, r8, sl}
    3a94:	00000175 	andeq	r0, r0, r5, ror r1
    3a98:	000054d5 	ldrdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    3a9c:	b6180000 	ldrlt	r0, [r8], -r0
    3aa0:	70000003 	andvc	r0, r0, r3
    3aa4:	38400047 	stmdacc	r0, {r0, r1, r2, r6}^
    3aa8:	01000002 	tsteq	r0, r2
    3aac:	0013ea9c 	mulseq	r3, ip, sl
    3ab0:	03c31900 	biceq	r1, r3, #0, 18
    3ab4:	55000000 	strpl	r0, [r0, #-0]
    3ab8:	cd190000 	ldcgt	0, cr0, [r9, #-0]
    3abc:	2e000003 	cdpcs	0, 0, cr0, cr0, cr3, {0}
    3ac0:	19000055 	stmdbne	r0, {r0, r2, r4, r6}
    3ac4:	000003d7 	ldrdeq	r0, [r0], -r7
    3ac8:	0000554e 	andeq	r5, r0, lr, asr #10
    3acc:	0003e319 	andeq	lr, r3, r9, lsl r3
    3ad0:	00556e00 	subseq	r6, r5, r0, lsl #28
    3ad4:	03ef1900 	mvneq	r1, #0, 18
    3ad8:	558e0000 	strpl	r0, [lr]
    3adc:	fa1a0000 	blx	683ae4 <IRQ_STACK_SIZE+0x67bae4>
    3ae0:	02000003 	andeq	r0, r0, #3
    3ae4:	051a0491 	ldreq	r0, [sl, #-1169]	; 0xfffffb6f
    3ae8:	02000004 	andeq	r0, r0, #4
    3aec:	1b170891 	blne	5c5d38 <IRQ_STACK_SIZE+0x5bdd38>
    3af0:	00000412 	andeq	r0, r0, r2, lsl r4
    3af4:	7da49103 	stfvcd	f1, [r4, #12]!
    3af8:	00041d1b 	andeq	r1, r4, fp, lsl sp
    3afc:	d0910300 	addsle	r0, r1, r0, lsl #6
    3b00:	034e1e7d 	movteq	r1, #61053	; 0xee7d
    3b04:	479c0000 	ldrmi	r0, [ip, r0]
    3b08:	0e184000 	cdpeq	0, 1, cr4, cr8, cr0, {0}
    3b0c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    3b10:	0013cb02 	andseq	ip, r3, r2, lsl #22
    3b14:	039e1a00 	orrseq	r1, lr, #0, 20
    3b18:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    3b1c:	0003931a 	andeq	r9, r3, sl, lsl r3
    3b20:	195a0100 	ldmdbne	sl, {r8}^
    3b24:	00000387 	andeq	r0, r0, r7, lsl #7
    3b28:	000055ba 			; <UNDEFINED> instruction: 0x000055ba
    3b2c:	00037b1a 	andeq	r7, r3, sl, lsl fp
    3b30:	94910300 	ldrls	r0, [r1], #768	; 0x300
    3b34:	036f1a7d 	cmneq	pc, #512000	; 0x7d000
    3b38:	91030000 	mrsls	r0, (UNDEF: 3)
    3b3c:	651a7d98 	ldrvs	r7, [sl, #-3480]	; 0xfffff268
    3b40:	03000003 	movweq	r0, #3
    3b44:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    3b48:	0000035b 	andeq	r0, r0, fp, asr r3
    3b4c:	00005609 	andeq	r5, r0, r9, lsl #12
    3b50:	000e181f 	andeq	r1, lr, pc, lsl r8
    3b54:	03a92000 			; <UNDEFINED> instruction: 0x03a92000
    3b58:	56360000 	ldrtpl	r0, [r6], -r0
    3b5c:	8a1e0000 	bhi	783b64 <IRQ_STACK_SIZE+0x77bb64>
    3b60:	9c000002 	stcls	0, cr0, [r0], {2}
    3b64:	40400047 	submi	r0, r0, r7, asr #32
    3b68:	0100000e 	tsteq	r0, lr
    3b6c:	139201c4 	orrsne	r0, r2, #196, 2	; 0x31
    3b70:	da320000 	ble	c83b78 <STACK_SIZE+0x483b78>
    3b74:	32000002 	andcc	r0, r0, #2
    3b78:	000002cf 	andeq	r0, r0, pc, asr #5
    3b7c:	0002c319 	andeq	ip, r2, r9, lsl r3
    3b80:	00567a00 	subseq	r7, r6, r0, lsl #20
    3b84:	02b73200 	adcseq	r3, r7, #0, 4
    3b88:	ab320000 	blge	c83b90 <STACK_SIZE+0x483b90>
    3b8c:	1a000002 	bne	3b9c <ABORT_STACK_SIZE+0x379c>
    3b90:	000002a1 	andeq	r0, r0, r1, lsr #5
    3b94:	7cf89103 	ldfvcp	f1, [r8], #12
    3b98:	00029719 	andeq	r9, r2, r9, lsl r7
    3b9c:	00568d00 	subseq	r8, r6, r0, lsl #26
    3ba0:	0e401f00 	cdpeq	15, 4, cr1, cr0, cr0, {0}
    3ba4:	e5210000 	str	r0, [r1, #-0]!
    3ba8:	39000002 	stmdbcc	r0, {r1}
    3bac:	000002f1 	strdeq	r0, [r0], -r1
    3bb0:	02fd2000 	rscseq	r2, sp, #0
    3bb4:	56a20000 	strtpl	r0, [r2], r0
    3bb8:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3bbc:	d4000003 	strle	r0, [r0], #-3
    3bc0:	20000056 	andcs	r0, r0, r6, asr r0
    3bc4:	00000313 	andeq	r0, r0, r3, lsl r3
    3bc8:	00005712 	andeq	r5, r0, r2, lsl r7
    3bcc:	00031e20 	andeq	r1, r3, r0, lsr #28
    3bd0:	00574900 	subseq	r4, r7, r0, lsl #18
    3bd4:	03291b00 	teqeq	r9, #0, 22
    3bd8:	91030000 	mrsls	r0, (UNDEF: 3)
    3bdc:	351b7db0 	ldrcc	r7, [fp, #-3504]	; 0xfffff250
    3be0:	03000003 	movweq	r0, #3
    3be4:	207da891 			; <UNDEFINED> instruction: 0x207da891
    3be8:	00000341 	andeq	r0, r0, r1, asr #6
    3bec:	00005780 	andeq	r5, r0, r0, lsl #15
    3bf0:	00013a23 	andeq	r3, r1, r3, lsr #20
    3bf4:	00492000 	subeq	r2, r9, r0
    3bf8:	000e6040 	andeq	r6, lr, r0, asr #32
    3bfc:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    3c00:	00015832 	andeq	r5, r1, r2, lsr r8
    3c04:	014f3200 	mrseq	r3, (UNDEF: 111)
    3c08:	46190000 	ldrmi	r0, [r9], -r0
    3c0c:	d8000001 	stmdale	r0, {r0}
    3c10:	00000057 	andeq	r0, r0, r7, asr r0
    3c14:	40240000 	eormi	r0, r4, r0
    3c18:	82400048 	subhi	r0, r0, #72	; 0x48
    3c1c:	25000001 	strcs	r0, [r0, #-1]
    3c20:	91045301 	tstls	r4, r1, lsl #6
    3c24:	25067d94 	strcs	r7, [r6, #-3476]	; 0xfffff26c
    3c28:	91045201 	tstls	r4, r1, lsl #4
    3c2c:	25067d98 	strcs	r7, [r6, #-3480]	; 0xfffff268
    3c30:	91045101 	tstls	r4, r1, lsl #2
    3c34:	25067cf8 	strcs	r7, [r6, #-3320]	; 0xfffff308
    3c38:	02087d02 	andeq	r7, r8, #2, 26	; 0x80
    3c3c:	02250079 	eoreq	r0, r5, #121	; 0x79
    3c40:	7a02047d 	bvc	84e3c <IRQ_STACK_SIZE+0x7ce3c>
    3c44:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    3c48:	00750200 	rsbseq	r0, r5, r0, lsl #4
    3c4c:	24000000 	strcs	r0, [r0], #-0
    3c50:	400047d0 	ldrdmi	r4, [r0], -r0
    3c54:	0000160d 	andeq	r1, r0, sp, lsl #12
    3c58:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    3c5c:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    3c60:	08910351 	ldmeq	r1, {r0, r4, r6, r8, r9}
    3c64:	50012506 	andpl	r2, r1, r6, lsl #10
    3c68:	7dd09103 	ldfvcp	f1, [r0, #12]
    3c6c:	bd340000 	ldclt	0, cr0, [r4, #-0]
    3c70:	01000009 	tsteq	r0, r9
    3c74:	49a8021d 	stmibmi	r8!, {r0, r2, r3, r4, r9}
    3c78:	004c4000 	subeq	r4, ip, r0
    3c7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c80:	0000143d 	andeq	r1, r0, sp, lsr r4
    3c84:	0049ec24 	subeq	lr, r9, r4, lsr #24
    3c88:	00043a40 	andeq	r3, r4, r0, asr #20
    3c8c:	53012500 	movwpl	r2, #5376	; 0x1500
    3c90:	01253001 	teqeq	r5, r1
    3c94:	ff0a0352 			; <UNDEFINED> instruction: 0xff0a0352
    3c98:	510125ff 	strdpl	r2, [r1, -pc]
    3c9c:	01253001 	teqeq	r5, r1
    3ca0:	25300150 	ldrcs	r0, [r0, #-336]!	; 0xfffffeb0
    3ca4:	010c7d02 	tsteq	ip, r2, lsl #26
    3ca8:	7d022531 	cfstr32vc	mvfx2, [r2, #-196]	; 0xffffff3c
    3cac:	ec030508 	cfstr32	mvfx0, [r3], {8}
    3cb0:	2540017e 	strbcs	r0, [r0, #-382]	; 0xfffffe82
    3cb4:	01047d02 	tsteq	r4, r2, lsl #26
    3cb8:	7d022533 	cfstr32vc	mvfx2, [r2, #-204]	; 0xffffff34
    3cbc:	00330100 	eorseq	r0, r3, r0, lsl #2
    3cc0:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3cc4:	144d0000 	strbne	r0, [sp], #-0
    3cc8:	6b160000 	blvs	583cd0 <IRQ_STACK_SIZE+0x57bcd0>
    3ccc:	14000000 	strne	r0, [r0], #-0
    3cd0:	0baa3b00 	bleq	fea928d8 <IRQ_STACK_BASE+0xbaa928d8>
    3cd4:	3f010000 	svccc	0x00010000
    3cd8:	00145f01 	andseq	r5, r4, r1, lsl #30
    3cdc:	e8030500 	stmda	r3, {r8, sl}
    3ce0:	0640013c 			; <UNDEFINED> instruction: 0x0640013c
    3ce4:	0000143d 	andeq	r1, r0, sp, lsr r4
    3ce8:	00003a15 	andeq	r3, r0, r5, lsl sl
    3cec:	00147400 	andseq	r7, r4, r0, lsl #8
    3cf0:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3cf4:	001d0000 	andseq	r0, sp, r0
    3cf8:	000a5f3b 	andeq	r5, sl, fp, lsr pc
    3cfc:	01400100 	mrseq	r0, (UNDEF: 80)
    3d00:	00001486 	andeq	r1, r0, r6, lsl #9
    3d04:	3d000305 	stccc	3, cr0, [r0, #-20]	; 0xffffffec
    3d08:	64064001 	strvs	r4, [r6], #-1
    3d0c:	3b000014 	blcc	3d64 <ABORT_STACK_SIZE+0x3964>
    3d10:	000009fd 	strdeq	r0, [r0], -sp
    3d14:	9d014101 	stflss	f4, [r1, #-4]
    3d18:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3d1c:	013d2003 	teqeq	sp, r3
    3d20:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    3d24:	3a150000 	bcc	543d2c <IRQ_STACK_SIZE+0x53bd2c>
    3d28:	b2000000 	andlt	r0, r0, #0
    3d2c:	16000014 			; <UNDEFINED> instruction: 0x16000014
    3d30:	0000006b 	andeq	r0, r0, fp, rrx
    3d34:	63380015 	teqvs	r8, #21
    3d38:	01006f68 	tsteq	r0, r8, ror #30
    3d3c:	14c40142 	strbne	r0, [r4], #322	; 0x142
    3d40:	03050000 	movweq	r0, #20480	; 0x5000
    3d44:	40016a48 	andmi	r6, r1, r8, asr #20
    3d48:	0014a206 	andseq	sl, r4, r6, lsl #4
    3d4c:	09f03b00 	ldmibeq	r0!, {r8, r9, fp, ip, sp}^
    3d50:	43010000 	movwmi	r0, #4096	; 0x1000
    3d54:	0014db01 	andseq	sp, r4, r1, lsl #22
    3d58:	60030500 	andvs	r0, r3, r0, lsl #10
    3d5c:	0640016a 	strbeq	r0, [r0], -sl, ror #2
    3d60:	000014a2 	andeq	r1, r0, r2, lsr #9
    3d64:	0009333b 	andeq	r3, r9, fp, lsr r3
    3d68:	01440100 	mrseq	r0, (UNDEF: 84)
    3d6c:	000014f2 	strdeq	r1, [r0], -r2
    3d70:	6a780305 	bvs	1e0498c <STACK_SIZE+0x160498c>
    3d74:	a2064001 	andge	r4, r6, #1
    3d78:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    3d7c:	0000004f 	andeq	r0, r0, pc, asr #32
    3d80:	00001507 	andeq	r1, r0, r7, lsl #10
    3d84:	00006b16 	andeq	r6, r0, r6, lsl fp
    3d88:	3c000900 	stccc	9, cr0, [r0], {-0}
    3d8c:	00000a93 	muleq	r0, r3, sl
    3d90:	14f72301 	ldrbtne	r2, [r7], #769	; 0x301
    3d94:	03050000 	movweq	r0, #20480	; 0x5000
    3d98:	40018260 	andmi	r8, r1, r0, ror #4
    3d9c:	00012f15 	andeq	r2, r1, r5, lsl pc
    3da0:	00152800 	andseq	r2, r5, r0, lsl #16
    3da4:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3da8:	00040000 	andeq	r0, r4, r0
    3dac:	0009043c 	andeq	r0, r9, ip, lsr r4
    3db0:	18240100 	stmdane	r4!, {r8}
    3db4:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3db8:	018b6c03 	orreq	r6, fp, r3, lsl #24
    3dbc:	0a3a3c40 	beq	e92ec4 <STACK_SIZE+0x692ec4>
    3dc0:	26010000 	strcs	r0, [r1], -r0
    3dc4:	0000004f 	andeq	r0, r0, pc, asr #32
    3dc8:	8c0c0305 	stchi	3, cr0, [ip], {5}
    3dcc:	333c4001 	teqcc	ip, #1
    3dd0:	0100000b 	tsteq	r0, fp
    3dd4:	00004f27 	andeq	r4, r0, r7, lsr #30
    3dd8:	10030500 	andne	r0, r3, r0, lsl #10
    3ddc:	1540018c 	strbne	r0, [r0, #-396]	; 0xfffffe74
    3de0:	0000004f 	andeq	r0, r0, pc, asr #32
    3de4:	0000156b 	andeq	r1, r0, fp, ror #10
    3de8:	00006b16 	andeq	r6, r0, r6, lsl fp
    3dec:	3c000100 	stfccs	f0, [r0], {-0}
    3df0:	00000ad2 	ldrdeq	r0, [r0], -r2
    3df4:	155b2801 	ldrbne	r2, [fp, #-2049]	; 0xfffff7ff
    3df8:	03050000 	movweq	r0, #20480	; 0x5000
    3dfc:	40018c18 	andmi	r8, r1, r8, lsl ip
    3e00:	000a083c 	andeq	r0, sl, ip, lsr r8
    3e04:	8d410100 	stfhie	f0, [r1, #-0]
    3e08:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3e0c:	018b6803 	orreq	r6, fp, r3, lsl #16
    3e10:	93040540 	movwls	r0, #17728	; 0x4540
    3e14:	3d000015 	stccc	0, cr0, [r0, #-84]	; 0xffffffac
    3e18:	00000048 	andeq	r0, r0, r8, asr #32
    3e1c:	00003a15 	andeq	r3, r0, r5, lsl sl
    3e20:	0015a900 	andseq	sl, r5, r0, lsl #18
    3e24:	006b3e00 	rsbeq	r3, fp, r0, lsl #28
    3e28:	0fff0000 	svceq	0x00ff0000
    3e2c:	0b0b3c00 	bleq	2d2e34 <IRQ_STACK_SIZE+0x2cae34>
    3e30:	01040000 	mrseq	r0, (UNDEF: 4)
    3e34:	000015ba 			; <UNDEFINED> instruction: 0x000015ba
    3e38:	6a900305 	bvs	fe404a54 <IRQ_STACK_BASE+0xba404a54>
    3e3c:	98064001 	stmdals	r6, {r0, lr}
    3e40:	15000015 	strne	r0, [r0, #-21]	; 0xffffffeb
    3e44:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e48:	000015d0 	ldrdeq	r1, [r0], -r0
    3e4c:	00006b3e 	andeq	r6, r0, lr, lsr fp
    3e50:	002d0000 	eoreq	r0, sp, r0
    3e54:	000bb13c 	andeq	fp, fp, ip, lsr r1
    3e58:	e1010500 	tst	r1, r0, lsl #10
    3e5c:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3e60:	013d4003 	teqeq	sp, r3
    3e64:	15bf0640 	ldrne	r0, [pc, #1600]!	; 44ac <SVC_STACK_SIZE+0x4ac>
    3e68:	3a150000 	bcc	543e70 <IRQ_STACK_SIZE+0x53be70>
    3e6c:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    3e70:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    3e74:	0000006b 	andeq	r0, r0, fp, rrx
    3e78:	3c004507 	cfstr32cc	mvfx4, [r0], {7}
    3e7c:	000008fb 	strdeq	r0, [r0], -fp
    3e80:	16080106 	strne	r0, [r8], -r6, lsl #2
    3e84:	03050000 	movweq	r0, #20480	; 0x5000
    3e88:	4000f7e0 	andmi	pc, r0, r0, ror #15
    3e8c:	0015e606 	andseq	lr, r5, r6, lsl #12
    3e90:	097c3f00 	ldmdbeq	ip!, {r8, r9, sl, fp, ip, sp}^
    3e94:	dc070000 	stcle	0, cr0, [r7], {-0}
    3e98:	0000002c 	andeq	r0, r0, ip, lsr #32
    3e9c:	0000162c 	andeq	r1, r0, ip, lsr #12
    3ea0:	00008140 	andeq	r8, r0, r0, asr #2
    3ea4:	008e4000 	addeq	r4, lr, r0
    3ea8:	99400000 	stmdbls	r0, {}^	; <UNPREDICTABLE>
    3eac:	00000000 	andeq	r0, r0, r0
    3eb0:	00037641 	andeq	r7, r3, r1, asr #12
    3eb4:	40220300 	eormi	r0, r2, r0, lsl #6
    3eb8:	0000008e 	andeq	r0, r0, lr, lsl #1
    3ebc:	40000017 	andmi	r0, r0, r7, lsl r0
    3ec0:	04000002 	streq	r0, [r0], #-2
    3ec4:	0008e600 	andeq	lr, r8, r0, lsl #12
    3ec8:	a5010400 	strge	r0, [r1, #-1024]	; 0xfffffc00
    3ecc:	01000002 	tsteq	r0, r2
    3ed0:	00000c1b 	andeq	r0, r0, fp, lsl ip
    3ed4:	00000219 	andeq	r0, r0, r9, lsl r2
    3ed8:	400049f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    3edc:	00000134 	andeq	r0, r0, r4, lsr r1
    3ee0:	00000c5b 	andeq	r0, r0, fp, asr ip
    3ee4:	3c060102 	stfccs	f0, [r6], {2}
    3ee8:	02000001 	andeq	r0, r0, #1
    3eec:	013a0801 	teqeq	sl, r1, lsl #16
    3ef0:	02020000 	andeq	r0, r2, #0
    3ef4:	00005305 	andeq	r5, r0, r5, lsl #6
    3ef8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3efc:	000001f8 	strdeq	r0, [r0], -r8
    3f00:	69050403 	stmdbvs	r5, {r0, r1, sl}
    3f04:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3f08:	01730704 	cmneq	r3, r4, lsl #14
    3f0c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3f10:	0000f705 	andeq	pc, r0, r5, lsl #14
    3f14:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3f18:	00000169 	andeq	r0, r0, r9, ror #2
    3f1c:	fc050402 	stc2	4, cr0, [r5], {2}
    3f20:	02000000 	andeq	r0, r0, #0
    3f24:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    3f28:	04020000 	streq	r0, [r2], #-0
    3f2c:	00016e07 	andeq	r6, r1, r7, lsl #28
    3f30:	08010200 	stmdaeq	r1, {r9}
    3f34:	00000143 	andeq	r0, r0, r3, asr #2
    3f38:	000c2104 	andeq	r2, ip, r4, lsl #2
    3f3c:	f4070100 	vst4.8	{d0,d2,d4,d6}, [r7], r0
    3f40:	14400049 	strbne	r0, [r0], #-73	; 0xffffffb7
    3f44:	01000000 	mrseq	r0, (UNDEF: 0)
    3f48:	0bfa059c 	bleq	ffe855c0 <IRQ_STACK_BASE+0xbbe855c0>
    3f4c:	0c010000 	stceq	0, cr0, [r1], {-0}
    3f50:	00000041 	andeq	r0, r0, r1, asr #32
    3f54:	40004a08 	andmi	r4, r0, r8, lsl #20
    3f58:	00000014 	andeq	r0, r0, r4, lsl r0
    3f5c:	2f049c01 	svccs	0x00049c01
    3f60:	0100000c 	tsteq	r0, ip
    3f64:	004a1c11 	subeq	r1, sl, r1, lsl ip
    3f68:	00001840 	andeq	r1, r0, r0, asr #16
    3f6c:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    3f70:	00000be5 	andeq	r0, r0, r5, ror #23
    3f74:	00411601 	subeq	r1, r1, r1, lsl #12
    3f78:	4a340000 	bmi	d03f80 <STACK_SIZE+0x503f80>
    3f7c:	001c4000 	andseq	r4, ip, r0
    3f80:	9c010000 	stcls	0, cr0, [r1], {-0}
    3f84:	000000d5 	ldrdeq	r0, [r0], -r5
    3f88:	01007807 	tsteq	r0, r7, lsl #16
    3f8c:	00004118 	andeq	r4, r0, r8, lsl r1
    3f90:	00500100 	subseq	r0, r0, r0, lsl #2
    3f94:	000c0e04 	andeq	r0, ip, r4, lsl #28
    3f98:	501e0100 	andspl	r0, lr, r0, lsl #2
    3f9c:	3040004a 	subcc	r0, r0, sl, asr #32
    3fa0:	01000000 	mrseq	r0, (UNDEF: 0)
    3fa4:	0c45089c 	mcrreq	8, 9, r0, r5, cr12
    3fa8:	26010000 	strcs	r0, [r1], -r0
    3fac:	40004a80 	andmi	r4, r0, r0, lsl #21
    3fb0:	000000a8 	andeq	r0, r0, r8, lsr #1
    3fb4:	01e59c01 	mvneq	r9, r1, lsl #24
    3fb8:	65090000 	strvs	r0, [r9, #-0]
    3fbc:	2601006e 	strcs	r0, [r1], -lr, rrx
    3fc0:	00000041 	andeq	r0, r0, r1, asr #32
    3fc4:	000057fb 	strdeq	r5, [r0], -fp
    3fc8:	004a9c0a 	subeq	r9, sl, sl, lsl #24
    3fcc:	0001e540 	andeq	lr, r1, r0, asr #10
    3fd0:	00012300 	andeq	r2, r1, r0, lsl #6
    3fd4:	51010b00 	tstpl	r1, r0, lsl #22
    3fd8:	0b330802 	bleq	cc5fe8 <STACK_SIZE+0x4c5fe8>
    3fdc:	74025001 	strvc	r5, [r2], #-1
    3fe0:	b00c0000 	andlt	r0, ip, r0
    3fe4:	e540004a 	strb	r0, [r0, #-74]	; 0xffffffb6
    3fe8:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    3fec:	0b000001 	bleq	3ff8 <ABORT_STACK_SIZE+0x3bf8>
    3ff0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3ff4:	50010b34 	andpl	r0, r1, r4, lsr fp
    3ff8:	5001f303 	andpl	pc, r1, r3, lsl #6
    3ffc:	4ad80a00 	bmi	ff606804 <IRQ_STACK_BASE+0xbb606804>
    4000:	01fb4000 	mvnseq	r4, r0
    4004:	015c0000 	cmpeq	ip, r0
    4008:	010b0000 	mrseq	r0, (UNDEF: 11)
    400c:	0b300152 	bleq	c0455c <STACK_SIZE+0x40455c>
    4010:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4014:	50010b33 	andpl	r0, r1, r3, lsr fp
    4018:	0a003001 	beq	10024 <IRQ_STACK_SIZE+0x8024>
    401c:	40004ae4 	andmi	r4, r0, r4, ror #21
    4020:	00000216 	andeq	r0, r0, r6, lsl r2
    4024:	00000175 	andeq	r0, r0, r5, ror r1
    4028:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    402c:	010b3308 	tsteq	fp, r8, lsl #6
    4030:	00300150 	eorseq	r0, r0, r0, asr r1
    4034:	004af40a 	subeq	pc, sl, sl, lsl #8
    4038:	00022c40 	andeq	r2, r2, r0, asr #24
    403c:	00019300 	andeq	r9, r1, r0, lsl #6
    4040:	52010b00 	andpl	r0, r1, #0, 22
    4044:	010b3101 	tsteq	fp, r1, lsl #2
    4048:	33080251 	movwcc	r0, #33361	; 0x8251
    404c:	0150010b 	cmpeq	r0, fp, lsl #2
    4050:	040a0030 	streq	r0, [sl], #-48	; 0xffffffd0
    4054:	fb40004b 	blx	100418a <STACK_SIZE+0x80418a>
    4058:	b1000001 	tstlt	r0, r1
    405c:	0b000001 	bleq	4068 <SVC_STACK_SIZE+0x68>
    4060:	30015201 	andcc	r5, r1, r1, lsl #4
    4064:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    4068:	010b3408 	tsteq	fp, r8, lsl #8
    406c:	00300150 	eorseq	r0, r0, r0, asr r1
    4070:	004b100a 	subeq	r1, fp, sl
    4074:	00021640 	andeq	r1, r2, r0, asr #12
    4078:	0001ca00 	andeq	ip, r1, r0, lsl #20
    407c:	51010b00 	tstpl	r1, r0, lsl #22
    4080:	0b340802 	bleq	d06090 <STACK_SIZE+0x506090>
    4084:	30015001 	andcc	r5, r1, r1
    4088:	4b280d00 	blmi	a07490 <STACK_SIZE+0x207490>
    408c:	022c4000 	eoreq	r4, ip, #0
    4090:	010b0000 	mrseq	r0, (UNDEF: 11)
    4094:	0b310152 	bleq	c445e4 <STACK_SIZE+0x4445e4>
    4098:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    409c:	50010b34 	andpl	r0, r1, r4, lsr fp
    40a0:	00003001 	andeq	r3, r0, r1
    40a4:	0008050e 	andeq	r0, r8, lr, lsl #10
    40a8:	fb490200 	blx	12448b2 <STACK_SIZE+0xa448b2>
    40ac:	0f000001 	svceq	0x00000001
    40b0:	00000041 	andeq	r0, r0, r1, asr #32
    40b4:	0000410f 	andeq	r4, r0, pc, lsl #2
    40b8:	e10e0000 	mrs	r0, (UNDEF: 14)
    40bc:	02000007 	andeq	r0, r0, #7
    40c0:	0002164a 	andeq	r1, r2, sl, asr #12
    40c4:	00410f00 	subeq	r0, r1, r0, lsl #30
    40c8:	410f0000 	mrsmi	r0, CPSR
    40cc:	0f000000 	svceq	0x00000000
    40d0:	00000041 	andeq	r0, r0, r1, asr #32
    40d4:	08530e00 	ldmdaeq	r3, {r9, sl, fp}^
    40d8:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    40dc:	0000022c 	andeq	r0, r0, ip, lsr #4
    40e0:	0000410f 	andeq	r4, r0, pc, lsl #2
    40e4:	00410f00 	subeq	r0, r1, r0, lsl #30
    40e8:	10000000 	andne	r0, r0, r0
    40ec:	0000081b 	andeq	r0, r0, fp, lsl r8
    40f0:	410f4c02 	tstmi	pc, r2, lsl #24
    40f4:	0f000000 	svceq	0x00000000
    40f8:	00000041 	andeq	r0, r0, r1, asr #32
    40fc:	0000410f 	andeq	r4, r0, pc, lsl #2
    4100:	d3000000 	movwle	r0, #0
    4104:	04000000 	streq	r0, [r0], #-0
    4108:	0009f800 	andeq	pc, r9, r0, lsl #16
    410c:	a5010400 	strge	r0, [r1, #-1024]	; 0xfffffc00
    4110:	01000002 	tsteq	r0, r2
    4114:	00000c5d 	andeq	r0, r0, sp, asr ip
    4118:	00000219 	andeq	r0, r0, r9, lsl r2
    411c:	40004b28 	andmi	r4, r0, r8, lsr #22
    4120:	00000040 	andeq	r0, r0, r0, asr #32
    4124:	00000cd8 	ldrdeq	r0, [r0], -r8
    4128:	3c060102 	stfccs	f0, [r6], {2}
    412c:	02000001 	andeq	r0, r0, #1
    4130:	013a0801 	teqeq	sl, r1, lsl #16
    4134:	02020000 	andeq	r0, r2, #0
    4138:	00005305 	andeq	r5, r0, r5, lsl #6
    413c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4140:	000001f8 	strdeq	r0, [r0], -r8
    4144:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4148:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    414c:	01730704 	cmneq	r3, r4, lsl #14
    4150:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4154:	0000f705 	andeq	pc, r0, r5, lsl #14
    4158:	07080200 	streq	r0, [r8, -r0, lsl #4]
    415c:	00000169 	andeq	r0, r0, r9, ror #2
    4160:	fc050402 	stc2	4, cr0, [r5], {2}
    4164:	02000000 	andeq	r0, r0, #0
    4168:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    416c:	04020000 	streq	r0, [r2], #-0
    4170:	00016e07 	andeq	r6, r1, r7, lsl #28
    4174:	08010200 	stmdaeq	r1, {r9}
    4178:	00000143 	andeq	r0, r0, r3, asr #2
    417c:	00009c04 	andeq	r9, r0, r4, lsl #24
    4180:	01090100 	mrseq	r0, (UNDEF: 25)
    4184:	00000091 	muleq	r0, r1, r0
    4188:	64656c05 	strbtvs	r6, [r5], #-3077	; 0xfffff3fb
    418c:	41090100 	mrsmi	r0, (UNDEF: 25)
    4190:	00000000 	andeq	r0, r0, r0
    4194:	000c5406 	andeq	r5, ip, r6, lsl #8
    4198:	28030100 	stmdacs	r3, {r8}
    419c:	2440004b 	strbcs	r0, [r0], #-75	; 0xffffffb5
    41a0:	01000000 	mrseq	r0, (UNDEF: 0)
    41a4:	0000bd9c 	muleq	r0, ip, sp
    41a8:	00790700 	rsbseq	r0, r9, r0, lsl #14
    41ac:	4b3c0000 	blmi	f041b4 <STACK_SIZE+0x7041b4>
    41b0:	00104000 	andseq	r4, r0, r0
    41b4:	06010000 	streq	r0, [r1], -r0
    41b8:	00008508 	andeq	r8, r0, r8, lsl #10
    41bc:	00000000 	andeq	r0, r0, r0
    41c0:	00007909 	andeq	r7, r0, r9, lsl #18
    41c4:	004b4c00 	subeq	r4, fp, r0, lsl #24
    41c8:	00001c40 	andeq	r1, r0, r0, asr #24
    41cc:	0a9c0100 	beq	fe7045d4 <IRQ_STACK_BASE+0xba7045d4>
    41d0:	00000085 	andeq	r0, r0, r5, lsl #1
    41d4:	00005856 	andeq	r5, r0, r6, asr r8
    41d8:	050a0000 	streq	r0, [sl, #-0]
    41dc:	00040000 	andeq	r0, r4, r0
    41e0:	00000a8d 	andeq	r0, r0, sp, lsl #21
    41e4:	02a50104 	adceq	r0, r5, #4, 2
    41e8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    41ec:	1900000c 	stmdbne	r0, {r2, r3}
    41f0:	68000002 	stmdavs	r0, {r1}
    41f4:	c440004b 	strbgt	r0, [r0], #-75	; 0xffffffb5
    41f8:	0f000001 	svceq	0x00000001
    41fc:	0200000d 	andeq	r0, r0, #13
    4200:	013c0601 	teqeq	ip, r1, lsl #12
    4204:	01020000 	mrseq	r0, (UNDEF: 2)
    4208:	00013a08 	andeq	r3, r1, r8, lsl #20
    420c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4210:	00000053 	andeq	r0, r0, r3, asr r0
    4214:	f8070202 			; <UNDEFINED> instruction: 0xf8070202
    4218:	03000001 	movweq	r0, #1
    421c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4220:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    4224:	00017307 	andeq	r7, r1, r7, lsl #6
    4228:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    422c:	000000f7 	strdeq	r0, [r0], -r7
    4230:	69070802 	stmdbvs	r7, {r1, fp}
    4234:	02000001 	andeq	r0, r0, #1
    4238:	00fc0504 	rscseq	r0, ip, r4, lsl #10
    423c:	04020000 	streq	r0, [r2], #-0
    4240:	00006e07 	andeq	r6, r0, r7, lsl #28
    4244:	02040400 	andeq	r0, r4, #0, 8
    4248:	016e0704 	cmneq	lr, r4, lsl #14
    424c:	01020000 	mrseq	r0, (UNDEF: 2)
    4250:	00014308 	andeq	r4, r1, r8, lsl #6
    4254:	81040500 	tsthi	r4, r0, lsl #10
    4258:	06000000 	streq	r0, [r0], -r0
    425c:	00000074 	andeq	r0, r0, r4, ror r0
    4260:	5c022007 	stcpl	0, cr2, [r2], {7}
    4264:	000000ef 	andeq	r0, r0, pc, ror #1
    4268:	000ba008 	andeq	sl, fp, r8
    426c:	485d0200 	ldmdami	sp, {r9}^
    4270:	00000000 	andeq	r0, r0, r0
    4274:	000ba508 	andeq	sl, fp, r8, lsl #10
    4278:	485e0200 	ldmdami	lr, {r9}^
    427c:	04000000 	streq	r0, [r0], #-0
    4280:	00092308 	andeq	r2, r9, r8, lsl #6
    4284:	485f0200 	ldmdami	pc, {r9}^	; <UNPREDICTABLE>
    4288:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    428c:	00092b08 	andeq	r2, r9, r8, lsl #22
    4290:	48600200 	stmdami	r0!, {r9}^
    4294:	0c000000 	stceq	0, cr0, [r0], {-0}
    4298:	000a7508 	andeq	r7, sl, r8, lsl #10
    429c:	48610200 	stmdami	r1!, {r9}^
    42a0:	10000000 	andne	r0, r0, r0
    42a4:	000a7d08 	andeq	r7, sl, r8, lsl #26
    42a8:	48620200 	stmdami	r2!, {r9}^
    42ac:	14000000 	strne	r0, [r0], #-0
    42b0:	0009a208 	andeq	sl, r9, r8, lsl #4
    42b4:	48630200 	stmdami	r3!, {r9}^
    42b8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    42bc:	000b4208 	andeq	r4, fp, r8, lsl #4
    42c0:	48640200 	stmdami	r4!, {r9}^
    42c4:	1c000000 	stcne	0, cr0, [r0], {-0}
    42c8:	0a230900 	beq	8c66d0 <STACK_SIZE+0xc66d0>
    42cc:	65020000 	strvs	r0, [r2, #-0]
    42d0:	00000086 	andeq	r0, r0, r6, lsl #1
    42d4:	000c830a 	andeq	r8, ip, sl, lsl #6
    42d8:	68220100 	stmdavs	r2!, {r8}
    42dc:	4c40004b 	mcrrmi	0, 4, r0, r0, cr11
    42e0:	01000000 	mrseq	r0, (UNDEF: 0)
    42e4:	0001659c 	muleq	r1, ip, r5
    42e8:	0c8c0b00 	vstmiaeq	ip, {d0-d-1}
    42ec:	22010000 	andcs	r0, r1, #0
    42f0:	00000048 	andeq	r0, r0, r8, asr #32
    42f4:	00005877 	andeq	r5, r0, r7, ror r8
    42f8:	000b160b 	andeq	r1, fp, fp, lsl #12
    42fc:	48220100 	stmdami	r2!, {r8}
    4300:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    4304:	0b000058 	bleq	446c <SVC_STACK_SIZE+0x46c>
    4308:	00000ee4 	andeq	r0, r0, r4, ror #29
    430c:	00482201 	subeq	r2, r8, r1, lsl #4
    4310:	58d50000 	ldmpl	r5, {}^	; <UNPREDICTABLE>
    4314:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
    4318:	41240100 	teqmi	r4, r0, lsl #2
    431c:	f3000000 	vhadd.u8	d0, d0, d0
    4320:	0d000058 	stceq	0, cr0, [r0, #-352]	; 0xfffffea0
    4324:	40004ba4 	andmi	r4, r0, r4, lsr #23
    4328:	00000346 	andeq	r0, r0, r6, asr #6
    432c:	0252010e 	subseq	r0, r2, #-2147483645	; 0x80000003
    4330:	010e0075 	tsteq	lr, r5, ror r0
    4334:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    4338:	74025001 	strvc	r5, [r2], #-1
    433c:	0a00007f 	beq	4540 <SVC_STACK_SIZE+0x540>
    4340:	00000c6c 	andeq	r0, r0, ip, ror #24
    4344:	4bb42d01 	blmi	fed0f750 <IRQ_STACK_BASE+0xbad0f750>
    4348:	01784000 	cmneq	r8, r0
    434c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4350:	0000032b 	andeq	r0, r0, fp, lsr #6
    4354:	004bc80f 	subeq	ip, fp, pc, lsl #16
    4358:	00036140 	andeq	r6, r3, r0, asr #2
    435c:	4bd40f00 	blmi	ff507f64 <IRQ_STACK_BASE+0xbb507f64>
    4360:	03684000 	cmneq	r8, #0
    4364:	d80f0000 	stmdale	pc, {}	; <UNPREDICTABLE>
    4368:	7940004b 	stmdbvc	r0, {r0, r1, r3, r6}^
    436c:	0f000003 	svceq	0x00000003
    4370:	40004bdc 	ldrdmi	r4, [r0], -ip
    4374:	00000380 	andeq	r0, r0, r0, lsl #7
    4378:	004be810 	subeq	lr, fp, r0, lsl r8
    437c:	00038740 	andeq	r8, r3, r0, asr #14
    4380:	0001b500 	andeq	fp, r1, r0, lsl #10
    4384:	50010e00 	andpl	r0, r1, r0, lsl #28
    4388:	7f1c0305 	svcvc	0x001c0305
    438c:	0f004001 	svceq	0x00004001
    4390:	40004c24 	andmi	r4, r0, r4, lsr #24
    4394:	00000399 	muleq	r0, r9, r3
    4398:	004c3010 	subeq	r3, ip, r0, lsl r0
    439c:	0003a040 	andeq	sl, r3, r0, asr #32
    43a0:	0001d700 	andeq	sp, r1, r0, lsl #14
    43a4:	51010e00 	tstpl	r1, r0, lsl #28
    43a8:	010e3101 	tsteq	lr, r1, lsl #2
    43ac:	00740250 	rsbseq	r0, r4, r0, asr r2
    43b0:	4c381000 	ldcmi	0, cr1, [r8], #-0
    43b4:	03b64000 			; <UNDEFINED> instruction: 0x03b64000
    43b8:	01ea0000 	mvneq	r0, r0
    43bc:	010e0000 	mrseq	r0, (UNDEF: 14)
    43c0:	00380150 	eorseq	r0, r8, r0, asr r1
    43c4:	004c4410 	subeq	r4, ip, r0, lsl r4
    43c8:	0003c740 	andeq	ip, r3, r0, asr #14
    43cc:	00020400 	andeq	r0, r2, r0, lsl #8
    43d0:	51010e00 	tstpl	r1, r0, lsl #28
    43d4:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    43d8:	74025001 	strvc	r5, [r2], #-1
    43dc:	50100000 	andspl	r0, r0, r0
    43e0:	dd40004c 	stclle	0, cr0, [r0, #-304]	; 0xfffffed0
    43e4:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    43e8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    43ec:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    43f0:	50010e00 	andpl	r0, r1, r0, lsl #28
    43f4:	00007402 	andeq	r7, r0, r2, lsl #8
    43f8:	004c5810 	subeq	r5, ip, r0, lsl r8
    43fc:	0003f340 	andeq	pc, r3, r0, asr #6
    4400:	00023300 	andeq	r3, r2, r0, lsl #6
    4404:	50010e00 	andpl	r0, r1, r0, lsl #28
    4408:	07e00a03 	strbeq	r0, [r0, r3, lsl #20]!
    440c:	4c641000 	stclmi	0, cr1, [r4], #-0
    4410:	04044000 	streq	r4, [r4], #-0
    4414:	024c0000 	subeq	r0, ip, #0
    4418:	010e0000 	mrseq	r0, (UNDEF: 14)
    441c:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    4420:	74025001 	strvc	r5, [r2], #-1
    4424:	70100000 	andsvc	r0, r0, r0
    4428:	1a40004c 	bne	1004560 <STACK_SIZE+0x804560>
    442c:	66000004 	strvs	r0, [r0], -r4
    4430:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4434:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4438:	50010eff 	strdpl	r0, [r1], -pc	; <UNPREDICTABLE>
    443c:	00007402 	andeq	r7, r0, r2, lsl #8
    4440:	004c7810 	subeq	r7, ip, r0, lsl r8
    4444:	00043040 	andeq	r3, r4, r0, asr #32
    4448:	00027900 	andeq	r7, r2, r0, lsl #18
    444c:	50010e00 	andpl	r0, r1, r0, lsl #28
    4450:	0f003101 	svceq	0x00003101
    4454:	40004c7c 	andmi	r4, r0, ip, ror ip
    4458:	00000441 	andeq	r0, r0, r1, asr #8
    445c:	004c980f 	subeq	r9, ip, pc, lsl #16
    4460:	00044840 	andeq	r4, r4, r0, asr #16
    4464:	4c9c0f00 	ldcmi	15, cr0, [ip], {0}
    4468:	04634000 	strbteq	r4, [r3], #-0
    446c:	a8100000 	ldmdage	r0, {}	; <UNPREDICTABLE>
    4470:	8740004c 	strbhi	r0, [r0, -ip, asr #32]
    4474:	ab000003 	blge	4488 <SVC_STACK_SIZE+0x488>
    4478:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    447c:	03055001 	movweq	r5, #20481	; 0x5001
    4480:	40017f2c 	andmi	r7, r1, ip, lsr #30
    4484:	4cc80f00 	stclmi	15, cr0, [r8], {0}
    4488:	046a4000 	strbteq	r4, [sl], #-0
    448c:	cc0f0000 	stcgt	0, cr0, [pc], {-0}
    4490:	8a40004c 	bhi	10045c8 <STACK_SIZE+0x8045c8>
    4494:	0f000004 	svceq	0x00000004
    4498:	40004cd0 	ldrdmi	r4, [r0], -r0
    449c:	00000491 	muleq	r0, r1, r4
    44a0:	004cd40f 	subeq	sp, ip, pc, lsl #8
    44a4:	00049840 	andeq	r9, r4, r0, asr #16
    44a8:	4cf40f00 	ldclmi	15, cr0, [r4]
    44ac:	049f4000 	ldreq	r4, [pc], #0	; 44b4 <SVC_STACK_SIZE+0x4b4>
    44b0:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
    44b4:	bf40004c 	svclt	0x0040004c
    44b8:	0f000004 	svceq	0x00000004
    44bc:	40004cfc 	strdmi	r4, [r0], -ip
    44c0:	000004c6 	andeq	r0, r0, r6, asr #9
    44c4:	004d000f 	subeq	r0, sp, pc
    44c8:	0004cd40 	andeq	ip, r4, r0, asr #26
    44cc:	4d0c1000 	stcmi	0, cr1, [ip, #-0]
    44d0:	04d44000 	ldrbeq	r4, [r4], #0
    44d4:	030d0000 	movweq	r0, #53248	; 0xd000
    44d8:	010e0000 	mrseq	r0, (UNDEF: 14)
    44dc:	e80a0351 	stmda	sl, {r0, r4, r6, r8, r9}
    44e0:	50010e03 	andpl	r0, r1, r3, lsl #28
    44e4:	10003101 	andne	r3, r0, r1, lsl #2
    44e8:	40004d14 	andmi	r4, r0, r4, lsl sp
    44ec:	000004ea 	andeq	r0, r0, sl, ror #9
    44f0:	00000321 	andeq	r0, r0, r1, lsr #6
    44f4:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    44f8:	0f000074 	svceq	0x00000074
    44fc:	40004d28 	andmi	r4, r0, r8, lsr #26
    4500:	000004fb 	strdeq	r0, [r0], -fp
    4504:	00ef1100 	rsceq	r1, pc, r0, lsl #2
    4508:	033b0000 	teqeq	fp, #0
    450c:	64120000 	ldrvs	r0, [r2], #-0
    4510:	04000000 	streq	r0, [r0], #-0
    4514:	09041300 	stmdbeq	r4, {r8, r9, ip}
    4518:	06010000 	streq	r0, [r1], -r0
    451c:	0000032b 	andeq	r0, r0, fp, lsr #6
    4520:	000c9314 	andeq	r9, ip, r4, lsl r3
    4524:	61560200 	cmpvs	r6, r0, lsl #4
    4528:	15000003 	strne	r0, [r0, #-3]
    452c:	00000041 	andeq	r0, r0, r1, asr #32
    4530:	00004115 	andeq	r4, r0, r5, lsl r1
    4534:	006b1500 	rsbeq	r1, fp, r0, lsl #10
    4538:	16000000 	strne	r0, [r0], -r0
    453c:	0000040d 	andeq	r0, r0, sp, lsl #8
    4540:	71147d03 	tstvc	r4, r3, lsl #26
    4544:	0200000c 	andeq	r0, r0, #12
    4548:	0003791f 	andeq	r7, r3, pc, lsl r9
    454c:	00411500 	subeq	r1, r1, r0, lsl #10
    4550:	16000000 	strne	r0, [r0], -r0
    4554:	00000c54 	andeq	r0, r0, r4, asr ip
    4558:	21161802 	tstcs	r6, r2, lsl #16
    455c:	0200000c 	andeq	r0, r0, #12
    4560:	0376143f 	cmneq	r6, #1056964608	; 0x3f000000
    4564:	22020000 	andcs	r0, r2, #0
    4568:	00000399 	muleq	r0, r9, r3
    456c:	00007b15 	andeq	r7, r0, r5, lsl fp
    4570:	16001700 	strne	r1, [r0], -r0, lsl #14
    4574:	00000a8a 	andeq	r0, r0, sl, lsl #21
    4578:	38147a02 	ldmdacc	r4, {r1, r9, fp, ip, sp, lr}
    457c:	02000009 	andeq	r0, r0, #9
    4580:	0003b67b 	andeq	fp, r3, fp, ror r6
    4584:	00411500 	subeq	r1, r1, r0, lsl #10
    4588:	41150000 	tstmi	r5, r0
    458c:	00000000 	andeq	r0, r0, r0
    4590:	0009cc14 	andeq	ip, r9, r4, lsl ip
    4594:	c7870200 	strgt	r0, [r7, r0, lsl #4]
    4598:	15000003 	strne	r0, [r0, #-3]
    459c:	00000041 	andeq	r0, r0, r1, asr #32
    45a0:	0b801400 	bleq	fe0095a8 <IRQ_STACK_BASE+0xba0095a8>
    45a4:	84020000 	strhi	r0, [r2], #-0
    45a8:	000003dd 	ldrdeq	r0, [r0], -sp
    45ac:	00004115 	andeq	r4, r0, r5, lsl r1
    45b0:	00411500 	subeq	r1, r1, r0, lsl #10
    45b4:	14000000 	strne	r0, [r0], #-0
    45b8:	0000095f 	andeq	r0, r0, pc, asr r9
    45bc:	03f38302 	mvnseq	r8, #134217728	; 0x8000000
    45c0:	41150000 	tstmi	r5, r0
    45c4:	15000000 	strne	r0, [r0, #-0]
    45c8:	00000041 	andeq	r0, r0, r1, asr #32
    45cc:	09451400 	stmdbeq	r5, {sl, ip}^
    45d0:	80020000 	andhi	r0, r2, r0
    45d4:	00000404 	andeq	r0, r0, r4, lsl #8
    45d8:	00004115 	andeq	r4, r0, r5, lsl r1
    45dc:	d9140000 	ldmdble	r4, {}	; <UNPREDICTABLE>
    45e0:	02000008 	andeq	r0, r0, #8
    45e4:	00041a4e 	andeq	r1, r4, lr, asr #20
    45e8:	00411500 	subeq	r1, r1, r0, lsl #10
    45ec:	41150000 	tstmi	r5, r0
    45f0:	00000000 	andeq	r0, r0, r0
    45f4:	0007a714 	andeq	sl, r7, r4, lsl r7
    45f8:	304b0200 	subcc	r0, fp, r0, lsl #4
    45fc:	15000004 	strne	r0, [r0, #-4]
    4600:	00000041 	andeq	r0, r0, r1, asr #32
    4604:	00004115 	andeq	r4, r0, r5, lsl r1
    4608:	a8140000 	ldmdage	r4, {}	; <UNPREDICTABLE>
    460c:	02000008 	andeq	r0, r0, #8
    4610:	00044147 	andeq	r4, r4, r7, asr #2
    4614:	00411500 	subeq	r1, r1, r0, lsl #10
    4618:	16000000 	strne	r0, [r0], -r0
    461c:	00000ccb 	andeq	r0, r0, fp, asr #25
    4620:	63141604 	tstvs	r4, #4, 12	; 0x400000
    4624:	0400000c 	streq	r0, [r0], #-12
    4628:	00046317 	andeq	r6, r4, r7, lsl r3
    462c:	00481500 	subeq	r1, r8, r0, lsl #10
    4630:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4634:	15000000 	strne	r0, [r0, #-0]
    4638:	00000048 	andeq	r0, r0, r8, asr #32
    463c:	0cbb1600 	ldceq	6, cr1, [fp]
    4640:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    4644:	0006ec14 	andeq	lr, r6, r4, lsl ip
    4648:	8ac70300 	bhi	ff1c5250 <IRQ_STACK_BASE+0xbb1c5250>
    464c:	15000004 	strne	r0, [r0, #-4]
    4650:	00000048 	andeq	r0, r0, r8, asr #32
    4654:	00004815 	andeq	r4, r0, r5, lsl r8
    4658:	00481500 	subeq	r1, r8, r0, lsl #10
    465c:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4660:	00000000 	andeq	r0, r0, r0
    4664:	0003b316 	andeq	fp, r3, r6, lsl r3
    4668:	16ca0300 	strbne	r0, [sl], r0, lsl #6
    466c:	000004a4 	andeq	r0, r0, r4, lsr #9
    4670:	da16cb03 	ble	5b7284 <IRQ_STACK_SIZE+0x5af284>
    4674:	03000006 	movweq	r0, #6
    4678:	074914c9 	strbeq	r1, [r9, -r9, asr #9]
    467c:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    4680:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    4684:	00004815 	andeq	r4, r0, r5, lsl r8
    4688:	00481500 	subeq	r1, r8, r0, lsl #10
    468c:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    4690:	15000000 	strne	r0, [r0, #-0]
    4694:	00000048 	andeq	r0, r0, r8, asr #32
    4698:	03d11600 	bicseq	r1, r1, #0, 12
    469c:	cc030000 	stcgt	0, cr0, [r3], {-0}
    46a0:	0004c616 	andeq	ip, r4, r6, lsl r6
    46a4:	16cd0300 	strbne	r0, [sp], r0, lsl #6
    46a8:	00000262 	andeq	r0, r0, r2, ror #4
    46ac:	aa14b403 	bge	5316c0 <IRQ_STACK_SIZE+0x5296c0>
    46b0:	0200000c 	andeq	r0, r0, #12
    46b4:	0004ea3a 	andeq	lr, r4, sl, lsr sl
    46b8:	00411500 	subeq	r1, r1, r0, lsl #10
    46bc:	41150000 	tstmi	r5, r0
    46c0:	00000000 	andeq	r0, r0, r0
    46c4:	00014814 	andeq	r4, r1, r4, lsl r8
    46c8:	fb350200 	blx	d44ed2 <STACK_SIZE+0x544ed2>
    46cc:	15000004 	strne	r0, [r0, #-4]
    46d0:	00000048 	andeq	r0, r0, r8, asr #32
    46d4:	0ca21800 	stceq	8, cr1, [r2]
    46d8:	30020000 	andcc	r0, r2, r0
    46dc:	00004815 	andeq	r4, r0, r5, lsl r8
    46e0:	00481500 	subeq	r1, r8, r0, lsl #10
    46e4:	00000000 	andeq	r0, r0, r0
    46e8:	00000302 	andeq	r0, r0, r2, lsl #6
    46ec:	0bc20004 	bleq	ff084704 <IRQ_STACK_BASE+0xbb084704>
    46f0:	01040000 	mrseq	r0, (UNDEF: 4)
    46f4:	000002a5 	andeq	r0, r0, r5, lsr #5
    46f8:	000d3201 	andeq	r3, sp, r1, lsl #4
    46fc:	00021900 	andeq	r1, r2, r0, lsl #18
    4700:	004d2c00 	subeq	r2, sp, r0, lsl #24
    4704:	00031840 	andeq	r1, r3, r0, asr #16
    4708:	000df800 	andeq	pc, sp, r0, lsl #16
    470c:	0dec0200 	sfmeq	f0, 2, [ip]
    4710:	020c0000 	andeq	r0, ip, #0
    4714:	00005603 	andeq	r5, r0, r3, lsl #12
    4718:	0dad0300 	stceq	3, cr0, [sp]
    471c:	05020000 	streq	r0, [r2, #-0]
    4720:	00000056 	andeq	r0, r0, r6, asr r0
    4724:	0dfd0300 	ldcleq	3, cr0, [sp]
    4728:	06020000 	streq	r0, [r2], -r0
    472c:	00000056 	andeq	r0, r0, r6, asr r0
    4730:	0d150304 	ldceq	3, cr0, [r5, #-16]
    4734:	07020000 	streq	r0, [r2, -r0]
    4738:	00000056 	andeq	r0, r0, r6, asr r0
    473c:	04040008 	streq	r0, [r4], #-8
    4740:	00017307 	andeq	r7, r1, r7, lsl #6
    4744:	06010400 	streq	r0, [r1], -r0, lsl #8
    4748:	0000013c 	andeq	r0, r0, ip, lsr r1
    474c:	3a080104 	bcc	204b64 <IRQ_STACK_SIZE+0x1fcb64>
    4750:	04000001 	streq	r0, [r0], #-1
    4754:	00530502 	subseq	r0, r3, r2, lsl #10
    4758:	02040000 	andeq	r0, r4, #0
    475c:	0001f807 	andeq	pc, r1, r7, lsl #16
    4760:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    4764:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4768:	f7050804 			; <UNDEFINED> instruction: 0xf7050804
    476c:	04000000 	streq	r0, [r0], #-0
    4770:	01690708 	cmneq	r9, r8, lsl #14
    4774:	04040000 	streq	r0, [r4], #-0
    4778:	0000fc05 	andeq	pc, r0, r5, lsl #24
    477c:	07040400 	streq	r0, [r4, -r0, lsl #8]
    4780:	0000006e 	andeq	r0, r0, lr, rrx
    4784:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
    4788:	00016e07 	andeq	r6, r1, r7, lsl #28
    478c:	08010400 	stmdaeq	r1, {sl}
    4790:	00000143 	andeq	r0, r0, r3, asr #2
    4794:	000ce007 	andeq	lr, ip, r7
    4798:	56d40500 	ldrbpl	r0, [r4], r0, lsl #10
    479c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    47a0:	00000086 	andeq	r0, r0, r6, lsl #1
    47a4:	4d2c0c01 	stcmi	12, cr0, [ip, #-4]!
    47a8:	03184000 	tsteq	r8, #0
    47ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    47b0:	0000026c 	andeq	r0, r0, ip, ror #4
    47b4:	000dd009 	andeq	sp, sp, r9
    47b8:	560c0100 	strpl	r0, [ip], -r0, lsl #2
    47bc:	34000000 	strcc	r0, [r0], #-0
    47c0:	0a000059 	beq	492c <SVC_STACK_SIZE+0x92c>
    47c4:	00000df9 	strdeq	r0, [r0], -r9
    47c8:	00560f01 	subseq	r0, r6, r1, lsl #30
    47cc:	596b0000 	stmdbpl	fp!, {}^	; <UNPREDICTABLE>
    47d0:	670b0000 	strvs	r0, [fp, -r0]
    47d4:	0100000d 	tsteq	r0, sp
    47d8:	00005610 	andeq	r5, r0, r0, lsl r6
    47dc:	0a560100 	beq	1584be4 <STACK_SIZE+0xd84be4>
    47e0:	000009f8 	strdeq	r0, [r0], -r8
    47e4:	00561101 	subseq	r1, r6, r1, lsl #2
    47e8:	599f0000 	ldmibpl	pc, {}	; <UNPREDICTABLE>
    47ec:	870a0000 	strhi	r0, [sl, -r0]
    47f0:	0100000d 	tsteq	r0, sp
    47f4:	00026c12 	andeq	r6, r2, r2, lsl ip
    47f8:	0059e200 	subseq	lr, r9, r0, lsl #4
    47fc:	0d250a00 	vstmdbeq	r5!, {s0-s-1}
    4800:	13010000 	movwne	r0, #4096	; 0x1000
    4804:	0000026c 	andeq	r0, r0, ip, ror #4
    4808:	00005a56 	andeq	r5, r0, r6, asr sl
    480c:	000d410a 	andeq	r4, sp, sl, lsl #2
    4810:	56140100 	ldrpl	r0, [r4], -r0, lsl #2
    4814:	76000000 	strvc	r0, [r0], -r0
    4818:	0a00005a 	beq	4988 <SVC_STACK_SIZE+0x988>
    481c:	00000d94 	muleq	r0, r4, sp
    4820:	026c1501 	rsbeq	r1, ip, #4194304	; 0x400000
    4824:	5ab20000 	bpl	fec8482c <IRQ_STACK_BASE+0xbac8482c>
    4828:	720a0000 	andvc	r0, sl, #0
    482c:	0100000d 	tsteq	r0, sp
    4830:	00005616 	andeq	r5, r0, r6, lsl r6
    4834:	005aea00 	subseq	lr, sl, r0, lsl #20
    4838:	0ddb0a00 	vldreq	s1, [fp]
    483c:	17010000 	strne	r0, [r1, -r0]
    4840:	00000056 	andeq	r0, r0, r6, asr r0
    4844:	00005b05 	andeq	r5, r0, r5, lsl #22
    4848:	000cf90a 	andeq	pc, ip, sl, lsl #18
    484c:	56180100 	ldrpl	r0, [r8], -r0, lsl #2
    4850:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4854:	0a00005b 	beq	49c8 <SVC_STACK_SIZE+0x9c8>
    4858:	00000d52 	andeq	r0, r0, r2, asr sp
    485c:	00561a01 	subseq	r1, r6, r1, lsl #20
    4860:	5b6a0000 	blpl	1a84868 <STACK_SIZE+0x1284868>
    4864:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    4868:	0100000d 	tsteq	r0, sp
    486c:	0000561b 	andeq	r5, r0, fp, lsl r6
    4870:	005b8800 	subseq	r8, fp, r0, lsl #16
    4874:	0d390a00 	vldmdbeq	r9!, {s0-s-1}
    4878:	1c010000 	stcne	0, cr0, [r1], {-0}
    487c:	00000056 	andeq	r0, r0, r6, asr r0
    4880:	00005ba6 	andeq	r5, r0, r6, lsr #23
    4884:	000d5f0a 	andeq	r5, sp, sl, lsl #30
    4888:	561d0100 	ldrpl	r0, [sp], -r0, lsl #2
    488c:	d1000000 	mrsle	r0, (UNDEF: 0)
    4890:	0c00005b 	stceq	0, cr0, [r0], {91}	; 0x5b
    4894:	40004d50 	andmi	r4, r0, r0, asr sp
    4898:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    489c:	004d540c 	subeq	r5, sp, ip, lsl #8
    48a0:	0002bc40 	andeq	fp, r2, r0, asr #24
    48a4:	4dc40c00 	stclmi	12, cr0, [r4]
    48a8:	02b54000 	adcseq	r4, r5, #0
    48ac:	c80c0000 	stmdagt	ip, {}	; <UNPREDICTABLE>
    48b0:	c740004d 	strbgt	r0, [r0, -sp, asr #32]
    48b4:	0c000002 	stceq	0, cr0, [r0], {2}
    48b8:	40004de8 	andmi	r4, r0, r8, ror #27
    48bc:	000002ce 	andeq	r0, r0, lr, asr #5
    48c0:	004dfc0d 	subeq	pc, sp, sp, lsl #24
    48c4:	0002df40 	andeq	sp, r2, r0, asr #30
    48c8:	0001fe00 	andeq	pc, r1, r0, lsl #28
    48cc:	52010e00 	andpl	r0, r1, #0, 28
    48d0:	10000a03 	andne	r0, r0, r3, lsl #20
    48d4:	0351010e 	cmpeq	r1, #-2147483645	; 0x80000003
    48d8:	0e06507b 	mcreq	0, 0, r5, cr6, cr11, {3}
    48dc:	79065001 	stmdbvc	r6, {r0, ip, lr}
    48e0:	f0000b00 			; <UNDEFINED> instruction: 0xf0000b00
    48e4:	b00c001a 	andlt	r0, ip, sl, lsl r0
    48e8:	ce40004e 	cdpgt	0, 4, cr0, cr0, cr14, {2}
    48ec:	0c000002 	stceq	0, cr0, [r0], {2}
    48f0:	40004eb4 			; <UNDEFINED> instruction: 0x40004eb4
    48f4:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    48f8:	004f100c 	subeq	r1, pc, ip
    48fc:	0002b540 	andeq	fp, r2, r0, asr #10
    4900:	4f140c00 	svcmi	0x00140c00
    4904:	02c74000 	sbceq	r4, r7, #0
    4908:	340d0000 	strcc	r0, [sp], #-0
    490c:	df40004f 	svcle	0x0040004f
    4910:	47000002 	strmi	r0, [r0, -r2]
    4914:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4918:	0a035201 	beq	d9124 <IRQ_STACK_SIZE+0xd1124>
    491c:	010e1000 	mrseq	r1, (UNDEF: 14)
    4920:	00750651 	rsbseq	r0, r5, r1, asr r6
    4924:	1af0000b 	bne	ffc04958 <IRQ_STACK_BASE+0xbbc04958>
    4928:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    492c:	0c00007a 	stceq	0, cr0, [r0], {122}	; 0x7a
    4930:	40004f98 	mulmi	r0, r8, pc	; <UNPREDICTABLE>
    4934:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    4938:	004f9c0c 	subeq	r9, pc, ip, lsl #24
    493c:	0002c740 	andeq	ip, r2, r0, asr #14
    4940:	4fe40c00 	svcmi	0x00e40c00
    4944:	02b54000 	adcseq	r4, r5, #0
    4948:	e80c0000 	stmda	ip, {}	; <UNPREDICTABLE>
    494c:	c740004f 	strbgt	r0, [r0, -pc, asr #32]
    4950:	00000002 	andeq	r0, r0, r2
    4954:	0056040f 	subseq	r0, r6, pc, lsl #8
    4958:	25100000 	ldrcs	r0, [r0, #-0]
    495c:	82000000 	andhi	r0, r0, #0
    4960:	11000002 	tstne	r0, r2
    4964:	00000095 	muleq	r0, r5, r0
    4968:	e71200ff 			; <UNDEFINED> instruction: 0xe71200ff
    496c:	0100000c 	tsteq	r0, ip
    4970:	00027208 	andeq	r7, r2, r8, lsl #4
    4974:	28030500 	stmdacs	r3, {r8, sl}
    4978:	1240018c 	subne	r0, r0, #140, 2	; 0x23
    497c:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    4980:	00560901 	subseq	r0, r6, r1, lsl #18
    4984:	03050000 	movweq	r0, #20480	; 0x5000
    4988:	40018c24 	andmi	r8, r1, r4, lsr #24
    498c:	000cd612 	andeq	sp, ip, r2, lsl r6
    4990:	560a0100 	strpl	r0, [sl], -r0, lsl #2
    4994:	05000000 	streq	r0, [r0, #-0]
    4998:	018c2003 	orreq	r2, ip, r3
    499c:	02621340 	rsbeq	r1, r2, #64, 6
    49a0:	b4030000 	strlt	r0, [r3], #-0
    49a4:	00036d14 	andeq	r6, r3, r4, lsl sp
    49a8:	56340400 	ldrtpl	r0, [r4], -r0, lsl #8
    49ac:	13000000 	movwne	r0, #0
    49b0:	00000dc7 	andeq	r0, r0, r7, asr #27
    49b4:	cc153604 	ldcgt	6, cr3, [r5], {4}
    49b8:	03000000 	movweq	r0, #0
    49bc:	0002dfaa 	andeq	sp, r2, sl, lsr #31
    49c0:	00561600 	subseq	r1, r6, r0, lsl #12
    49c4:	17000000 	strne	r0, [r0, -r0]
    49c8:	00000da6 	andeq	r0, r0, r6, lsr #27
    49cc:	009c1706 	addseq	r1, ip, r6, lsl #14
    49d0:	02fe0000 	rscseq	r0, lr, #0
    49d4:	9c160000 	ldcls	0, cr0, [r6], {-0}
    49d8:	16000000 	strne	r0, [r0], -r0
    49dc:	000002fe 	strdeq	r0, [r0], -lr
    49e0:	0000ac16 	andeq	sl, r0, r6, lsl ip
    49e4:	040f0000 	streq	r0, [pc], #-0	; 49ec <SVC_STACK_SIZE+0x9ec>
    49e8:	00000304 	andeq	r0, r0, r4, lsl #6
    49ec:	022a0018 	eoreq	r0, sl, #24
    49f0:	00040000 	andeq	r0, r4, r0
    49f4:	00000d0d 	andeq	r0, r0, sp, lsl #26
    49f8:	02a50104 	adceq	r0, r5, #4, 2
    49fc:	90010000 	andls	r0, r1, r0
    4a00:	1900000e 	stmdbne	r0, {r1, r2, r3}
    4a04:	44000002 	strmi	r0, [r0], #-2
    4a08:	e8400050 	stmda	r0, {r4, r6}^
    4a0c:	9f000000 	svcls	0x00000000
    4a10:	0200000f 	andeq	r0, r0, #15
    4a14:	00000ce0 	andeq	r0, r0, r0, ror #25
    4a18:	0030d402 	eorseq	sp, r0, r2, lsl #8
    4a1c:	04030000 	streq	r0, [r3], #-0
    4a20:	00017307 	andeq	r7, r1, r7, lsl #6
    4a24:	03040400 	movweq	r0, #17408	; 0x4400
    4a28:	013c0601 	teqeq	ip, r1, lsl #12
    4a2c:	01030000 	mrseq	r0, (UNDEF: 3)
    4a30:	00013a08 	andeq	r3, r1, r8, lsl #20
    4a34:	05020300 	streq	r0, [r2, #-768]	; 0xfffffd00
    4a38:	00000053 	andeq	r0, r0, r3, asr r0
    4a3c:	f8070203 			; <UNDEFINED> instruction: 0xf8070203
    4a40:	05000001 	streq	r0, [r0, #-1]
    4a44:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4a48:	08030074 	stmdaeq	r3, {r2, r4, r5, r6}
    4a4c:	0000f705 	andeq	pc, r0, r5, lsl #14
    4a50:	07080300 	streq	r0, [r8, -r0, lsl #6]
    4a54:	00000169 	andeq	r0, r0, r9, ror #2
    4a58:	fc050403 	stc2	4, cr0, [r5], {3}
    4a5c:	03000000 	movweq	r0, #0
    4a60:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    4a64:	04030000 	streq	r0, [r3], #-0
    4a68:	00016e07 	andeq	r6, r1, r7, lsl #28
    4a6c:	08010300 	stmdaeq	r1, {r8, r9}
    4a70:	00000143 	andeq	r0, r0, r3, asr #2
    4a74:	00009402 	andeq	r9, r0, r2, lsl #8
    4a78:	30070300 	andcc	r0, r7, r0, lsl #6
    4a7c:	06000000 	streq	r0, [r0], -r0
    4a80:	00000e6d 	andeq	r0, r0, sp, ror #28
    4a84:	c209030c 	andgt	r0, r9, #12, 6	; 0x30000000
    4a88:	07000000 	streq	r0, [r0, -r0]
    4a8c:	00000e2f 	andeq	r0, r0, pc, lsr #28
    4a90:	00860a03 	addeq	r0, r6, r3, lsl #20
    4a94:	07000000 	streq	r0, [r0, -r0]
    4a98:	00000e76 	andeq	r0, r0, r6, ror lr
    4a9c:	00c20b03 	sbceq	r0, r2, r3, lsl #22
    4aa0:	07040000 	streq	r0, [r4, -r0]
    4aa4:	00000e7d 	andeq	r0, r0, sp, ror lr
    4aa8:	00c20c03 	sbceq	r0, r2, r3, lsl #24
    4aac:	00080000 	andeq	r0, r8, r0
    4ab0:	00910408 	addseq	r0, r1, r8, lsl #8
    4ab4:	6d020000 	stcvs	0, cr0, [r2, #-0]
    4ab8:	0300000e 	movweq	r0, #14
    4abc:	0000910d 	andeq	r9, r0, sp, lsl #2
    4ac0:	0e020900 	cdpeq	9, 0, cr0, cr2, cr0, {0}
    4ac4:	07010000 	streq	r0, [r1, -r0]
    4ac8:	000000fa 	strdeq	r0, [r0], -sl
    4acc:	0000fa01 	andeq	pc, r0, r1, lsl #20
    4ad0:	0e2f0a00 	vmuleq.f32	s0, s30, s0
    4ad4:	07010000 	streq	r0, [r1, -r0]
    4ad8:	00000086 	andeq	r0, r0, r6, lsl #1
    4adc:	000e8b0b 	andeq	r8, lr, fp, lsl #22
    4ae0:	fa080100 	blx	204ee8 <IRQ_STACK_SIZE+0x1fcee8>
    4ae4:	00000000 	andeq	r0, r0, r0
    4ae8:	00c80408 	sbceq	r0, r8, r8, lsl #8
    4aec:	d30c0000 	movwle	r0, #49152	; 0xc000
    4af0:	44000000 	strmi	r0, [r0], #-0
    4af4:	2c400050 	mcrrcs	0, 5, r0, r0, cr0
    4af8:	01000000 	mrseq	r0, (UNDEF: 0)
    4afc:	0001339c 	muleq	r1, ip, r3
    4b00:	00e30d00 	rsceq	r0, r3, r0, lsl #26
    4b04:	5c270000 	stcpl	0, cr0, [r7], #-0
    4b08:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
    4b0c:	01000000 	mrseq	r0, (UNDEF: 0)
    4b10:	505c0f50 	subspl	r0, ip, r0, asr pc
    4b14:	021c4000 	andseq	r4, ip, #0
    4b18:	01100000 	tsteq	r0, r0
    4b1c:	003c0150 	eorseq	r0, ip, r0, asr r1
    4b20:	0e831100 	rmfeqs	f1, f3, f0
    4b24:	15010000 	strne	r0, [r1, #-0]
    4b28:	40005070 	andmi	r5, r0, r0, ror r0
    4b2c:	00000078 	andeq	r0, r0, r8, ror r0
    4b30:	019c9c01 	orrseq	r9, ip, r1, lsl #24
    4b34:	2f120000 	svccs	0x00120000
    4b38:	0100000e 	tsteq	r0, lr
    4b3c:	00008615 	andeq	r8, r0, r5, lsl r6
    4b40:	005c4500 	subseq	r4, ip, r0, lsl #10
    4b44:	0e8b1300 	cdpeq	3, 8, cr1, cr11, cr0, {0}
    4b48:	16010000 	strne	r0, [r1], -r0
    4b4c:	000000fa 	strdeq	r0, [r0], -sl
    4b50:	d3145301 	tstle	r4, #67108864	; 0x4000000
    4b54:	80000000 	andhi	r0, r0, r0
    4b58:	80400050 	subhi	r0, r0, r0, asr r0
    4b5c:	0100000e 	tsteq	r0, lr
    4b60:	00e30d16 	rsceq	r0, r3, r6, lsl sp
    4b64:	5c630000 	stclpl	0, cr0, [r3], #-0
    4b68:	80150000 	andshi	r0, r5, r0
    4b6c:	1600000e 	strne	r0, [r0], -lr
    4b70:	000000ee 	andeq	r0, r0, lr, ror #1
    4b74:	00005c81 	andeq	r5, r0, r1, lsl #25
    4b78:	0050880f 	subseq	r8, r0, pc, lsl #16
    4b7c:	00021c40 	andeq	r1, r2, r0, asr #24
    4b80:	50011000 	andpl	r1, r1, r0
    4b84:	00003c01 	andeq	r3, r0, r1, lsl #24
    4b88:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    4b8c:	0100000e 	tsteq	r0, lr
    4b90:	00008629 	andeq	r8, r0, r9, lsr #12
    4b94:	0050e800 	subseq	lr, r0, r0, lsl #16
    4b98:	00001440 	andeq	r1, r0, r0, asr #8
    4b9c:	119c0100 	orrsne	r0, ip, r0, lsl #2
    4ba0:	00000e4c 	andeq	r0, r0, ip, asr #28
    4ba4:	50fc2d01 	rscspl	r2, ip, r1, lsl #26
    4ba8:	00144000 	andseq	r4, r4, r0
    4bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    4bb0:	000001d4 	ldrdeq	r0, [r0], -r4
    4bb4:	000e2f18 	andeq	r2, lr, r8, lsl pc
    4bb8:	862d0100 	strthi	r0, [sp], -r0, lsl #2
    4bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    4bc0:	5d170050 	ldcpl	0, cr0, [r7, #-320]	; 0xfffffec0
    4bc4:	01000000 	mrseq	r0, (UNDEF: 0)
    4bc8:	00008631 	andeq	r8, r0, r1, lsr r6
    4bcc:	00511000 	subseq	r1, r1, r0
    4bd0:	00001c40 	andeq	r1, r0, r0, asr #24
    4bd4:	199c0100 	ldmibne	ip, {r8}
    4bd8:	00000e0f 	andeq	r0, r0, pc, lsl #28
    4bdc:	00fa0301 	rscseq	r0, sl, r1, lsl #6
    4be0:	03050000 	movweq	r0, #20480	; 0x5000
    4be4:	40019828 	andmi	r9, r1, r8, lsr #16
    4be8:	000e1f19 	andeq	r1, lr, r9, lsl pc
    4bec:	fa040100 	blx	104ff4 <IRQ_STACK_SIZE+0xfcff4>
    4bf0:	05000000 	streq	r0, [r0, #-0]
    4bf4:	01982c03 	orrseq	r2, r8, r3, lsl #24
    4bf8:	0e601940 	cdpeq	9, 6, cr1, cr0, cr0, {2}
    4bfc:	05010000 	streq	r0, [r1, #-0]
    4c00:	000000fa 	strdeq	r0, [r0], -sl
    4c04:	98300305 	ldmdals	r0!, {r0, r2, r8, r9}
    4c08:	cf1a4001 	svcgt	0x001a4001
    4c0c:	0400000c 	streq	r0, [r0], #-12
    4c10:	00003763 	andeq	r3, r0, r3, ror #14
    4c14:	00251b00 	eoreq	r1, r5, r0, lsl #22
    4c18:	00000000 	andeq	r0, r0, r0
    4c1c:	0000022b 	andeq	r0, r0, fp, lsr #4
    4c20:	0e850004 	cdpeq	0, 8, cr0, cr5, cr4, {0}
    4c24:	01040000 	mrseq	r0, (UNDEF: 4)
    4c28:	000002a5 	andeq	r0, r0, r5, lsr #5
    4c2c:	000ee901 	andeq	lr, lr, r1, lsl #18
    4c30:	00021900 	andeq	r1, r2, r0, lsl #18
    4c34:	00512c00 	subseq	r2, r1, r0, lsl #24
    4c38:	00011440 	andeq	r1, r1, r0, asr #8
    4c3c:	0010bc00 	andseq	fp, r0, r0, lsl #24
    4c40:	43500200 	cmpmi	r0, #0, 4
    4c44:	024c0042 	subeq	r0, ip, #66	; 0x42
    4c48:	00006d0b 	andeq	r6, r0, fp, lsl #26
    4c4c:	49500300 	ldmdbmi	r0, {r8, r9}^
    4c50:	0c020044 	stceq	0, cr0, [r2], {68}	; 0x44
    4c54:	0000006d 	andeq	r0, r0, sp, rrx
    4c58:	03710400 	cmneq	r1, #0, 8
    4c5c:	0d020000 	stceq	0, cr0, [r2, #-0]
    4c60:	0000006d 	andeq	r0, r0, sp, rrx
    4c64:	43500304 	cmpmi	r0, #4, 6	; 0x10000000
    4c68:	6d0e0200 	sfmvs	f0, 4, [lr, #-0]
    4c6c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4c70:	000ec404 	andeq	ip, lr, r4, lsl #8
    4c74:	6d0f0200 	sfmvs	f0, 4, [pc, #-0]	; 4c7c <SVC_STACK_SIZE+0xc7c>
    4c78:	0c000000 	stceq	0, cr0, [r0], {-0}
    4c7c:	000ef304 	andeq	pc, lr, r4, lsl #6
    4c80:	74100200 	ldrvc	r0, [r0], #-512	; 0xfffffe00
    4c84:	10000000 	andne	r0, r0, r0
    4c88:	07040500 	streq	r0, [r4, -r0, lsl #10]
    4c8c:	00000173 	andeq	r0, r0, r3, ror r1
    4c90:	00006d06 	andeq	r6, r0, r6, lsl #26
    4c94:	00008400 	andeq	r8, r0, r0, lsl #8
    4c98:	00840700 	addeq	r0, r4, r0, lsl #14
    4c9c:	000e0000 	andeq	r0, lr, r0
    4ca0:	6e070405 	cdpvs	4, 0, cr0, cr7, cr5, {0}
    4ca4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4ca8:	00000ce0 	andeq	r0, r0, r0, ror #25
    4cac:	006dd403 	rsbeq	sp, sp, r3, lsl #8
    4cb0:	04090000 	streq	r0, [r9], #-0
    4cb4:	3c060105 	stfccs	f0, [r6], {5}
    4cb8:	05000001 	streq	r0, [r0, #-1]
    4cbc:	013a0801 	teqeq	sl, r1, lsl #16
    4cc0:	02050000 	andeq	r0, r5, #0
    4cc4:	00005305 	andeq	r5, r0, r5, lsl #6
    4cc8:	07020500 	streq	r0, [r2, -r0, lsl #10]
    4ccc:	000001f8 	strdeq	r0, [r0], -r8
    4cd0:	6905040a 	stmdbvs	r5, {r1, r3, sl}
    4cd4:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    4cd8:	00f70508 	rscseq	r0, r7, r8, lsl #10
    4cdc:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    4ce0:	00016907 	andeq	r6, r1, r7, lsl #18
    4ce4:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    4ce8:	000000fc 	strdeq	r0, [r0], -ip
    4cec:	6e070405 	cdpvs	4, 0, cr0, cr7, cr5, {0}
    4cf0:	05000001 	streq	r0, [r0, #-1]
    4cf4:	01430801 	cmpeq	r3, r1, lsl #16
    4cf8:	94080000 	strls	r0, [r8], #-0
    4cfc:	04000000 	streq	r0, [r0], #-0
    4d00:	00006d07 	andeq	r6, r0, r7, lsl #26
    4d04:	0ccb0b00 	vstmiaeq	fp, {d16-d15}
    4d08:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    4d0c:	4000512c 	andmi	r5, r0, ip, lsr #2
    4d10:	00000030 	andeq	r0, r0, r0, lsr r0
    4d14:	01239c01 	teqeq	r3, r1, lsl #24
    4d18:	480c0000 	stmdami	ip, {}	; <UNPREDICTABLE>
    4d1c:	f0400051 			; <UNDEFINED> instruction: 0xf0400051
    4d20:	12000001 	andne	r0, r0, #1
    4d24:	0d000001 	stceq	0, cr0, [r0, #-4]
    4d28:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4d2c:	540e004c 	strpl	r0, [lr], #-76	; 0xffffffb4
    4d30:	f0400051 			; <UNDEFINED> instruction: 0xf0400051
    4d34:	0d000001 	stceq	0, cr0, [r0, #-4]
    4d38:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4d3c:	0b00004c 	bleq	4e74 <SVC_STACK_SIZE+0xe74>
    4d40:	00000c63 	andeq	r0, r0, r3, ror #24
    4d44:	515c0f01 	cmppl	ip, r1, lsl #30
    4d48:	008c4000 	addeq	r4, ip, r0
    4d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d50:	00000178 	andeq	r0, r0, r8, ror r1
    4d54:	000ed20f 	andeq	sp, lr, pc, lsl #4
    4d58:	6d0f0100 	stfvss	f0, [pc, #-0]	; 4d60 <SVC_STACK_SIZE+0xd60>
    4d5c:	9f000000 	svcls	0x00000000
    4d60:	0f00005c 	svceq	0x0000005c
    4d64:	00000ea0 	andeq	r0, r0, r0, lsr #29
    4d68:	006d0f01 	rsbeq	r0, sp, r1, lsl #30
    4d6c:	5cbd0000 	ldcpl	0, cr0, [sp]
    4d70:	b00f0000 	andlt	r0, pc, r0
    4d74:	0100000e 	tsteq	r0, lr
    4d78:	00006d0f 	andeq	r6, r0, pc, lsl #26
    4d7c:	005ce900 	subseq	lr, ip, r0, lsl #18
    4d80:	51941000 	orrspl	r1, r4, r0
    4d84:	02054000 	andeq	r4, r5, #0
    4d88:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
    4d8c:	05400051 	strbeq	r0, [r0, #-81]	; 0xffffffaf
    4d90:	00000002 	andeq	r0, r0, r2
    4d94:	000cbb0b 	andeq	fp, ip, fp, lsl #22
    4d98:	e8220100 	stmda	r2!, {r8}
    4d9c:	2c400051 	mcrrcs	0, 5, r0, r0, cr1
    4da0:	01000000 	mrseq	r0, (UNDEF: 0)
    4da4:	0001a09c 	muleq	r1, ip, r0
    4da8:	52041000 	andpl	r1, r4, #0
    4dac:	02104000 	andseq	r4, r0, #0
    4db0:	14110000 	ldrne	r0, [r1], #-0
    4db4:	10400052 	subne	r0, r0, r2, asr r0
    4db8:	00000002 	andeq	r0, r0, r2
    4dbc:	000ec90b 	andeq	ip, lr, fp, lsl #18
    4dc0:	14280100 	strtne	r0, [r8], #-256	; 0xffffff00
    4dc4:	2c400052 	mcrrcs	0, 5, r0, r0, cr2
    4dc8:	01000000 	mrseq	r0, (UNDEF: 0)
    4dcc:	0001c89c 	muleq	r1, ip, r8
    4dd0:	52301000 	eorspl	r1, r0, #0
    4dd4:	02214000 	eoreq	r4, r1, #0
    4dd8:	40110000 	andsmi	r0, r1, r0
    4ddc:	21400052 	qdaddcs	r0, r2, r0
    4de0:	00000002 	andeq	r0, r0, r2
    4de4:	000edb12 	andeq	sp, lr, r2, lsl fp
    4de8:	d9050100 	stmdble	r5, {r8}
    4dec:	05000001 	streq	r0, [r0, #-1]
    4df0:	01983403 	orrseq	r3, r8, r3, lsl #8
    4df4:	25041340 	strcs	r1, [r4, #-832]	; 0xfffffcc0
    4df8:	12000000 	andne	r0, r0, #0
    4dfc:	00000efd 	strdeq	r0, [r0], -sp
    4e00:	01d90601 	bicseq	r0, r9, r1, lsl #12
    4e04:	03050000 	movweq	r0, #20480	; 0x5000
    4e08:	40019838 	andmi	r9, r1, r8, lsr r8
    4e0c:	000ccf14 	andeq	ip, ip, r4, lsl pc
    4e10:	96250500 	strtls	r0, [r5], -r0, lsl #10
    4e14:	05000000 	streq	r0, [r0, #-0]
    4e18:	15000002 	strne	r0, [r0, #-2]
    4e1c:	0000008b 	andeq	r0, r0, fp, lsl #1
    4e20:	0ec01600 	cdpeq	6, 12, cr1, cr0, cr0, {0}
    4e24:	31060000 	mrscc	r0, (UNDEF: 6)
    4e28:	0000006d 	andeq	r0, r0, sp, rrx
    4e2c:	000e8317 	andeq	r8, lr, r7, lsl r3
    4e30:	21140400 	tstcs	r4, r0, lsl #8
    4e34:	15000002 	strne	r0, [r0, #-2]
    4e38:	000000de 	ldrdeq	r0, [r0], -lr
    4e3c:	0ecd1800 	cdpeq	8, 12, cr1, cr13, cr0, {0}
    4e40:	2d050000 	stccs	0, cr0, [r5, #-0]
    4e44:	00009615 	andeq	r9, r0, r5, lsl r6
    4e48:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4e4c:	04000001 	streq	r0, [r0], #-1
    4e50:	000fd500 	andeq	sp, pc, r0, lsl #10
    4e54:	a5010400 	strge	r0, [r1, #-1024]	; 0xfffffc00
    4e58:	01000002 	tsteq	r0, r2
    4e5c:	00000f30 	andeq	r0, r0, r0, lsr pc
    4e60:	00000219 	andeq	r0, r0, r9, lsl r2
    4e64:	40005240 	andmi	r5, r0, r0, asr #4
    4e68:	000000b4 	strheq	r0, [r0], -r4
    4e6c:	000011f0 	strdeq	r1, [r0], -r0
    4e70:	3c060102 	stfccs	f0, [r6], {2}
    4e74:	02000001 	andeq	r0, r0, #1
    4e78:	013a0801 	teqeq	sl, r1, lsl #16
    4e7c:	02020000 	andeq	r0, r2, #0
    4e80:	00005305 	andeq	r5, r0, r5, lsl #6
    4e84:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4e88:	000001f8 	strdeq	r0, [r0], -r8
    4e8c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4e90:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4e94:	01730704 	cmneq	r3, r4, lsl #14
    4e98:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4e9c:	0000f705 	andeq	pc, r0, r5, lsl #14
    4ea0:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4ea4:	00000169 	andeq	r0, r0, r9, ror #2
    4ea8:	fc050402 	stc2	4, cr0, [r5], {2}
    4eac:	02000000 	andeq	r0, r0, #0
    4eb0:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    4eb4:	04020000 	streq	r0, [r2], #-0
    4eb8:	00016e07 	andeq	r6, r1, r7, lsl #28
    4ebc:	78040400 	stmdavc	r4, {sl}
    4ec0:	02000000 	andeq	r0, r0, #0
    4ec4:	01430801 	cmpeq	r3, r1, lsl #16
    4ec8:	3f050000 	svccc	0x00050000
    4ecc:	0200000f 	andeq	r0, r0, #15
    4ed0:	00007292 	muleq	r0, r2, r2
    4ed4:	0f0b0600 	svceq	0x000b0600
    4ed8:	0a010000 	beq	44ee0 <IRQ_STACK_SIZE+0x3cee0>
    4edc:	0000007f 	andeq	r0, r0, pc, ror r0
    4ee0:	40005240 	andmi	r5, r0, r0, asr #4
    4ee4:	0000004c 	andeq	r0, r0, ip, asr #32
    4ee8:	00cf9c01 	sbceq	r9, pc, r1, lsl #24
    4eec:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    4ef0:	0100636e 	tsteq	r0, lr, ror #6
    4ef4:	0000410a 	andeq	r4, r0, sl, lsl #2
    4ef8:	005d0700 	subseq	r0, sp, r0, lsl #14
    4efc:	0f560800 	svceq	0x00560800
    4f00:	0c010000 	stceq	0, cr0, [r1], {-0}
    4f04:	0000007f 	andeq	r0, r0, pc, ror r0
    4f08:	00005d35 	andeq	r5, r0, r5, lsr sp
    4f0c:	000f5f09 	andeq	r5, pc, r9, lsl #30
    4f10:	7f0d0100 	svcvc	0x000d0100
    4f14:	01000000 	mrseq	r0, (UNDEF: 0)
    4f18:	470a0051 	smlsdmi	sl, r1, r0, r0
    4f1c:	0100000f 	tsteq	r0, pc
    4f20:	0000481a 	andeq	r4, r0, sl, lsl r8
    4f24:	00528c00 	subseq	r8, r2, r0, lsl #24
    4f28:	00000840 	andeq	r0, r0, r0, asr #16
    4f2c:	0a9c0100 	beq	fe705334 <IRQ_STACK_BASE+0xba705334>
    4f30:	00000f20 	andeq	r0, r0, r0, lsr #30
    4f34:	00481f01 	subeq	r1, r8, r1, lsl #30
    4f38:	52940000 	addspl	r0, r4, #0
    4f3c:	000c4000 	andeq	r4, ip, r0
    4f40:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f44:	000f680a 	andeq	r6, pc, sl, lsl #16
    4f48:	48240100 	stmdami	r4!, {r8}
    4f4c:	a0000000 	andge	r0, r0, r0
    4f50:	10400052 	subne	r0, r0, r2, asr r0
    4f54:	01000000 	mrseq	r0, (UNDEF: 0)
    4f58:	0f110a9c 	svceq	0x00110a9c
    4f5c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    4f60:	00000048 	andeq	r0, r0, r8, asr #32
    4f64:	400052b0 			; <UNDEFINED> instruction: 0x400052b0
    4f68:	0000000c 	andeq	r0, r0, ip
    4f6c:	ab0b9c01 	blge	2ebf78 <IRQ_STACK_SIZE+0x2e3f78>
    4f70:	01000010 	tsteq	r0, r0, lsl r0
    4f74:	0052bc2e 	subseq	fp, r2, lr, lsr #24
    4f78:	00003840 	andeq	r3, r0, r0, asr #16
    4f7c:	509c0100 	addspl	r0, ip, r0, lsl #2
    4f80:	0c000001 	stceq	0, cr0, [r0], {1}
    4f84:	2e010076 	mcrcs	0, 0, r0, cr1, cr6, {3}
    4f88:	00000048 	andeq	r0, r0, r8, asr #32
    4f8c:	690d5001 	stmdbvs	sp, {r0, ip, lr}
    4f90:	50300100 	eorspl	r0, r0, r0, lsl #2
    4f94:	02000001 	andeq	r0, r0, #1
    4f98:	0e007c91 	mcreq	12, 0, r7, cr0, cr1, {4}
    4f9c:	00000041 	andeq	r0, r0, r1, asr #32
    4fa0:	000f3a09 	andeq	r3, pc, r9, lsl #20
    4fa4:	7f080100 	svcvc	0x00080100
    4fa8:	05000000 	streq	r0, [r0, #-0]
    4fac:	01983c03 	orrseq	r3, r8, r3, lsl #24
    4fb0:	0f760f40 	svceq	0x00760f40
    4fb4:	07010000 	streq	r0, [r1, -r0]
    4fb8:	0000002c 	andeq	r0, r0, ip, lsr #32
    4fbc:	00068f00 	andeq	r8, r6, r0, lsl #30
    4fc0:	c8000400 	stmdagt	r0, {sl}
    4fc4:	04000010 	streq	r0, [r0], #-16
    4fc8:	0002a501 	andeq	sl, r2, r1, lsl #10
    4fcc:	0fff0100 	svceq	0x00ff0100
    4fd0:	02190000 	andseq	r0, r9, #0
    4fd4:	52f40000 	rscspl	r0, r4, #0
    4fd8:	0cc04000 	stcleq	0, cr4, [r0], {0}
    4fdc:	12910000 	addsne	r0, r1, #0
    4fe0:	01020000 	mrseq	r0, (UNDEF: 2)
    4fe4:	00013c06 	andeq	r3, r1, r6, lsl #24
    4fe8:	08010200 	stmdaeq	r1, {r9}
    4fec:	0000013a 	andeq	r0, r0, sl, lsr r1
    4ff0:	53050202 	movwpl	r0, #20994	; 0x5202
    4ff4:	02000000 	andeq	r0, r0, #0
    4ff8:	01f80702 	mvnseq	r0, r2, lsl #14
    4ffc:	04030000 	streq	r0, [r3], #-0
    5000:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    5004:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5008:	00000173 	andeq	r0, r0, r3, ror r1
    500c:	f7050802 			; <UNDEFINED> instruction: 0xf7050802
    5010:	02000000 	andeq	r0, r0, #0
    5014:	01690708 	cmneq	r9, r8, lsl #14
    5018:	04020000 	streq	r0, [r2], #-0
    501c:	0000fc05 	andeq	pc, r0, r5, lsl #24
    5020:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5024:	0000006e 	andeq	r0, r0, lr, rrx
    5028:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    502c:	00016e07 	andeq	r6, r1, r7, lsl #28
    5030:	08010200 	stmdaeq	r1, {r9}
    5034:	00000143 	andeq	r0, r0, r3, asr #2
    5038:	00100605 	andseq	r0, r0, r5, lsl #12
    503c:	01410100 	mrseq	r0, (UNDEF: 81)
    5040:	000feb06 	andeq	lr, pc, r6, lsl #22
    5044:	01700100 	cmneq	r0, r0, lsl #2
    5048:	0000009b 	muleq	r0, fp, r0
    504c:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    5050:	41720100 	cmnmi	r2, r0, lsl #2
    5054:	00000000 	andeq	r0, r0, r0
    5058:	00105705 	andseq	r5, r0, r5, lsl #14
    505c:	01480100 	mrseq	r0, (UNDEF: 88)
    5060:	000f8306 	andeq	r8, pc, r6, lsl #6
    5064:	01550100 	cmpeq	r5, r0, lsl #2
    5068:	000000bb 	strheq	r0, [r0], -fp
    506c:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    5070:	41570100 	cmpmi	r7, r0, lsl #2
    5074:	00000000 	andeq	r0, r0, r0
    5078:	00103c05 	andseq	r3, r0, r5, lsl #24
    507c:	01fe0100 	mvnseq	r0, r0, lsl #2
    5080:	00106908 	andseq	r6, r0, r8, lsl #18
    5084:	f4260100 	vld4.8	{d0,d2,d4,d6}, [r6], r0
    5088:	a8400052 	stmdage	r0, {r1, r4, r6}^
    508c:	01000000 	mrseq	r0, (UNDEF: 0)
    5090:	0000e89c 	muleq	r0, ip, r8
    5094:	007b0900 	rsbseq	r0, fp, r0, lsl #18
    5098:	52f40000 	rscspl	r0, r4, #0
    509c:	0ea84000 	cdpeq	0, 10, cr4, cr8, cr0, {0}
    50a0:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    50a4:	10920a00 	addsne	r0, r2, r0, lsl #20
    50a8:	7b010000 	blvc	450b0 <IRQ_STACK_SIZE+0x3d0b0>
    50ac:	00000048 	andeq	r0, r0, r8, asr #32
    50b0:	00010401 	andeq	r0, r1, r1, lsl #8
    50b4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50b8:	7d010064 	stcvc	0, cr0, [r1, #-400]	; 0xfffffe70
    50bc:	00000041 	andeq	r0, r0, r1, asr #32
    50c0:	0f9d0600 	svceq	0x009d0600
    50c4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    50c8:	00011c01 	andeq	r1, r1, r1, lsl #24
    50cc:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50d0:	8b010064 	blhi	45268 <IRQ_STACK_SIZE+0x3d268>
    50d4:	00000041 	andeq	r0, r0, r1, asr #32
    50d8:	0fa70a00 	svceq	0x00a70a00
    50dc:	96010000 	strls	r0, [r1], -r0
    50e0:	00000048 	andeq	r0, r0, r8, asr #32
    50e4:	00013801 	andeq	r3, r1, r1, lsl #16
    50e8:	6d630700 	stclvs	7, cr0, [r3, #-0]
    50ec:	98010064 	stmdals	r1, {r2, r5, r6}
    50f0:	00000041 	andeq	r0, r0, r1, asr #32
    50f4:	0fb10600 	svceq	0x00b10600
    50f8:	a6010000 	strge	r0, [r1], -r0
    50fc:	00015a01 	andeq	r5, r1, r1, lsl #20
    5100:	6e650b00 	vmulvs.f64	d16, d5, d0
    5104:	48a60100 	stmiami	r6!, {r8}
    5108:	07000000 	streq	r0, [r0, -r0]
    510c:	00646d63 	rsbeq	r6, r4, r3, ror #26
    5110:	0041a801 	subeq	sl, r1, r1, lsl #16
    5114:	06000000 	streq	r0, [r0], -r0
    5118:	00001025 	andeq	r1, r0, r5, lsr #32
    511c:	7201be01 	andvc	fp, r1, #1, 28
    5120:	07000001 	streq	r0, [r0, -r1]
    5124:	00646d63 	rsbeq	r6, r4, r3, ror #26
    5128:	0041c001 	subeq	ip, r1, r1
    512c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5130:	00001083 	andeq	r1, r0, r3, lsl #1
    5134:	539c3001 	orrspl	r3, ip, #1
    5138:	03104000 	tsteq	r0, #0
    513c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5140:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5144:	00009b09 	andeq	r9, r0, r9, lsl #22
    5148:	00539c00 	subseq	r9, r3, r0, lsl #24
    514c:	000ee040 	andeq	lr, lr, r0, asr #32
    5150:	0c320100 	ldfeqs	f0, [r2], #-0
    5154:	000000a3 	andeq	r0, r0, r3, lsr #1
    5158:	400053d8 	ldrdmi	r5, [r0], -r8
    515c:	00000f00 	andeq	r0, r0, r0, lsl #30
    5160:	01b63701 			; <UNDEFINED> instruction: 0x01b63701
    5164:	000d0000 	andeq	r0, sp, r0
    5168:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    516c:	000000af 	andeq	r0, r0, pc, lsr #1
    5170:	0c000000 	stceq	0, cr0, [r0], {-0}
    5174:	000000e8 	andeq	r0, r0, r8, ror #1
    5178:	4000544c 	andmi	r5, r0, ip, asr #8
    517c:	00000f28 	andeq	r0, r0, r8, lsr #30
    5180:	01f03901 	mvnseq	r3, r1, lsl #18
    5184:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
    5188:	0f00000f 	svceq	0x0000000f
    518c:	000000f8 	strdeq	r0, [r0], -r8
    5190:	00008310 	andeq	r8, r0, r0, lsl r3
    5194:	00545400 	subseq	r5, r4, r0, lsl #8
    5198:	000f4840 	andeq	r4, pc, r0, asr #16
    519c:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 51a4 <SVC_STACK_SIZE+0x11a4>
    51a0:	00000f48 	andeq	r0, r0, r8, asr #30
    51a4:	00008f0f 	andeq	r8, r0, pc, lsl #30
    51a8:	00000000 	andeq	r0, r0, r0
    51ac:	01040c00 	tsteq	r4, r0, lsl #24
    51b0:	54d00000 	ldrbpl	r0, [r0], #0
    51b4:	0f684000 	svceq	0x00684000
    51b8:	3a010000 	bcc	451c0 <IRQ_STACK_SIZE+0x3d1c0>
    51bc:	0000020f 	andeq	r0, r0, pc, lsl #4
    51c0:	000f680d 	andeq	r6, pc, sp, lsl #16
    51c4:	01100f00 	tsteq	r0, r0, lsl #30
    51c8:	00000000 	andeq	r0, r0, r0
    51cc:	00011c0c 	andeq	r1, r1, ip, lsl #24
    51d0:	00552000 	subseq	r2, r5, r0
    51d4:	000f8040 	andeq	r8, pc, r0, asr #32
    51d8:	2f3b0100 	svccs	0x003b0100
    51dc:	0d000002 	stceq	0, cr0, [r0, #-8]
    51e0:	00000f80 	andeq	r0, r0, r0, lsl #31
    51e4:	00012c0e 	andeq	r2, r1, lr, lsl #24
    51e8:	00000300 	andeq	r0, r0, r0, lsl #6
    51ec:	0001380c 	andeq	r3, r1, ip, lsl #16
    51f0:	00557800 	subseq	r7, r5, r0, lsl #16
    51f4:	000fa040 	andeq	sl, pc, r0, asr #32
    51f8:	553c0100 	ldrpl	r0, [ip, #-256]!	; 0xffffff00
    51fc:	11000002 	tstne	r0, r2
    5200:	00000144 	andeq	r0, r0, r4, asr #2
    5204:	0fa00d01 	svceq	0x00a00d01
    5208:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    520c:	07000001 	streq	r0, [r0, -r1]
    5210:	bb100000 	bllt	405218 <IRQ_STACK_SIZE+0x3fd218>
    5214:	e4000000 	str	r0, [r0], #-0
    5218:	c0400055 	subgt	r0, r0, r5, asr r0
    521c:	0100000f 	tsteq	r0, pc
    5220:	015a123e 	cmpeq	sl, lr, lsr r2
    5224:	55e40000 	strbpl	r0, [r4, #0]!
    5228:	0fd84000 	svceq	0x00d84000
    522c:	00010000 	andeq	r0, r1, r0
    5230:	0fd80d01 	svceq	0x00d80d01
    5234:	660e0000 	strvs	r0, [lr], -r0
    5238:	06000001 	streq	r0, [r0], -r1
    523c:	00008310 	andeq	r8, r0, r0, lsl r3
    5240:	0055e400 	subseq	lr, r5, r0, lsl #8
    5244:	000ff040 	andeq	pc, pc, r0, asr #32
    5248:	0dc20100 	stfeqe	f0, [r2]
    524c:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5250:	00008f0e 	andeq	r8, r0, lr, lsl #30
    5254:	00003700 	andeq	r3, r0, r0, lsl #14
    5258:	00000000 	andeq	r0, r0, r0
    525c:	00007b13 	andeq	r7, r0, r3, lsl fp
    5260:	0056ac00 	subseq	sl, r6, r0, lsl #24
    5264:	00004040 	andeq	r4, r0, r0, asr #32
    5268:	139c0100 	orrsne	r0, ip, #0, 2
    526c:	0000009b 	muleq	r0, fp, r0
    5270:	400056ec 	andmi	r5, r0, ip, ror #13
    5274:	00000044 	andeq	r0, r0, r4, asr #32
    5278:	8d149c01 	ldchi	12, cr9, [r4, #-4]
    527c:	0100000f 	tsteq	r0, pc
    5280:	00573050 	subseq	r3, r7, r0, asr r0
    5284:	00001840 	andeq	r1, r0, r0, asr #16
    5288:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    528c:	000000a3 	andeq	r0, r0, r3, lsr #1
    5290:	40005748 	andmi	r5, r0, r8, asr #14
    5294:	00000060 	andeq	r0, r0, r0, rrx
    5298:	02e89c01 	rsceq	r9, r8, #256	; 0x100
    529c:	af0e0000 	svcge	0x000e0000
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	0fbb1600 	svceq	0x00bb1600
    52a8:	61010000 	mrsvs	r0, (UNDEF: 1)
    52ac:	00000048 	andeq	r0, r0, r8, asr #32
    52b0:	400057a8 	andmi	r5, r0, r8, lsr #15
    52b4:	00000068 	andeq	r0, r0, r8, rrx
    52b8:	030e9c01 	movweq	r9, #60417	; 0xec01
    52bc:	63170000 	tstvs	r7, #0
    52c0:	0100646d 	tsteq	r0, sp, ror #8
    52c4:	00004163 	andeq	r4, r0, r3, ror #2
    52c8:	15000800 	strne	r0, [r0, #-2048]	; 0xfffff800
    52cc:	00000083 	andeq	r0, r0, r3, lsl #1
    52d0:	40005810 	andmi	r5, r0, r0, lsl r8
    52d4:	00000060 	andeq	r0, r0, r0, rrx
    52d8:	03289c01 	teqeq	r8, #256	; 0x100
    52dc:	8f0e0000 	svchi	0x000e0000
    52e0:	37000000 	strcc	r0, [r0, -r0]
    52e4:	00e81500 	rsceq	r1, r8, r0, lsl #10
    52e8:	58700000 	ldmdapl	r0!, {}^	; <UNPREDICTABLE>
    52ec:	00bc4000 	adcseq	r4, ip, r0
    52f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    52f4:	0000035e 	andeq	r0, r0, lr, asr r3
    52f8:	0000f80e 	andeq	pc, r0, lr, lsl #16
    52fc:	83102900 	tsthi	r0, #0, 18
    5300:	70000000 	andvc	r0, r0, r0
    5304:	18400058 	stmdane	r0, {r3, r4, r6}^
    5308:	01000010 	tsteq	r0, r0, lsl r0
    530c:	10180d7f 	andsne	r0, r8, pc, ror sp
    5310:	8f0e0000 	svchi	0x000e0000
    5314:	37000000 	strcc	r0, [r0, -r0]
    5318:	15000000 	strne	r0, [r0, #-0]
    531c:	00000104 	andeq	r0, r0, r4, lsl #2
    5320:	4000592c 	andmi	r5, r0, ip, lsr #18
    5324:	00000068 	andeq	r0, r0, r8, rrx
    5328:	03789c01 	cmneq	r8, #256	; 0x100
    532c:	100e0000 	andne	r0, lr, r0
    5330:	02000001 	andeq	r0, r0, #1
    5334:	011c1500 	tsteq	ip, r0, lsl #10
    5338:	59940000 	ldmibpl	r4, {}	; <UNPREDICTABLE>
    533c:	006c4000 	rsbeq	r4, ip, r0
    5340:	9c010000 	stcls	0, cr0, [r1], {-0}
    5344:	00000392 	muleq	r0, r2, r3
    5348:	00012c0e 	andeq	r2, r1, lr, lsl #24
    534c:	15000300 	strne	r0, [r0, #-768]	; 0xfffffd00
    5350:	00000138 	andeq	r0, r0, r8, lsr r1
    5354:	40005a00 	andmi	r5, r0, r0, lsl #20
    5358:	00000088 	andeq	r0, r0, r8, lsl #1
    535c:	03b59c01 			; <UNDEFINED> instruction: 0x03b59c01
    5360:	44180000 	ldrmi	r0, [r8], #-0
    5364:	48000001 	stmdami	r0, {r0}
    5368:	0e00005d 	mcreq	0, 0, r0, cr0, cr13, {2}
    536c:	0000014e 	andeq	r0, r0, lr, asr #2
    5370:	5a150007 	bpl	545394 <IRQ_STACK_SIZE+0x53d394>
    5374:	88000001 	stmdahi	r0, {r0}
    5378:	c040005a 	subgt	r0, r0, sl, asr r0
    537c:	01000000 	mrseq	r0, (UNDEF: 0)
    5380:	0003eb9c 	muleq	r3, ip, fp
    5384:	01660e00 	cmneq	r6, r0, lsl #28
    5388:	10060000 	andne	r0, r6, r0
    538c:	00000083 	andeq	r0, r0, r3, lsl #1
    5390:	40005a88 	andmi	r5, r0, r8, lsl #21
    5394:	00001038 	andeq	r1, r0, r8, lsr r0
    5398:	380dc201 	stmdacc	sp, {r0, r9, lr, pc}
    539c:	0e000010 	mcreq	0, 0, r0, cr0, cr0, {0}
    53a0:	0000008f 	andeq	r0, r0, pc, lsl #1
    53a4:	00000037 	andeq	r0, r0, r7, lsr r0
    53a8:	000fc508 	andeq	ip, pc, r8, lsl #10
    53ac:	48cd0100 	stmiami	sp, {r8}^
    53b0:	e040005b 	sub	r0, r0, fp, asr r0
    53b4:	01000000 	mrseq	r0, (UNDEF: 0)
    53b8:	0004949c 	muleq	r4, ip, r4
    53bc:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    53c0:	41cd0100 	bicmi	r0, sp, r0, lsl #2
    53c4:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    53c8:	1a00005d 	bne	5544 <SVC_STACK_SIZE+0x1544>
    53cc:	40005bb4 			; <UNDEFINED> instruction: 0x40005bb4
    53d0:	0000061e 	andeq	r0, r0, lr, lsl r6
    53d4:	00000429 	andeq	r0, r0, r9, lsr #8
    53d8:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    53dc:	011b6b08 	tsteq	fp, r8, lsl #22
    53e0:	01f30350 	mvnseq	r0, r0, asr r3
    53e4:	f41c0050 			; <UNDEFINED> instruction: 0xf41c0050
    53e8:	3440005b 	strbcc	r0, [r0], #-91	; 0xffffffa5
    53ec:	42000006 	andmi	r0, r0, #6
    53f0:	1b000004 	blne	5408 <SVC_STACK_SIZE+0x1408>
    53f4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    53f8:	50011b6b 	andpl	r1, r1, fp, ror #22
    53fc:	1c003001 	stcne	0, cr3, [r0], {1}
    5400:	40005c04 	andmi	r5, r0, r4, lsl #24
    5404:	0000064a 	andeq	r0, r0, sl, asr #12
    5408:	00000460 	andeq	r0, r0, r0, ror #8
    540c:	0152011b 	cmpeq	r2, fp, lsl r1
    5410:	51011b30 	tstpl	r1, r0, lsr fp
    5414:	1b6b0802 	blne	1ac7424 <STACK_SIZE+0x12c7424>
    5418:	30015001 	andcc	r5, r1, r1
    541c:	5c101c00 	ldcpl	12, cr1, [r0], {-0}
    5420:	06654000 	strbteq	r4, [r5], -r0
    5424:	04790000 	ldrbteq	r0, [r9], #-0
    5428:	011b0000 	tsteq	fp, r0
    542c:	6b080251 	blvs	205d78 <IRQ_STACK_SIZE+0x1fdd78>
    5430:	0150011b 	cmpeq	r0, fp, lsl r1
    5434:	281d0030 	ldmdacs	sp, {r4, r5}
    5438:	7b40005c 	blvc	10055b0 <STACK_SIZE+0x8055b0>
    543c:	1b000006 	blne	545c <SVC_STACK_SIZE+0x145c>
    5440:	31015201 	tstcc	r1, r1, lsl #4
    5444:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    5448:	011b6b08 	tsteq	fp, r8, lsl #22
    544c:	00300150 	eorseq	r0, r0, r0, asr r1
    5450:	0fd50800 	svceq	0x00d50800
    5454:	e4010000 	str	r0, [r1], #-0
    5458:	40005c28 	andmi	r5, r0, r8, lsr #24
    545c:	0000008c 	andeq	r0, r0, ip, lsl #1
    5460:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    5464:	f61e0000 			; <UNDEFINED> instruction: 0xf61e0000
    5468:	0100000f 	tsteq	r0, pc
    546c:	000048e6 	andeq	r4, r0, r6, ror #17
    5470:	005da300 	subseq	sl, sp, r0, lsl #6
    5474:	bb150000 	bllt	54547c <IRQ_STACK_SIZE+0x53d47c>
    5478:	b4000000 	strlt	r0, [r0], #-0
    547c:	cc40005c 	mcrrgt	0, 5, r0, r0, cr12
    5480:	01000000 	mrseq	r0, (UNDEF: 0)
    5484:	0005089c 	muleq	r5, ip, r8
    5488:	015a1f00 	cmpeq	sl, r0, lsl #30
    548c:	5cb40000 	ldcpl	0, cr0, [r4]
    5490:	00bc4000 	adcseq	r4, ip, r0
    5494:	00010000 	andeq	r0, r1, r0
    5498:	5cb42001 	ldcpl	0, cr2, [r4], #4
    549c:	00bc4000 	adcseq	r4, ip, r0
    54a0:	660f0000 	strvs	r0, [pc], -r0
    54a4:	10000001 	andne	r0, r0, r1
    54a8:	00000083 	andeq	r0, r0, r3, lsl #1
    54ac:	40005cb4 			; <UNDEFINED> instruction: 0x40005cb4
    54b0:	00001058 	andeq	r1, r0, r8, asr r0
    54b4:	580dc201 	stmdapl	sp, {r0, r9, lr, pc}
    54b8:	0f000010 	svceq	0x00000010
    54bc:	0000008f 	andeq	r0, r0, pc, lsl #1
    54c0:	00000000 	andeq	r0, r0, r0
    54c4:	0c932100 	ldfeqs	f2, [r3], {0}
    54c8:	04010000 	streq	r0, [r1], #-0
    54cc:	005d8001 	subseq	r8, sp, r1
    54d0:	00011040 	andeq	r1, r1, r0, asr #32
    54d4:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    54d8:	22000005 	andcs	r0, r0, #5
    54dc:	00636573 	rsbeq	r6, r3, r3, ror r5
    54e0:	41010401 	tstmi	r1, r1, lsl #8
    54e4:	b6000000 	strlt	r0, [r0], -r0
    54e8:	2200005d 	andcs	r0, r0, #93	; 0x5d
    54ec:	0401006e 	streq	r0, [r1], #-110	; 0xffffff92
    54f0:	00004101 	andeq	r4, r0, r1, lsl #2
    54f4:	005dd700 	subseq	sp, sp, r0, lsl #14
    54f8:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    54fc:	04010066 	streq	r0, [r1], #-102	; 0xffffff9a
    5500:	00006b01 	andeq	r6, r0, r1, lsl #22
    5504:	005e0f00 	subseq	r0, lr, r0, lsl #30
    5508:	00692300 	rsbeq	r2, r9, r0, lsl #6
    550c:	41010601 	tstmi	r1, r1, lsl #12
    5510:	24000000 	strcs	r0, [r0], #-0
    5514:	0000107a 	andeq	r1, r0, sl, ror r0
    5518:	67010701 	strvs	r0, [r1, -r1, lsl #14]
    551c:	3b000005 	blcc	5538 <SVC_STACK_SIZE+0x1538>
    5520:	0000005e 	andeq	r0, r0, lr, asr r0
    5524:	00480425 	subeq	r0, r8, r5, lsr #8
    5528:	15210000 	strne	r0, [r1, #-0]!
    552c:	01000010 	tsteq	r0, r0, lsl r0
    5530:	5e90012f 	fmlplsp	f0, f0, #10.0
    5534:	01244000 	teqeq	r4, r0
    5538:	9c010000 	stcls	0, cr0, [r1], {-0}
    553c:	000005cc 	andeq	r0, r0, ip, asr #11
    5540:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    5544:	012f0100 	teqeq	pc, r0, lsl #2
    5548:	00000041 	andeq	r0, r0, r1, asr #32
    554c:	00005e59 	andeq	r5, r0, r9, asr lr
    5550:	01006e22 	tsteq	r0, r2, lsr #28
    5554:	0041012f 	subeq	r0, r1, pc, lsr #2
    5558:	5e7a0000 	cdppl	0, 7, cr0, cr10, cr0, {0}
    555c:	62220000 	eorvs	r0, r2, #0
    5560:	01006675 	tsteq	r0, r5, ror r6
    5564:	006b012f 	rsbeq	r0, fp, pc, lsr #2
    5568:	5eb20000 	cdppl	0, 11, cr0, cr2, cr0, {0}
    556c:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    5570:	01310100 	teqeq	r1, r0, lsl #2
    5574:	00000041 	andeq	r0, r0, r1, asr #32
    5578:	00107324 	andseq	r7, r0, r4, lsr #6
    557c:	01320100 	teqeq	r2, r0, lsl #2
    5580:	00000567 	andeq	r0, r0, r7, ror #10
    5584:	00005ede 	ldrdeq	r5, [r0], -lr
    5588:	10352600 	eorsne	r2, r5, r0, lsl #12
    558c:	07010000 	streq	r0, [r1, -r0]
    5590:	000005dd 	ldrdeq	r0, [r0], -sp
    5594:	98400305 	stmdals	r0, {r0, r2, r8, r9}^
    5598:	3a274001 	bcc	9d55a4 <STACK_SIZE+0x1d55a4>
    559c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    55a0:	0000028d 	andeq	r0, r0, sp, lsl #5
    55a4:	05ed1a01 	strbeq	r1, [sp, #2561]!	; 0xa01
    55a8:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    55ac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    55b0:	000001d1 	ldrdeq	r0, [r0], -r1
    55b4:	05ed1b01 	strbeq	r1, [sp, #2817]!	; 0xb01
    55b8:	17280000 	strne	r0, [r8, -r0]!
    55bc:	01000000 	mrseq	r0, (UNDEF: 0)
    55c0:	0005ed1c 	andeq	lr, r5, ip, lsl sp
    55c4:	00292800 	eoreq	r2, r9, r0, lsl #16
    55c8:	1d010000 	stcne	0, cr0, [r1, #-0]
    55cc:	000005ed 	andeq	r0, r0, sp, ror #11
    55d0:	00010528 	andeq	r0, r1, r8, lsr #10
    55d4:	ed1e0100 	ldfs	f0, [lr, #-0]
    55d8:	29000005 	stmdbcs	r0, {r0, r2}
    55dc:	00000805 	andeq	r0, r0, r5, lsl #16
    55e0:	06344902 	ldrteq	r4, [r4], -r2, lsl #18
    55e4:	412a0000 	teqmi	sl, r0
    55e8:	2a000000 	bcs	55f0 <SVC_STACK_SIZE+0x15f0>
    55ec:	00000041 	andeq	r0, r0, r1, asr #32
    55f0:	01b92900 			; <UNDEFINED> instruction: 0x01b92900
    55f4:	4d020000 	stcmi	0, cr0, [r2, #-0]
    55f8:	0000064a 	andeq	r0, r0, sl, asr #12
    55fc:	0000412a 	andeq	r4, r0, sl, lsr #2
    5600:	00412a00 	subeq	r2, r1, r0, lsl #20
    5604:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    5608:	000007e1 	andeq	r0, r0, r1, ror #15
    560c:	06654a02 	strbteq	r4, [r5], -r2, lsl #20
    5610:	412a0000 	teqmi	sl, r0
    5614:	2a000000 	bcs	561c <SVC_STACK_SIZE+0x161c>
    5618:	00000041 	andeq	r0, r0, r1, asr #32
    561c:	0000412a 	andeq	r4, r0, sl, lsr #2
    5620:	53290000 	teqpl	r9, #0
    5624:	02000008 	andeq	r0, r0, #8
    5628:	00067b48 	andeq	r7, r6, r8, asr #22
    562c:	00412a00 	subeq	r2, r1, r0, lsl #20
    5630:	412a0000 	teqmi	sl, r0
    5634:	00000000 	andeq	r0, r0, r0
    5638:	00081b2b 	andeq	r1, r8, fp, lsr #22
    563c:	2a4c0200 	bcs	1305e44 <STACK_SIZE+0xb05e44>
    5640:	00000041 	andeq	r0, r0, r1, asr #32
    5644:	0000412a 	andeq	r4, r0, sl, lsr #2
    5648:	00412a00 	subeq	r2, r1, r0, lsl #20
    564c:	00000000 	andeq	r0, r0, r0
    5650:	00000198 	muleq	r0, r8, r1
    5654:	13410004 	movtne	r0, #4100	; 0x1004
    5658:	01040000 	mrseq	r0, (UNDEF: 4)
    565c:	000002a5 	andeq	r0, r0, r5, lsr #5
    5660:	0010b101 	andseq	fp, r0, r1, lsl #2
    5664:	00021900 	andeq	r1, r2, r0, lsl #18
    5668:	005fb400 	subseq	fp, pc, r0, lsl #8
    566c:	00013c40 	andeq	r3, r1, r0, asr #24
    5670:	0015c300 	andseq	ip, r5, r0, lsl #6
    5674:	06010200 	streq	r0, [r1], -r0, lsl #4
    5678:	0000013c 	andeq	r0, r0, ip, lsr r1
    567c:	3a080102 	bcc	205a8c <IRQ_STACK_SIZE+0x1fda8c>
    5680:	02000001 	andeq	r0, r0, #1
    5684:	00530502 	subseq	r0, r3, r2, lsl #10
    5688:	02020000 	andeq	r0, r2, #0
    568c:	0001f807 	andeq	pc, r1, r7, lsl #16
    5690:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    5694:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5698:	73070402 	movwvc	r0, #29698	; 0x7402
    569c:	02000001 	andeq	r0, r0, #1
    56a0:	00f70508 	rscseq	r0, r7, r8, lsl #10
    56a4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    56a8:	00016907 	andeq	r6, r1, r7, lsl #18
    56ac:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    56b0:	000000fc 	strdeq	r0, [r0], -ip
    56b4:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
    56b8:	02000000 	andeq	r0, r0, #0
    56bc:	016e0704 	cmneq	lr, r4, lsl #14
    56c0:	01020000 	mrseq	r0, (UNDEF: 2)
    56c4:	00014308 	andeq	r4, r1, r8, lsl #6
    56c8:	10a40400 	adcne	r0, r4, r0, lsl #8
    56cc:	03010000 	movweq	r0, #4096	; 0x1000
    56d0:	40005fb4 			; <UNDEFINED> instruction: 0x40005fb4
    56d4:	00000084 	andeq	r0, r0, r4, lsl #1
    56d8:	009e9c01 	addseq	r9, lr, r1, lsl #24
    56dc:	9e050000 	cdpls	0, 0, cr0, cr5, cr0, {0}
    56e0:	01000010 	tsteq	r0, r0, lsl r0
    56e4:	00004103 	andeq	r4, r0, r3, lsl #2
    56e8:	005f1400 	subseq	r1, pc, r0, lsl #8
    56ec:	aa040000 	bge	1056f4 <IRQ_STACK_SIZE+0xfd6f4>
    56f0:	0100000c 	tsteq	r0, ip
    56f4:	00603812 	rsbeq	r3, r0, r2, lsl r8
    56f8:	0000b840 	andeq	fp, r0, r0, asr #16
    56fc:	3d9c0100 	ldfccs	f0, [ip]
    5700:	06000001 	streq	r0, [r0], -r1
    5704:	01006e65 	tsteq	r0, r5, ror #28
    5708:	00004112 	andeq	r4, r0, r2, lsl r1
    570c:	005f3500 	subseq	r3, pc, r0, lsl #10
    5710:	109e0500 	addsne	r0, lr, r0, lsl #10
    5714:	12010000 	andne	r0, r1, #0
    5718:	00000041 	andeq	r0, r0, r1, asr #32
    571c:	00005f6f 	andeq	r5, r0, pc, ror #30
    5720:	00605c07 	rsbeq	r5, r0, r7, lsl #24
    5724:	00013d40 	andeq	r3, r1, r0, asr #26
    5728:	0000eb00 	andeq	lr, r0, r0, lsl #22
    572c:	51010800 	tstpl	r1, r0, lsl #16
    5730:	08450802 	stmdaeq	r5, {r1, fp}^
    5734:	f3035001 	vhadd.u8	d5, d3, d1
    5738:	09005001 	stmdbeq	r0, {r0, ip, lr}
    573c:	400060cc 	andmi	r6, r0, ip, asr #1
    5740:	00000153 	andeq	r0, r0, r3, asr r1
    5744:	00000109 	andeq	r0, r0, r9, lsl #2
    5748:	01520108 	cmpeq	r2, r8, lsl #2
    574c:	51010830 	tstpl	r1, r0, lsr r8
    5750:	08450802 	stmdaeq	r5, {r1, fp}^
    5754:	30015001 	andcc	r5, r1, r1
    5758:	60d80900 	sbcsvs	r0, r8, r0, lsl #18
    575c:	016e4000 	cmneq	lr, r0
    5760:	01220000 	teqeq	r2, r0
    5764:	01080000 	mrseq	r0, (UNDEF: 8)
    5768:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    576c:	01500108 	cmpeq	r0, r8, lsl #2
    5770:	f00a0030 			; <UNDEFINED> instruction: 0xf00a0030
    5774:	84400060 	strbhi	r0, [r0], #-96	; 0xffffffa0
    5778:	08000001 	stmdaeq	r0, {r0}
    577c:	31015201 	tstcc	r1, r1, lsl #4
    5780:	02510108 	subseq	r0, r1, #8, 2
    5784:	01084508 	tsteq	r8, r8, lsl #10
    5788:	00300150 	eorseq	r0, r0, r0, asr r1
    578c:	08050b00 	stmdaeq	r5, {r8, r9, fp}
    5790:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    5794:	00000153 	andeq	r0, r0, r3, asr r1
    5798:	0000410c 	andeq	r4, r0, ip, lsl #2
    579c:	00410c00 	subeq	r0, r1, r0, lsl #24
    57a0:	0b000000 	bleq	57a8 <SVC_STACK_SIZE+0x17a8>
    57a4:	000007e1 	andeq	r0, r0, r1, ror #15
    57a8:	016e4a02 	cmneq	lr, r2, lsl #20
    57ac:	410c0000 	mrsmi	r0, (UNDEF: 12)
    57b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    57b4:	00000041 	andeq	r0, r0, r1, asr #32
    57b8:	0000410c 	andeq	r4, r0, ip, lsl #2
    57bc:	530b0000 	movwpl	r0, #45056	; 0xb000
    57c0:	02000008 	andeq	r0, r0, #8
    57c4:	00018448 	andeq	r8, r1, r8, asr #8
    57c8:	00410c00 	subeq	r0, r1, r0, lsl #24
    57cc:	410c0000 	mrsmi	r0, (UNDEF: 12)
    57d0:	00000000 	andeq	r0, r0, r0
    57d4:	00081b0d 	andeq	r1, r8, sp, lsl #22
    57d8:	0c4c0200 	sfmeq	f0, 2, [ip], {-0}
    57dc:	00000041 	andeq	r0, r0, r1, asr #32
    57e0:	0000410c 	andeq	r4, r0, ip, lsl #2
    57e4:	00410c00 	subeq	r0, r1, r0, lsl #24
    57e8:	00000000 	andeq	r0, r0, r0
    57ec:	000005dd 	ldrdeq	r0, [r0], -sp
    57f0:	14050004 	strne	r0, [r5], #-4
    57f4:	01040000 	mrseq	r0, (UNDEF: 4)
    57f8:	000002a5 	andeq	r0, r0, r5, lsr #5
    57fc:	0010e101 	andseq	lr, r0, r1, lsl #2
    5800:	00021900 	andeq	r1, r2, r0, lsl #18
    5804:	0060f000 	rsbeq	pc, r0, r0
    5808:	00062c40 	andeq	r2, r6, r0, asr #24
    580c:	00164100 	andseq	r4, r6, r0, lsl #2
    5810:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    5814:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5818:	3c060102 	stfccs	f0, [r6], {2}
    581c:	02000001 	andeq	r0, r0, #1
    5820:	013a0801 	teqeq	sl, r1, lsl #16
    5824:	02020000 	andeq	r0, r2, #0
    5828:	00005305 	andeq	r5, r0, r5, lsl #6
    582c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5830:	000001f8 	strdeq	r0, [r0], -r8
    5834:	69050403 	stmdbvs	r5, {r0, r1, sl}
    5838:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    583c:	01730704 	cmneq	r3, r4, lsl #14
    5840:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5844:	0000f705 	andeq	pc, r0, r5, lsl #14
    5848:	07080200 	streq	r0, [r8, -r0, lsl #4]
    584c:	00000169 	andeq	r0, r0, r9, ror #2
    5850:	fc050402 	stc2	4, cr0, [r5], {2}
    5854:	02000000 	andeq	r0, r0, #0
    5858:	006e0704 	rsbeq	r0, lr, r4, lsl #14
    585c:	04040000 	streq	r0, [r4], #-0
    5860:	6e070402 	cdpvs	4, 0, cr0, cr7, cr2, {0}
    5864:	05000001 	streq	r0, [r0, #-1]
    5868:	00008104 	andeq	r8, r0, r4, lsl #2
    586c:	08010200 	stmdaeq	r1, {r9}
    5870:	00000143 	andeq	r0, r0, r3, asr #2
    5874:	008e0405 	addeq	r0, lr, r5, lsl #8
    5878:	81060000 	mrshi	r0, (UNDEF: 6)
    587c:	07000000 	streq	r0, [r0, -r0]
    5880:	00000ce0 	andeq	r0, r0, r0, ror #25
    5884:	004fd402 	subeq	sp, pc, r2, lsl #8
    5888:	14070000 	strne	r0, [r7], #-0
    588c:	0300000a 	movweq	r0, #10
    5890:	0000a928 	andeq	sl, r0, r8, lsr #18
    5894:	0b290800 	bleq	a4789c <STACK_SIZE+0x24789c>
    5898:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    589c:	0000c000 	andeq	ip, r0, r0
    58a0:	0a9c0900 	beq	fe707ca8 <IRQ_STACK_BASE+0xba707ca8>
    58a4:	00720000 	rsbseq	r0, r2, r0
    58a8:	00000000 	andeq	r0, r0, r0
    58ac:	000b2b07 	andeq	r2, fp, r7, lsl #22
    58b0:	9e620300 	cdpls	3, 6, cr0, cr2, cr0, {0}
    58b4:	0a000000 	beq	58bc <SVC_STACK_SIZE+0x18bc>
    58b8:	000010fa 	strdeq	r1, [r0], -sl
    58bc:	e3011701 	movw	r1, #5889	; 0x1701
    58c0:	0b000000 	bleq	58c8 <SVC_STACK_SIZE+0x18c8>
    58c4:	00000a85 	andeq	r0, r0, r5, lsl #21
    58c8:	00811701 	addeq	r1, r1, r1, lsl #14
    58cc:	0c000000 	stceq	0, cr0, [r0], {-0}
    58d0:	0000113f 	andeq	r1, r0, pc, lsr r1
    58d4:	00813201 	addeq	r3, r1, r1, lsl #4
    58d8:	0d010000 	stceq	0, cr0, [r1, #-0]
    58dc:	00000c71 	andeq	r0, r0, r1, ror ip
    58e0:	60f00301 	rscsvs	r0, r0, r1, lsl #6
    58e4:	00d04000 	sbcseq	r4, r0, r0
    58e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    58ec:	00000131 	andeq	r0, r0, r1, lsr r1
    58f0:	00111f0e 	andseq	r1, r1, lr, lsl #30
    58f4:	48030100 	stmdami	r3, {r8}
    58f8:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    58fc:	0f00005f 	svceq	0x0000005f
    5900:	000010b9 	strheq	r1, [r0], -r9
    5904:	00250501 	eoreq	r0, r5, r1, lsl #10
    5908:	5fca0000 	svcpl	0x00ca0000
    590c:	24100000 	ldrcs	r0, [r0], #-0
    5910:	01000011 	tsteq	r0, r1, lsl r0
    5914:	00013106 	andeq	r3, r1, r6, lsl #2
    5918:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    591c:	004f1100 	subeq	r1, pc, r0, lsl #2
    5920:	cb120000 	blgt	485928 <IRQ_STACK_SIZE+0x47d928>
    5924:	c0000000 	andgt	r0, r0, r0
    5928:	54400061 	strbpl	r0, [r0], #-97	; 0xffffff9f
    592c:	01000000 	mrseq	r0, (UNDEF: 0)
    5930:	0001519c 	muleq	r1, ip, r1
    5934:	00d71300 	sbcseq	r1, r7, r0, lsl #6
    5938:	50010000 	andpl	r0, r1, r0
    593c:	10cf0a00 	sbcne	r0, pc, r0, lsl #20
    5940:	22010000 	andcs	r0, r1, #0
    5944:	00016801 	andeq	r6, r1, r1, lsl #16
    5948:	74701400 	ldrbtvc	r1, [r0], #-1024	; 0xfffffc00
    594c:	88220100 	stmdahi	r2!, {r8}
    5950:	00000000 	andeq	r0, r0, r0
    5954:	00015112 	andeq	r5, r1, r2, lsl r1
    5958:	00621400 	rsbeq	r1, r2, r0, lsl #8
    595c:	00006c40 	andeq	r6, r0, r0, asr #24
    5960:	9e9c0100 	fmllse	f0, f4, f0
    5964:	15000001 	strne	r0, [r0, #-1]
    5968:	0000015d 	andeq	r0, r0, sp, asr r1
    596c:	00006004 	andeq	r6, r0, r4
    5970:	0000cb16 	andeq	ip, r0, r6, lsl fp
    5974:	00622400 	rsbeq	r2, r2, r0, lsl #8
    5978:	00107840 	andseq	r7, r0, r0, asr #16
    597c:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    5980:	000000d7 	ldrdeq	r0, [r0], -r7
    5984:	0000603c 	andeq	r6, r0, ip, lsr r0
    5988:	760d0000 	strvc	r0, [sp], -r0
    598c:	01000003 	tsteq	r0, r3
    5990:	00628027 	rsbeq	r8, r2, r7, lsr #32
    5994:	00009840 	andeq	r9, r0, r0, asr #16
    5998:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    599c:	17000002 	strne	r0, [r0, -r2]
    59a0:	00746d66 	rsbseq	r6, r4, r6, ror #26
    59a4:	00882701 	addeq	r2, r8, r1, lsl #14
    59a8:	91020000 	mrsls	r0, (UNDEF: 2)
    59ac:	61191870 	tstvs	r9, r0, ror r8
    59b0:	29010070 	stmdbcs	r1, {r4, r5, r6}
    59b4:	000000c0 	andeq	r0, r0, r0, asr #1
    59b8:	7dd49103 	ldfvcp	f1, [r4, #12]
    59bc:	000a6710 	andeq	r6, sl, r0, lsl r7
    59c0:	342a0100 	strtcc	r0, [sl], #-256	; 0xffffff00
    59c4:	03000002 	movweq	r0, #2
    59c8:	1a7dd891 	bne	1f7bc14 <STACK_SIZE+0x177bc14>
    59cc:	00000151 	andeq	r0, r0, r1, asr r1
    59d0:	400062ac 	andmi	r6, r0, ip, lsr #5
    59d4:	00001090 	muleq	r0, r0, r0
    59d8:	02152e01 	andseq	r2, r5, #1, 28
    59dc:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    59e0:	68000001 	stmdavs	r0, {r0}
    59e4:	16000060 	strne	r0, [r0], -r0, rrx
    59e8:	000000cb 	andeq	r0, r0, fp, asr #1
    59ec:	400062b8 			; <UNDEFINED> instruction: 0x400062b8
    59f0:	000010a8 	andeq	r1, r0, r8, lsr #1
    59f4:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    59f8:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    59fc:	00000060 	andeq	r0, r0, r0, rrx
    5a00:	62ac1b00 	adcvs	r1, ip, #0, 22
    5a04:	05234000 	streq	r4, [r3, #-0]!
    5a08:	011c0000 	tsteq	ip, r0
    5a0c:	74910252 	ldrvc	r0, [r1], #594	; 0x252
    5a10:	0351011c 	cmpeq	r1, #28, 2
    5a14:	1c067091 	stcne	0, cr7, [r6], {145}	; 0x91
    5a18:	91035001 	tstls	r3, r1
    5a1c:	00007dd8 	ldrdeq	r7, [r0], -r8
    5a20:	0000811d 	andeq	r8, r0, sp, lsl r1
    5a24:	00024400 	andeq	r4, r2, r0, lsl #8
    5a28:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5a2c:	00ff0000 	rscseq	r0, pc, r0
    5a30:	0000e31f 	andeq	lr, r0, pc, lsl r3
    5a34:	00631800 	rsbeq	r1, r3, r0, lsl #16
    5a38:	00002840 	andeq	r2, r0, r0, asr #16
    5a3c:	209c0100 	addscs	r0, ip, r0, lsl #2
    5a40:	000010e8 	andeq	r1, r0, r8, ror #1
    5a44:	00813801 	addeq	r3, r1, r1, lsl #16
    5a48:	63400000 	movtvs	r0, #0
    5a4c:	001c4000 	andseq	r4, ip, r0
    5a50:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a54:	0011560d 	andseq	r5, r1, sp, lsl #12
    5a58:	5c3e0100 	ldfpls	f0, [lr], #-0
    5a5c:	cc400063 	mcrrgt	0, 6, r0, r0, cr3
    5a60:	01000000 	mrseq	r0, (UNDEF: 0)
    5a64:	0003369c 	muleq	r3, ip, r6
    5a68:	78722100 	ldmdavc	r2!, {r8, sp}^
    5a6c:	483e0100 	ldmdami	lr!, {r8}
    5a70:	da000000 	ble	5a78 <SVC_STACK_SIZE+0x1a78>
    5a74:	21000060 	tstcs	r0, r0, rrx
    5a78:	01007874 	tsteq	r0, r4, ror r8
    5a7c:	0000483e 	andeq	r4, r0, lr, lsr r8
    5a80:	00610600 	rsbeq	r0, r1, r0, lsl #12
    5a84:	72652100 	rsbvc	r2, r5, #0, 2
    5a88:	3e010072 	mcrcc	0, 0, r0, cr1, cr2, {3}
    5a8c:	00000048 	andeq	r0, r0, r8, asr #32
    5a90:	0000614b 	andeq	r6, r0, fp, asr #2
    5a94:	0063a022 	rsbeq	sl, r3, r2, lsr #32
    5a98:	00054240 	andeq	r4, r5, r0, asr #4
    5a9c:	0002c100 	andeq	ip, r2, r0, lsl #2
    5aa0:	51011c00 	tstpl	r1, r0, lsl #24
    5aa4:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5aa8:	30015001 	andcc	r5, r1, r1
    5aac:	63f42300 	mvnsvs	r2, #0, 6
    5ab0:	05584000 	ldrbeq	r4, [r8, #-0]
    5ab4:	02e40000 	rsceq	r0, r4, #0
    5ab8:	011c0000 	tsteq	ip, r0
    5abc:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5ac0:	0b50011c 	bleq	1405f38 <STACK_SIZE+0xc05f38>
    5ac4:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    5ac8:	f3215001 	vhadd.u32	d5, d1, d1
    5acc:	00215101 	eoreq	r5, r1, r1, lsl #2
    5ad0:	00640422 	rsbeq	r0, r4, r2, lsr #8
    5ad4:	00056e40 	andeq	r6, r5, r0, asr #28
    5ad8:	00030200 	andeq	r0, r3, r0, lsl #4
    5adc:	52011c00 	andpl	r1, r1, #0, 24
    5ae0:	011c3001 	tsteq	ip, r1
    5ae4:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5ae8:	0150011c 	cmpeq	r0, ip, lsl r1
    5aec:	10220030 	eorne	r0, r2, r0, lsr r0
    5af0:	89400064 	stmdbhi	r0, {r2, r5, r6}^
    5af4:	1b000005 	blne	5b10 <SVC_STACK_SIZE+0x1b10>
    5af8:	1c000003 	stcne	0, cr0, [r0], {3}
    5afc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5b00:	50011c55 	andpl	r1, r1, r5, asr ip
    5b04:	24003001 	strcs	r3, [r0], #-1
    5b08:	40006428 	andmi	r6, r0, r8, lsr #8
    5b0c:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5b10:	0152011c 	cmpeq	r2, ip, lsl r1
    5b14:	51011c31 	tstpl	r1, r1, lsr ip
    5b18:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5b1c:	30015001 	andcc	r5, r1, r1
    5b20:	670a0000 	strvs	r0, [sl, -r0]
    5b24:	01000011 	tsteq	r0, r1, lsl r0
    5b28:	03620152 	cmneq	r2, #-2147483628	; 0x80000014
    5b2c:	670b0000 	strvs	r0, [fp, -r0]
    5b30:	0100000a 	tsteq	r0, sl
    5b34:	00007b52 	andeq	r7, r0, r2, asr fp
    5b38:	114e2500 	cmpne	lr, r0, lsl #10
    5b3c:	54010000 	strpl	r0, [r1], #-0
    5b40:	0000007b 	andeq	r0, r0, fp, ror r0
    5b44:	01006326 	tsteq	r0, r6, lsr #6
    5b48:	00008155 	andeq	r8, r0, r5, asr r1
    5b4c:	36120000 	ldrcc	r0, [r2], -r0
    5b50:	28000003 	stmdacs	r0, {r0, r1}
    5b54:	f8400064 			; <UNDEFINED> instruction: 0xf8400064
    5b58:	01000000 	mrseq	r0, (UNDEF: 0)
    5b5c:	0003e29c 	muleq	r3, ip, r2
    5b60:	03421500 	movteq	r1, #9472	; 0x2500
    5b64:	61770000 	cmnvs	r7, r0
    5b68:	4d270000 	stcmi	0, cr0, [r7, #-0]
    5b6c:	ad000003 	stcge	0, cr0, [r0, #-12]
    5b70:	28000061 	stmdacs	r0, {r0, r5, r6}
    5b74:	00000358 	andeq	r0, r0, r8, asr r3
    5b78:	0000e329 	andeq	lr, r0, r9, lsr #6
    5b7c:	00643000 	rsbeq	r3, r4, r0
    5b80:	0010c040 	andseq	ip, r0, r0, asr #32
    5b84:	1a560100 	bne	1585f8c <STACK_SIZE+0xd85f8c>
    5b88:	000000cb 	andeq	r0, r0, fp, asr #1
    5b8c:	40006444 	andmi	r6, r0, r4, asr #8
    5b90:	000010e0 	andeq	r1, r0, r0, ror #1
    5b94:	03b46301 			; <UNDEFINED> instruction: 0x03b46301
    5b98:	d72a0000 	strle	r0, [sl, -r0]!
    5b9c:	00000000 	andeq	r0, r0, r0
    5ba0:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5ba4:	0064e000 	rsbeq	lr, r4, r0
    5ba8:	00004040 	andeq	r4, r0, r0, asr #32
    5bac:	ce670100 	powgts	f0, f7, f0
    5bb0:	2c000003 	stccs	0, cr0, [r0], {3}
    5bb4:	000000d7 	ldrdeq	r0, [r0], -r7
    5bb8:	d41b000a 	ldrle	r0, [fp], #-10
    5bbc:	9e400064 	cdpls	0, 4, cr0, cr0, cr4, {3}
    5bc0:	1c000001 	stcne	0, cr0, [r0], {1}
    5bc4:	03055001 	movweq	r5, #20481	; 0x5001
    5bc8:	40017f38 	andmi	r7, r1, r8, lsr pc
    5bcc:	bf2d0000 	svclt	0x002d0000
    5bd0:	01000010 	tsteq	r0, r0, lsl r0
    5bd4:	0000486a 	andeq	r4, r0, sl, ror #16
    5bd8:	00652000 	rsbeq	r2, r5, r0
    5bdc:	0001fc40 	andeq	pc, r1, r0, asr #24
    5be0:	089c0100 	ldmeq	ip, {r8}
    5be4:	19000005 	stmdbne	r0, {r0, r2}
    5be8:	00727473 	rsbseq	r7, r2, r3, ror r4
    5bec:	05086c01 	streq	r6, [r8, #-3073]	; 0xfffff3ff
    5bf0:	91020000 	mrsls	r0, (UNDEF: 2)
    5bf4:	0a670f40 	beq	19c98fc <STACK_SIZE+0x11c98fc>
    5bf8:	6d010000 	stcvs	0, cr0, [r1, #-0]
    5bfc:	0000007b 	andeq	r0, r0, fp, ror r0
    5c00:	000061cb 	andeq	r6, r0, fp, asr #3
    5c04:	000d080f 	andeq	r0, sp, pc, lsl #16
    5c08:	486e0100 	stmdami	lr!, {r8}^
    5c0c:	03000000 	movweq	r0, #0
    5c10:	0f000062 	svceq	0x00000062
    5c14:	00001134 	andeq	r1, r0, r4, lsr r1
    5c18:	00486f01 	subeq	r6, r8, r1, lsl #30
    5c1c:	62500000 	subsvs	r0, r0, #0
    5c20:	770f0000 	strvc	r0, [pc, -r0]
    5c24:	01000011 	tsteq	r0, r1, lsl r0
    5c28:	00004870 	andeq	r4, r0, r0, ror r8
    5c2c:	00627b00 	rsbeq	r7, r2, r0, lsl #22
    5c30:	112a0f00 	teqne	sl, r0, lsl #30
    5c34:	71010000 	mrsvc	r0, (UNDEF: 1)
    5c38:	00000048 	andeq	r0, r0, r8, asr #32
    5c3c:	000062c8 	andeq	r6, r0, r8, asr #5
    5c40:	0100692e 	tsteq	r0, lr, lsr #18
    5c44:	00004872 	andeq	r4, r0, r2, ror r8
    5c48:	0062fc00 	rsbeq	pc, r2, r0, lsl #24
    5c4c:	03361a00 	teqeq	r6, #0, 20
    5c50:	65300000 	ldrvs	r0, [r0, #-0]!
    5c54:	11004000 	mrsne	r4, (UNDEF: 0)
    5c58:	74010000 	strvc	r0, [r1], #-0
    5c5c:	000004e3 	andeq	r0, r0, r3, ror #9
    5c60:	00034215 	andeq	r4, r3, r5, lsl r2
    5c64:	00631b00 	rsbeq	r1, r3, r0, lsl #22
    5c68:	11002f00 	tstne	r0, r0, lsl #30
    5c6c:	4d280000 	stcmi	0, cr0, [r8, #-0]
    5c70:	28000003 	stmdacs	r0, {r0, r1}
    5c74:	00000358 	andeq	r0, r0, r8, asr r3
    5c78:	0000e329 	andeq	lr, r0, r9, lsr #6
    5c7c:	00653400 	rsbeq	r3, r5, r0, lsl #8
    5c80:	00111840 	andseq	r1, r1, r0, asr #16
    5c84:	1a560100 	bne	158608c <STACK_SIZE+0xd8608c>
    5c88:	000000cb 	andeq	r0, r0, fp, asr #1
    5c8c:	40006540 	andmi	r6, r0, r0, asr #10
    5c90:	00001138 	andeq	r1, r0, r8, lsr r1
    5c94:	04b46301 	ldrteq	r6, [r4], #769	; 0x301
    5c98:	d72a0000 	strle	r0, [sl, -r0]!
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5ca4:	0065dc00 	rsbeq	sp, r5, r0, lsl #24
    5ca8:	00003c40 	andeq	r3, r0, r0, asr #24
    5cac:	ce670100 	powgts	f0, f7, f0
    5cb0:	2c000004 	stccs	0, cr0, [r0], {4}
    5cb4:	000000d7 	ldrdeq	r0, [r0], -r7
    5cb8:	d01b000a 	andsle	r0, fp, sl
    5cbc:	9e400065 	cdpls	0, 4, cr0, cr0, cr5, {3}
    5cc0:	1c000001 	stcne	0, cr0, [r0], {1}
    5cc4:	03055001 	movweq	r5, #20481	; 0x5001
    5cc8:	40017f38 	andmi	r7, r1, r8, lsr pc
    5ccc:	22000000 	andcs	r0, r0, #0
    5cd0:	40006644 	andmi	r6, r0, r4, asr #12
    5cd4:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    5cd8:	000004f7 	strdeq	r0, [r0], -r7
    5cdc:	0250011c 	subseq	r0, r0, #28, 2
    5ce0:	1b000076 	blne	5ec0 <SVC_STACK_SIZE+0x1ec0>
    5ce4:	400066e8 	andmi	r6, r0, r8, ror #13
    5ce8:	000005cf 	andeq	r0, r0, pc, asr #11
    5cec:	0250011c 	subseq	r0, r0, #28, 2
    5cf0:	00000076 	andeq	r0, r0, r6, ror r0
    5cf4:	0000811d 	andeq	r8, r0, sp, lsl r1
    5cf8:	00051800 	andeq	r1, r5, r0, lsl #16
    5cfc:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5d00:	001d0000 	andseq	r0, sp, r0
    5d04:	00111130 	andseq	r1, r1, r0, lsr r1
    5d08:	88550900 	ldmdahi	r5, {r8, fp}^
    5d0c:	31000000 	mrscc	r0, (UNDEF: 0)
    5d10:	0000097c 	andeq	r0, r0, ip, ror r9
    5d14:	0048dc05 	subeq	sp, r8, r5, lsl #24
    5d18:	05420000 	strbeq	r0, [r2, #-0]
    5d1c:	7b320000 	blvc	c85d24 <STACK_SIZE+0x485d24>
    5d20:	32000000 	andcc	r0, r0, #0
    5d24:	00000088 	andeq	r0, r0, r8, lsl #1
    5d28:	00009e32 	andeq	r9, r0, r2, lsr lr
    5d2c:	b9330000 	ldmdblt	r3!, {}	; <UNPREDICTABLE>
    5d30:	04000001 	streq	r0, [r0], #-1
    5d34:	0005584d 	andeq	r5, r5, sp, asr #16
    5d38:	00483200 	subeq	r3, r8, r0, lsl #4
    5d3c:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d40:	00000000 	andeq	r0, r0, r0
    5d44:	00080533 	andeq	r0, r8, r3, lsr r5
    5d48:	6e490400 	cdpvs	4, 4, cr0, cr9, cr0, {0}
    5d4c:	32000005 	andcc	r0, r0, #5
    5d50:	00000048 	andeq	r0, r0, r8, asr #32
    5d54:	00004832 	andeq	r4, r0, r2, lsr r8
    5d58:	e1330000 	teq	r3, r0
    5d5c:	04000007 	streq	r0, [r0], #-7
    5d60:	0005894a 	andeq	r8, r5, sl, asr #18
    5d64:	00483200 	subeq	r3, r8, r0, lsl #4
    5d68:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d6c:	32000000 	andcc	r0, r0, #0
    5d70:	00000048 	andeq	r0, r0, r8, asr #32
    5d74:	08533300 	ldmdaeq	r3, {r8, r9, ip, sp}^
    5d78:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    5d7c:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5d80:	00004832 	andeq	r4, r0, r2, lsr r8
    5d84:	00483200 	subeq	r3, r8, r0, lsl #4
    5d88:	33000000 	movwcc	r0, #0
    5d8c:	0000081b 	andeq	r0, r0, fp, lsl r8
    5d90:	05ba4c04 	ldreq	r4, [sl, #3076]!	; 0xc04
    5d94:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5d98:	32000000 	andcc	r0, r0, #0
    5d9c:	00000048 	andeq	r0, r0, r8, asr #32
    5da0:	00004832 	andeq	r4, r0, r2, lsr r8
    5da4:	0a310000 	beq	c45dac <STACK_SIZE+0x445dac>
    5da8:	06000011 			; <UNDEFINED> instruction: 0x06000011
    5dac:	00009321 	andeq	r9, r0, r1, lsr #6
    5db0:	0005cf00 	andeq	ip, r5, r0, lsl #30
    5db4:	00883200 	addeq	r3, r8, r0, lsl #4
    5db8:	34000000 	strcc	r0, [r0], #-0
    5dbc:	0000113a 	andeq	r1, r0, sl, lsr r1
    5dc0:	00484c07 	subeq	r4, r8, r7, lsl #24
    5dc4:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    5dc8:	00000000 	andeq	r0, r0, r0
    5dcc:	00007d00 	andeq	r7, r0, r0, lsl #26
    5dd0:	d0000200 	andle	r0, r0, r0, lsl #4
    5dd4:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    5dd8:	0018c901 	andseq	ip, r8, r1, lsl #18
    5ddc:	00672000 	rsbeq	r2, r7, r0
    5de0:	00684c40 	rsbeq	r4, r8, r0, asr #24
    5de4:	6d736140 	ldfvse	f6, [r3, #-256]!	; 0xffffff00
    5de8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    5dec:	6f697463 	svcvs	0x00697463
    5df0:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    5df4:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    5df8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    5dfc:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    5e00:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    5e04:	445c4255 	ldrbmi	r4, [ip], #-597	; 0xfffffdab
    5e08:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
    5e0c:	625c706f 	subsvs	r7, ip, #111	; 0x6f
    5e10:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    5e14:	20706d61 	rsbscs	r6, r0, r1, ror #26
    5e18:	4c5c736f 	mrrcmi	3, 6, r7, ip, cr15
    5e1c:	57535f47 	ldrbpl	r5, [r3, -r7, asr #30]
    5e20:	6f6f425f 	svcvs	0x006f425f
    5e24:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    5e28:	534f5f70 	movtpl	r5, #65392	; 0xff70
    5e2c:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    5e30:	5f534f2e 	svcpl	0x00534f2e
    5e34:	706d6554 	rsbvc	r6, sp, r4, asr r5
    5e38:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    5e3c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    5e40:	20534120 	subscs	r4, r3, r0, lsr #2
    5e44:	33322e32 	teqcc	r2, #800	; 0x320
    5e48:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5e4c:	00768001 	rsbseq	r8, r6, r1
    5e50:	00020000 	andeq	r0, r2, r0
    5e54:	000016e4 	andeq	r1, r0, r4, ror #13
    5e58:	19690104 	stmdbne	r9!, {r2, r8}^
    5e5c:	684c0000 	stmdavs	ip, {}^	; <UNPREDICTABLE>
    5e60:	6d8c4000 	stcvs	0, cr4, [ip]
    5e64:	70634000 	rsbvc	r4, r3, r0
    5e68:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    5e6c:	3a430073 	bcc	10c6040 <STACK_SIZE+0x8c6040>
    5e70:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    5e74:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    5e78:	41544e45 	cmpmi	r4, r5, asr #28
    5e7c:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    5e80:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
    5e84:	706f746b 	rsbvc	r7, pc, fp, ror #8
    5e88:	6f6f625c 	svcvs	0x006f625c
    5e8c:	6d616374 	stclvs	3, cr6, [r1, #-464]!	; 0xfffffe30
    5e90:	736f2070 	cmnvc	pc, #112	; 0x70
    5e94:	5f474c5c 	svcpl	0x00474c5c
    5e98:	425f5753 	subsmi	r5, pc, #21757952	; 0x14c0000
    5e9c:	63746f6f 	cmnvs	r4, #444	; 0x1bc
    5ea0:	5f706d61 	svcpl	0x00706d61
    5ea4:	305c534f 	subscc	r5, ip, pc, asr #6
    5ea8:	4f2e3230 	svcmi	0x002e3230
    5eac:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    5eb0:	616c706d 	cmnvs	ip, sp, rrx
    5eb4:	47006574 	smlsdxmi	r0, r4, r5, r6
    5eb8:	4120554e 	teqmi	r0, lr, asr #10
    5ebc:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5ec0:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    5ec4:	80010032 	andhi	r0, r1, r2, lsr r0
    5ec8:	00000075 	andeq	r0, r0, r5, ror r0
    5ecc:	16f80002 	ldrbtne	r0, [r8], r2
    5ed0:	01040000 	mrseq	r0, (UNDEF: 4)
    5ed4:	00001af3 	strdeq	r1, [r0], -r3
    5ed8:	40000000 	andmi	r0, r0, r0
    5edc:	400001f8 	strdmi	r0, [r0], -r8
    5ee0:	30747263 	rsbscc	r7, r4, r3, ror #4
    5ee4:	4300732e 	movwmi	r7, #814	; 0x32e
    5ee8:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    5eec:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    5ef0:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
    5ef4:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
    5ef8:	65445c42 	strbvs	r5, [r4, #-3138]	; 0xfffff3be
    5efc:	6f746b73 	svcvs	0x00746b73
    5f00:	6f625c70 	svcvs	0x00625c70
    5f04:	6163746f 	cmnvs	r3, pc, ror #8
    5f08:	6f20706d 	svcvs	0x0020706d
    5f0c:	474c5c73 	smlsldxmi	r5, ip, r3, ip
    5f10:	5f57535f 	svcpl	0x0057535f
    5f14:	746f6f42 	strbtvc	r6, [pc], #-3906	; 5f1c <SVC_STACK_SIZE+0x1f1c>
    5f18:	706d6163 	rsbvc	r6, sp, r3, ror #2
    5f1c:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
    5f20:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    5f24:	545f534f 	ldrbpl	r5, [pc], #-847	; 5f2c <SVC_STACK_SIZE+0x1f2c>
    5f28:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    5f2c:	00657461 	rsbeq	r7, r5, r1, ror #8
    5f30:	20554e47 	subscs	r4, r5, r7, asr #28
    5f34:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    5f38:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    5f3c:	01003235 	tsteq	r0, r5, lsr r2
    5f40:	Address 0x00005f40 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	00000b0b 	andeq	r0, r0, fp, lsl #22
      30:	0b000f05 	bleq	3c4c <ABORT_STACK_SIZE+0x384c>
      34:	0013490b 	andseq	r4, r3, fp, lsl #18
      38:	00150600 	andseq	r0, r5, r0, lsl #12
      3c:	00001927 	andeq	r1, r0, r7, lsr #18
      40:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
      44:	08000013 	stmdaeq	r0, {r0, r1, r4}
      48:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      4c:	0b3b0b3a 	bleq	ec2d3c <STACK_SIZE+0x6c2d3c>
      50:	00001349 	andeq	r1, r0, r9, asr #6
      54:	3f012e09 	svccc	0x00012e09
      58:	3a0e0319 	bcc	380cc4 <IRQ_STACK_SIZE+0x378cc4>
      5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      60:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      64:	97184006 	ldrls	r4, [r8, -r6]
      68:	13011942 	movwne	r1, #6466	; 0x1942
      6c:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
      70:	11010182 	smlabbne	r1, r2, r1, r0
      74:	00133101 	andseq	r3, r3, r1, lsl #2
      78:	828a0b00 	addhi	r0, sl, #0, 22
      7c:	18020001 	stmdane	r2, {r0}
      80:	00184291 	mulseq	r8, r1, r2
      84:	012e0c00 	teqeq	lr, r0, lsl #24
      88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      90:	01111927 	tsteq	r1, r7, lsr #18
      94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      98:	01194297 			; <UNDEFINED> instruction: 0x01194297
      9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
      a0:	01018289 	smlabbeq	r1, r9, r2, r8
      a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
      a8:	00001301 	andeq	r1, r0, r1, lsl #6
      ac:	0182890e 	orreq	r8, r2, lr, lsl #18
      b0:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
      b4:	13311942 	teqne	r1, #1081344	; 0x108000
      b8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      bc:	03193f01 	tsteq	r9, #1, 30
      c0:	3b0b3a08 	blcc	2ce8e8 <IRQ_STACK_SIZE+0x2c68e8>
      c4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
      c8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      cc:	97184006 	ldrls	r4, [r8, -r6]
      d0:	13011942 	movwne	r1, #6466	; 0x1942
      d4:	05100000 	ldreq	r0, [r0, #-0]
      d8:	3a080300 	bcc	200ce0 <IRQ_STACK_SIZE+0x1f8ce0>
      dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      e0:	00170213 	andseq	r0, r7, r3, lsl r2
      e4:	012e1100 	teqeq	lr, r0, lsl #2
      e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      f0:	13491927 	movtne	r1, #39207	; 0x9927
      f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      f8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      fc:	00130119 	andseq	r0, r3, r9, lsl r1
     100:	00341200 	eorseq	r1, r4, r0, lsl #4
     104:	0b3a0803 	bleq	e82118 <STACK_SIZE+0x682118>
     108:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     10c:	00001802 	andeq	r1, r0, r2, lsl #16
     110:	49003513 	stmdbmi	r0, {r0, r1, r4, r8, sl, ip, sp}
     114:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     118:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     11c:	0b3b0b3a 	bleq	ec2e0c <STACK_SIZE+0x6c2e0c>
     120:	17021349 	strne	r1, [r2, -r9, asr #6]
     124:	34150000 	ldrcc	r0, [r5], #-0
     128:	3a080300 	bcc	200d30 <IRQ_STACK_SIZE+0x1f8d30>
     12c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     130:	00170213 	andseq	r0, r7, r3, lsl r2
     134:	82891600 	addhi	r1, r9, #0, 12
     138:	01110001 	tsteq	r1, r1
     13c:	00001331 	andeq	r1, r0, r1, lsr r3
     140:	03003417 	movweq	r3, #1047	; 0x417
     144:	3b0b3a0e 	blcc	2ce984 <IRQ_STACK_SIZE+0x2c6984>
     148:	02134905 	andseq	r4, r3, #81920	; 0x14000
     14c:	18000018 	stmdane	r0, {r3, r4}
     150:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     154:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     158:	17021349 	strne	r1, [r2, -r9, asr #6]
     15c:	01190000 	tsteq	r9, r0
     160:	01134901 	tsteq	r3, r1, lsl #18
     164:	1a000013 	bne	1b8 <NOINT+0xf8>
     168:	13490021 	movtne	r0, #36897	; 0x9021
     16c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     170:	0300341b 	movweq	r3, #1051	; 0x41b
     174:	3b0b3a0e 	blcc	2ce9b4 <IRQ_STACK_SIZE+0x2c69b4>
     178:	3f13490b 	svccc	0x0013490b
     17c:	00180219 	andseq	r0, r8, r9, lsl r2
     180:	00341c00 	eorseq	r1, r4, r0, lsl #24
     184:	0b3a0e03 	bleq	e83998 <STACK_SIZE+0x683998>
     188:	1349053b 	movtne	r0, #38203	; 0x953b
     18c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     190:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     194:	03193f01 	tsteq	r9, #1, 30
     198:	3b0b3a0e 	blcc	2ce9d8 <IRQ_STACK_SIZE+0x2c69d8>
     19c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1a0:	00130119 	andseq	r0, r3, r9, lsl r1
     1a4:	00051e00 	andeq	r1, r5, r0, lsl #28
     1a8:	00001349 	andeq	r1, r0, r9, asr #6
     1ac:	0000181f 	andeq	r1, r0, pc, lsl r8
     1b0:	002e2000 	eoreq	r2, lr, r0
     1b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1b8:	0b3b0b3a 	bleq	ec2ea8 <STACK_SIZE+0x6c2ea8>
     1bc:	13491927 	movtne	r1, #39207	; 0x9927
     1c0:	0000193c 	andeq	r1, r0, ip, lsr r9
     1c4:	3f002e21 	svccc	0x00002e21
     1c8:	3a0e0319 	bcc	380e34 <IRQ_STACK_SIZE+0x378e34>
     1cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1d0:	00193c19 	andseq	r3, r9, r9, lsl ip
     1d4:	012e2200 	teqeq	lr, r0, lsl #4
     1d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1dc:	0b3b0b3a 	bleq	ec2ecc <STACK_SIZE+0x6c2ecc>
     1e0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1e4:	00001301 	andeq	r1, r0, r1, lsl #6
     1e8:	01110100 	tsteq	r1, r0, lsl #2
     1ec:	0b130e25 	bleq	4c3a88 <IRQ_STACK_SIZE+0x4bba88>
     1f0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     1f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f8:	00001710 	andeq	r1, r0, r0, lsl r7
     1fc:	3f012e02 	svccc	0x00012e02
     200:	3a0e0319 	bcc	380e6c <IRQ_STACK_SIZE+0x378e6c>
     204:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     208:	010b2019 	tsteq	fp, r9, lsl r0
     20c:	03000013 	movweq	r0, #19
     210:	08030005 	stmdaeq	r3, {r0, r2}
     214:	0b3b0b3a 	bleq	ec2f04 <STACK_SIZE+0x6c2f04>
     218:	00001349 	andeq	r1, r0, r9, asr #6
     21c:	0b002404 	bleq	9234 <IRQ_STACK_SIZE+0x1234>
     220:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     224:	0500000e 	streq	r0, [r0, #-14]
     228:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     22c:	0b3b0b3a 	bleq	ec2f1c <STACK_SIZE+0x6c2f1c>
     230:	00001349 	andeq	r1, r0, r9, asr #6
     234:	03003406 	movweq	r3, #1030	; 0x406
     238:	3b0b3a08 	blcc	2cea60 <IRQ_STACK_SIZE+0x2c6a60>
     23c:	0013490b 	andseq	r4, r3, fp, lsl #18
     240:	00340700 	eorseq	r0, r4, r0, lsl #14
     244:	0b3a0e03 	bleq	e83a58 <STACK_SIZE+0x683a58>
     248:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     24c:	24080000 	strcs	r0, [r8], #-0
     250:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     254:	0008030b 	andeq	r0, r8, fp, lsl #6
     258:	000f0900 	andeq	r0, pc, r0, lsl #18
     25c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     260:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     264:	03193f00 	tsteq	r9, #0, 30
     268:	3b0b3a0e 	blcc	2ceaa8 <IRQ_STACK_SIZE+0x2c6aa8>
     26c:	2019270b 	andscs	r2, r9, fp, lsl #14
     270:	0b00000b 	bleq	2a4 <NOINT+0x1e4>
     274:	0e03012e 	adfeqsp	f0, f3, #0.5
     278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     27c:	01111927 	tsteq	r1, r7, lsr #18
     280:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     284:	01194297 			; <UNDEFINED> instruction: 0x01194297
     288:	0c000013 	stceq	0, cr0, [r0], {19}
     28c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     290:	17550152 			; <UNDEFINED> instruction: 0x17550152
     294:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     298:	00001301 	andeq	r1, r0, r1, lsl #6
     29c:	3100050d 	tstcc	r0, sp, lsl #10
     2a0:	00051c13 	andeq	r1, r5, r3, lsl ip
     2a4:	00050e00 	andeq	r0, r5, r0, lsl #28
     2a8:	0b1c1331 	bleq	704f74 <IRQ_STACK_SIZE+0x6fcf74>
     2ac:	050f0000 	streq	r0, [pc, #-0]	; 2b4 <NOINT+0x1f4>
     2b0:	1c133100 	ldfnes	f3, [r3], {-0}
     2b4:	10000006 	andne	r0, r0, r6
     2b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     2bc:	34110000 	ldrcc	r0, [r1], #-0
     2c0:	02133100 	andseq	r3, r3, #0, 2
     2c4:	12000017 	andne	r0, r0, #23
     2c8:	13310034 	teqne	r1, #52	; 0x34
     2cc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     2d0:	31011d13 	tstcc	r1, r3, lsl sp
     2d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2d8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     2dc:	00130105 	andseq	r0, r3, r5, lsl #2
     2e0:	00051400 	andeq	r1, r5, r0, lsl #8
     2e4:	00001331 	andeq	r1, r0, r1, lsr r3
     2e8:	11010b15 	tstne	r1, r5, lsl fp
     2ec:	00061201 	andeq	r1, r6, r1, lsl #4
     2f0:	00341600 	eorseq	r1, r4, r0, lsl #12
     2f4:	00001331 	andeq	r1, r0, r1, lsr r3
     2f8:	31003417 	tstcc	r0, r7, lsl r4
     2fc:	00061c13 	andeq	r1, r6, r3, lsl ip
     300:	82891800 	addhi	r1, r9, #0, 16
     304:	01110001 	tsteq	r1, r1
     308:	00001331 	andeq	r1, r0, r1, lsr r3
     30c:	01828919 	orreq	r8, r2, r9, lsl r9
     310:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     314:	13311942 	teqne	r1, #1081344	; 0x108000
     318:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     31c:	03193f01 	tsteq	r9, #1, 30
     320:	3b0b3a0e 	blcc	2ceb60 <IRQ_STACK_SIZE+0x2c6b60>
     324:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     328:	010b2013 	tsteq	fp, r3, lsl r0
     32c:	1b000013 	blne	380 <NOINT+0x2c0>
     330:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     334:	06120111 			; <UNDEFINED> instruction: 0x06120111
     338:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     33c:	00130119 	andseq	r0, r3, r9, lsl r1
     340:	00051c00 	andeq	r1, r5, r0, lsl #24
     344:	17021331 	smladxne	r2, r1, r3, r1
     348:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     34c:	03193f01 	tsteq	r9, #1, 30
     350:	3b0b3a0e 	blcc	2ceb90 <IRQ_STACK_SIZE+0x2c6b90>
     354:	1119270b 	tstne	r9, fp, lsl #14
     358:	40061201 	andmi	r1, r6, r1, lsl #4
     35c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	0300051e 	movweq	r0, #1310	; 0x51e
     368:	3b0b3a08 	blcc	2ceb90 <IRQ_STACK_SIZE+0x2c6b90>
     36c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     370:	1f000017 	svcne	0x00000017
     374:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     378:	0b3b0b3a 	bleq	ec3068 <STACK_SIZE+0x6c3068>
     37c:	17021349 	strne	r1, [r2, -r9, asr #6]
     380:	1d200000 	stcne	0, cr0, [r0, #-0]
     384:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     388:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     38c:	010b590b 	tsteq	fp, fp, lsl #18
     390:	21000013 	tstcs	r0, r3, lsl r0
     394:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     398:	06120111 			; <UNDEFINED> instruction: 0x06120111
     39c:	0b590b58 	bleq	1643104 <STACK_SIZE+0xe43104>
     3a0:	89220000 	stmdbhi	r2!, {}	; <UNPREDICTABLE>
     3a4:	11010182 	smlabbne	r1, r2, r1, r0
     3a8:	01133101 	tsteq	r3, r1, lsl #2
     3ac:	23000013 	movwcs	r0, #19
     3b0:	0001828a 	andeq	r8, r1, sl, lsl #5
     3b4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     3b8:	24000018 	strcs	r0, [r0], #-24	; 0xffffffe8
     3bc:	01018289 	smlabbeq	r1, r9, r2, r8
     3c0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     3c4:	00133119 	andseq	r3, r3, r9, lsl r1
     3c8:	002e2500 	eoreq	r2, lr, r0, lsl #10
     3cc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3d0:	0b3b0b3a 	bleq	ec30c0 <STACK_SIZE+0x6c30c0>
     3d4:	01111927 	tsteq	r1, r7, lsr #18
     3d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3dc:	00194297 	mulseq	r9, r7, r2
     3e0:	002e2600 	eoreq	r2, lr, r0, lsl #12
     3e4:	01111331 	tsteq	r1, r1, lsr r3
     3e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3ec:	00194297 	mulseq	r9, r7, r2
     3f0:	00052700 	andeq	r2, r5, r0, lsl #14
     3f4:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     3f8:	34280000 	strtcc	r0, [r8], #-0
     3fc:	02133100 	andseq	r3, r3, #0, 2
     400:	29000018 	stmdbcs	r0, {r3, r4}
     404:	08030034 	stmdaeq	r3, {r2, r4, r5}
     408:	0b3b0b3a 	bleq	ec30f8 <STACK_SIZE+0x6c30f8>
     40c:	17021349 	strne	r1, [r2, -r9, asr #6]
     410:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     414:	03193f01 	tsteq	r9, #1, 30
     418:	3b0b3a0e 	blcc	2cec58 <IRQ_STACK_SIZE+0x2c6c58>
     41c:	11192705 	tstne	r9, r5, lsl #14
     420:	40061201 	andmi	r1, r6, r1, lsl #4
     424:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     428:	00001301 	andeq	r1, r0, r1, lsl #6
     42c:	0300342b 	movweq	r3, #1067	; 0x42b
     430:	3b0b3a08 	blcc	2cec58 <IRQ_STACK_SIZE+0x2c6c58>
     434:	02134905 	andseq	r4, r3, #81920	; 0x14000
     438:	2c000017 	stccs	0, cr0, [r0], {23}
     43c:	01018289 	smlabbeq	r1, r9, r2, r8
     440:	13310111 	teqne	r1, #1073741828	; 0x40000004
     444:	1d2d0000 	stcne	0, cr0, [sp, #-0]
     448:	11133100 	tstne	r3, r0, lsl #2
     44c:	58061201 	stmdapl	r6, {r0, r9, ip}
     450:	0005590b 	andeq	r5, r5, fp, lsl #18
     454:	002e2e00 	eoreq	r2, lr, r0, lsl #28
     458:	0b3a0e03 	bleq	e83c6c <STACK_SIZE+0x683c6c>
     45c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     460:	00000b20 	andeq	r0, r0, r0, lsr #22
     464:	3f012e2f 	svccc	0x00012e2f
     468:	3a0e0319 	bcc	3810d4 <IRQ_STACK_SIZE+0x3790d4>
     46c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     470:	01193c19 	tsteq	r9, r9, lsl ip
     474:	30000013 	andcc	r0, r0, r3, lsl r0
     478:	13490005 	movtne	r0, #36869	; 0x9005
     47c:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     480:	03193f01 	tsteq	r9, #1, 30
     484:	3b0b3a0e 	blcc	2cecc4 <IRQ_STACK_SIZE+0x2c6cc4>
     488:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     48c:	01193c13 	tsteq	r9, r3, lsl ip
     490:	32000013 	andcc	r0, r0, #19
     494:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     498:	0b3a0e03 	bleq	e83cac <STACK_SIZE+0x683cac>
     49c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4a0:	0000193c 	andeq	r1, r0, ip, lsr r9
     4a4:	3f012e33 	svccc	0x00012e33
     4a8:	3a0e0319 	bcc	381114 <IRQ_STACK_SIZE+0x379114>
     4ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     4b0:	00193c19 	andseq	r3, r9, r9, lsl ip
     4b4:	11010000 	mrsne	r0, (UNDEF: 1)
     4b8:	130e2501 	movwne	r2, #58625	; 0xe501
     4bc:	1b0e030b 	blne	3810f0 <IRQ_STACK_SIZE+0x3790f0>
     4c0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     4c4:	00171006 	andseq	r1, r7, r6
     4c8:	00240200 	eoreq	r0, r4, r0, lsl #4
     4cc:	0b3e0b0b 	bleq	f83100 <STACK_SIZE+0x783100>
     4d0:	00000e03 	andeq	r0, r0, r3, lsl #28
     4d4:	0b002403 	bleq	94e8 <IRQ_STACK_SIZE+0x14e8>
     4d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     4dc:	04000008 	streq	r0, [r0], #-8
     4e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4e4:	0b3a0e03 	bleq	e83cf8 <STACK_SIZE+0x683cf8>
     4e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4f4:	00130119 	andseq	r0, r3, r9, lsl r1
     4f8:	00050500 	andeq	r0, r5, r0, lsl #10
     4fc:	0b3a0803 	bleq	e82510 <STACK_SIZE+0x682510>
     500:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     504:	00001702 	andeq	r1, r0, r2, lsl #14
     508:	03000506 	movweq	r0, #1286	; 0x506
     50c:	3b0b3a0e 	blcc	2ced4c <IRQ_STACK_SIZE+0x2c6d4c>
     510:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     514:	07000018 	smladeq	r0, r8, r0, r0
     518:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     51c:	0b3b0b3a 	bleq	ec320c <STACK_SIZE+0x6c320c>
     520:	17021349 	strne	r1, [r2, -r9, asr #6]
     524:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
     528:	03193f01 	tsteq	r9, #1, 30
     52c:	3b0b3a0e 	blcc	2ced6c <IRQ_STACK_SIZE+0x2c6d6c>
     530:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     534:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     538:	97184006 	ldrls	r4, [r8, -r6]
     53c:	13011942 	movwne	r1, #6466	; 0x1942
     540:	01090000 	mrseq	r0, (UNDEF: 9)
     544:	01134901 	tsteq	r3, r1, lsl #18
     548:	0a000013 	beq	59c <ABORT_STACK_SIZE+0x19c>
     54c:	13490021 	movtne	r0, #36897	; 0x9021
     550:	00000b2f 	andeq	r0, r0, pc, lsr #22
     554:	0b000f0b 	bleq	4188 <SVC_STACK_SIZE+0x188>
     558:	0013490b 	andseq	r4, r3, fp, lsl #18
     55c:	00350c00 	eorseq	r0, r5, r0, lsl #24
     560:	00001349 	andeq	r1, r0, r9, asr #6
     564:	0300340d 	movweq	r3, #1037	; 0x40d
     568:	3b0b3a0e 	blcc	2ceda8 <IRQ_STACK_SIZE+0x2c6da8>
     56c:	3f13490b 	svccc	0x0013490b
     570:	00180219 	andseq	r0, r8, r9, lsl r2
     574:	11010000 	mrsne	r0, (UNDEF: 1)
     578:	130e2501 	movwne	r2, #58625	; 0xe501
     57c:	1b0e030b 	blne	3811b0 <IRQ_STACK_SIZE+0x3791b0>
     580:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     584:	00171006 	andseq	r1, r7, r6
     588:	00240200 	eoreq	r0, r4, r0, lsl #4
     58c:	0b3e0b0b 	bleq	f831c0 <STACK_SIZE+0x7831c0>
     590:	00000e03 	andeq	r0, r0, r3, lsl #28
     594:	0b002403 	bleq	95a8 <IRQ_STACK_SIZE+0x15a8>
     598:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     59c:	04000008 	streq	r0, [r0], #-8
     5a0:	0b0b000f 	bleq	2c05e4 <IRQ_STACK_SIZE+0x2b85e4>
     5a4:	0f050000 	svceq	0x00050000
     5a8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     5ac:	06000013 			; <UNDEFINED> instruction: 0x06000013
     5b0:	13490026 	movtne	r0, #36902	; 0x9026
     5b4:	16070000 	strne	r0, [r7], -r0
     5b8:	3a0e0300 	bcc	3811c0 <IRQ_STACK_SIZE+0x3791c0>
     5bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5c0:	08000013 	stmdaeq	r0, {r0, r1, r4}
     5c4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     5c8:	0b3a0b0b 	bleq	e831fc <STACK_SIZE+0x6831fc>
     5cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     5d0:	0d090000 	stceq	0, cr0, [r9, #-0]
     5d4:	490e0300 	stmdbmi	lr, {r8, r9}
     5d8:	340b3813 	strcc	r3, [fp], #-2067	; 0xfffff7ed
     5dc:	0a000019 	beq	648 <ABORT_STACK_SIZE+0x248>
     5e0:	0b0b0113 	bleq	2c0a34 <IRQ_STACK_SIZE+0x2b8a34>
     5e4:	0b3b0b3a 	bleq	ec32d4 <STACK_SIZE+0x6c32d4>
     5e8:	00001301 	andeq	r1, r0, r1, lsl #6
     5ec:	03000d0b 	movweq	r0, #3339	; 0xd0b
     5f0:	3b0b3a0e 	blcc	2cee30 <IRQ_STACK_SIZE+0x2c6e30>
     5f4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     5f8:	0c00000b 	stceq	0, cr0, [r0], {11}
     5fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     600:	0b3a0e03 	bleq	e83e14 <STACK_SIZE+0x683e14>
     604:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     608:	13010b20 	movwne	r0, #6944	; 0x1b20
     60c:	050d0000 	streq	r0, [sp, #-0]
     610:	3a080300 	bcc	201218 <IRQ_STACK_SIZE+0x1f9218>
     614:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     618:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     61c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     620:	0b3b0b3a 	bleq	ec3310 <STACK_SIZE+0x6c3310>
     624:	00001349 	andeq	r1, r0, r9, asr #6
     628:	3f012e0f 	svccc	0x00012e0f
     62c:	3a0e0319 	bcc	381298 <IRQ_STACK_SIZE+0x379298>
     630:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     634:	20134919 	andscs	r4, r3, r9, lsl r9
     638:	0013010b 	andseq	r0, r3, fp, lsl #2
     63c:	00051000 	andeq	r1, r5, r0
     640:	0b3a0e03 	bleq	e83e54 <STACK_SIZE+0x683e54>
     644:	1349053b 	movtne	r0, #38203	; 0x953b
     648:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     64c:	03193f01 	tsteq	r9, #1, 30
     650:	3b0b3a0e 	blcc	2cee90 <IRQ_STACK_SIZE+0x2c6e90>
     654:	20192705 	andscs	r2, r9, r5, lsl #14
     658:	0013010b 	andseq	r0, r3, fp, lsl #2
     65c:	00051200 	andeq	r1, r5, r0, lsl #4
     660:	0b3a0803 	bleq	e82674 <STACK_SIZE+0x682674>
     664:	1349053b 	movtne	r0, #38203	; 0x953b
     668:	34130000 	ldrcc	r0, [r3], #-0
     66c:	3a0e0300 	bcc	381274 <IRQ_STACK_SIZE+0x379274>
     670:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     674:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     678:	08030034 	stmdaeq	r3, {r2, r4, r5}
     67c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     680:	00001349 	andeq	r1, r0, r9, asr #6
     684:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
     688:	00130113 	andseq	r0, r3, r3, lsl r1
     68c:	00211600 	eoreq	r1, r1, r0, lsl #12
     690:	0b2f1349 	bleq	bc53bc <STACK_SIZE+0x3c53bc>
     694:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
     698:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     69c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     6a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6a8:	00130119 	andseq	r0, r3, r9, lsl r1
     6ac:	00051900 	andeq	r1, r5, r0, lsl #18
     6b0:	17021331 	smladxne	r2, r1, r3, r1
     6b4:	051a0000 	ldreq	r0, [sl, #-0]
     6b8:	02133100 	andseq	r3, r3, #0, 2
     6bc:	1b000018 	blne	724 <ABORT_STACK_SIZE+0x324>
     6c0:	13310034 	teqne	r1, #52	; 0x34
     6c4:	00001802 	andeq	r1, r0, r2, lsl #16
     6c8:	3100051c 	tstcc	r0, ip, lsl r5
     6cc:	000b1c13 	andeq	r1, fp, r3, lsl ip
     6d0:	00051d00 	andeq	r1, r5, r0, lsl #26
     6d4:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
     6d8:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     6dc:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     6e0:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     6e4:	0105590b 	tsteq	r5, fp, lsl #18
     6e8:	1f000013 	svcne	0x00000013
     6ec:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6f0:	34200000 	strtcc	r0, [r0], #-0
     6f4:	02133100 	andseq	r3, r3, #0, 2
     6f8:	21000017 	tstcs	r0, r7, lsl r0
     6fc:	13310034 	teqne	r1, #52	; 0x34
     700:	1d220000 	stcne	0, cr0, [r2, #-0]
     704:	11133101 	tstne	r3, r1, lsl #2
     708:	58061201 	stmdapl	r6, {r0, r9, ip}
     70c:	0005590b 	andeq	r5, r5, fp, lsl #18
     710:	011d2300 	tsteq	sp, r0, lsl #6
     714:	01521331 	cmpeq	r2, r1, lsr r3
     718:	0b581755 	bleq	1606474 <STACK_SIZE+0xe06474>
     71c:	00000559 	andeq	r0, r0, r9, asr r5
     720:	01828924 	orreq	r8, r2, r4, lsr #18
     724:	31011101 	tstcc	r1, r1, lsl #2
     728:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     72c:	0001828a 	andeq	r8, r1, sl, lsl #5
     730:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     734:	26000018 			; <UNDEFINED> instruction: 0x26000018
     738:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     73c:	0b3a0e03 	bleq	e83f50 <STACK_SIZE+0x683f50>
     740:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     744:	06120111 			; <UNDEFINED> instruction: 0x06120111
     748:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     74c:	00130119 	andseq	r0, r3, r9, lsl r1
     750:	00052700 	andeq	r2, r5, r0, lsl #14
     754:	0b3a0e03 	bleq	e83f68 <STACK_SIZE+0x683f68>
     758:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     75c:	00001802 	andeq	r1, r0, r2, lsl #16
     760:	03003428 	movweq	r3, #1064	; 0x428
     764:	3b0b3a0e 	blcc	2cefa4 <IRQ_STACK_SIZE+0x2c6fa4>
     768:	0013490b 	andseq	r4, r3, fp, lsl #18
     76c:	002e2900 	eoreq	r2, lr, r0, lsl #18
     770:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     774:	0b3b0b3a 	bleq	ec3464 <STACK_SIZE+0x6c3464>
     778:	0b201927 	bleq	806c1c <STACK_SIZE+0x6c1c>
     77c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     780:	11133100 	tstne	r3, r0, lsl #2
     784:	40061201 	andmi	r1, r6, r1, lsl #4
     788:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     78c:	1d2b0000 	stcne	0, cr0, [fp, #-0]
     790:	52133100 	andspl	r3, r3, #0, 2
     794:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     798:	000b590b 	andeq	r5, fp, fp, lsl #18
     79c:	00052c00 	andeq	r2, r5, r0, lsl #24
     7a0:	0b3a0803 	bleq	e827b4 <STACK_SIZE+0x6827b4>
     7a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7a8:	00001702 	andeq	r1, r0, r2, lsl #14
     7ac:	0300052d 	movweq	r0, #1325	; 0x52d
     7b0:	3b0b3a08 	blcc	2cefd8 <IRQ_STACK_SIZE+0x2c6fd8>
     7b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7b8:	2e000018 	mcrcs	0, 0, r0, cr0, cr8, {0}
     7bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7c0:	0b3b0b3a 	bleq	ec34b0 <STACK_SIZE+0x6c34b0>
     7c4:	17021349 	strne	r1, [r2, -r9, asr #6]
     7c8:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
     7cc:	03193f01 	tsteq	r9, #1, 30
     7d0:	3b0b3a0e 	blcc	2cf010 <IRQ_STACK_SIZE+0x2c7010>
     7d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7dc:	97184006 	ldrls	r4, [r8, -r6]
     7e0:	13011942 	movwne	r1, #6466	; 0x1942
     7e4:	34300000 	ldrtcc	r0, [r0], #-0
     7e8:	3a080300 	bcc	2013f0 <IRQ_STACK_SIZE+0x1f93f0>
     7ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f0:	00170213 	andseq	r0, r7, r3, lsl r2
     7f4:	011d3100 	tsteq	sp, r0, lsl #2
     7f8:	01521331 	cmpeq	r2, r1, lsr r3
     7fc:	0b581755 	bleq	1606558 <STACK_SIZE+0xe06558>
     800:	00000b59 	andeq	r0, r0, r9, asr fp
     804:	31000532 	tstcc	r0, r2, lsr r5
     808:	33000013 	movwcc	r0, #19
     80c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     810:	0b3b0b3a 	bleq	ec3500 <STACK_SIZE+0x6c3500>
     814:	17021349 	strne	r1, [r2, -r9, asr #6]
     818:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
     81c:	03193f01 	tsteq	r9, #1, 30
     820:	3b0b3a0e 	blcc	2cf060 <IRQ_STACK_SIZE+0x2c7060>
     824:	11192705 	tstne	r9, r5, lsl #14
     828:	40061201 	andmi	r1, r6, r1, lsl #4
     82c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     830:	00001301 	andeq	r1, r0, r1, lsl #6
     834:	03000535 	movweq	r0, #1333	; 0x535
     838:	3b0b3a0e 	blcc	2cf078 <IRQ_STACK_SIZE+0x2c7078>
     83c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     840:	36000018 			; <UNDEFINED> instruction: 0x36000018
     844:	08030005 	stmdaeq	r3, {r0, r2}
     848:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     84c:	17021349 	strne	r1, [r2, -r9, asr #6]
     850:	34370000 	ldrtcc	r0, [r7], #-0
     854:	3a080300 	bcc	20145c <IRQ_STACK_SIZE+0x1f945c>
     858:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     85c:	00170213 	andseq	r0, r7, r3, lsl r2
     860:	00343800 	eorseq	r3, r4, r0, lsl #16
     864:	0b3a0803 	bleq	e82878 <STACK_SIZE+0x682878>
     868:	1349053b 	movtne	r0, #38203	; 0x953b
     86c:	00001802 	andeq	r1, r0, r2, lsl #16
     870:	31003439 	tstcc	r0, r9, lsr r4
     874:	000b1c13 	andeq	r1, fp, r3, lsl ip
     878:	00053a00 	andeq	r3, r5, r0, lsl #20
     87c:	0b3a0e03 	bleq	e84090 <STACK_SIZE+0x684090>
     880:	1349053b 	movtne	r0, #38203	; 0x953b
     884:	00001702 	andeq	r1, r0, r2, lsl #14
     888:	0300343b 	movweq	r3, #1083	; 0x43b
     88c:	3b0b3a0e 	blcc	2cf0cc <IRQ_STACK_SIZE+0x2c70cc>
     890:	02134905 	andseq	r4, r3, #81920	; 0x14000
     894:	3c000018 	stccc	0, cr0, [r0], {24}
     898:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     89c:	0b3b0b3a 	bleq	ec358c <STACK_SIZE+0x6c358c>
     8a0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8a4:	00001802 	andeq	r1, r0, r2, lsl #16
     8a8:	4900353d 	stmdbmi	r0, {r0, r2, r3, r4, r5, r8, sl, ip, sp}
     8ac:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
     8b0:	13490021 	movtne	r0, #36897	; 0x9021
     8b4:	0000052f 	andeq	r0, r0, pc, lsr #10
     8b8:	3f012e3f 	svccc	0x00012e3f
     8bc:	3a0e0319 	bcc	381528 <IRQ_STACK_SIZE+0x379528>
     8c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8c4:	3c134919 	ldccc	9, cr4, [r3], {25}
     8c8:	00130119 	andseq	r0, r3, r9, lsl r1
     8cc:	00054000 	andeq	r4, r5, r0
     8d0:	00001349 	andeq	r1, r0, r9, asr #6
     8d4:	3f012e41 	svccc	0x00012e41
     8d8:	3a0e0319 	bcc	381544 <IRQ_STACK_SIZE+0x379544>
     8dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8e0:	00193c19 	andseq	r3, r9, r9, lsl ip
     8e4:	11010000 	mrsne	r0, (UNDEF: 1)
     8e8:	130e2501 	movwne	r2, #58625	; 0xe501
     8ec:	1b0e030b 	blne	381520 <IRQ_STACK_SIZE+0x379520>
     8f0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     8f4:	00171006 	andseq	r1, r7, r6
     8f8:	00240200 	eoreq	r0, r4, r0, lsl #4
     8fc:	0b3e0b0b 	bleq	f83530 <STACK_SIZE+0x783530>
     900:	00000e03 	andeq	r0, r0, r3, lsl #28
     904:	0b002403 	bleq	9918 <IRQ_STACK_SIZE+0x1918>
     908:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     90c:	04000008 	streq	r0, [r0], #-8
     910:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     914:	0b3a0e03 	bleq	e84128 <STACK_SIZE+0x684128>
     918:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     91c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     920:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     924:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
     928:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     92c:	0b3a0e03 	bleq	e84140 <STACK_SIZE+0x684140>
     930:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     934:	01111349 	tsteq	r1, r9, asr #6
     938:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     93c:	00194297 	mulseq	r9, r7, r2
     940:	012e0600 	teqeq	lr, r0, lsl #12
     944:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     948:	0b3b0b3a 	bleq	ec3638 <STACK_SIZE+0x6c3638>
     94c:	13491927 	movtne	r1, #39207	; 0x9927
     950:	06120111 			; <UNDEFINED> instruction: 0x06120111
     954:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     958:	00130119 	andseq	r0, r3, r9, lsl r1
     95c:	00340700 	eorseq	r0, r4, r0, lsl #14
     960:	0b3a0803 	bleq	e82974 <STACK_SIZE+0x682974>
     964:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     968:	00001802 	andeq	r1, r0, r2, lsl #16
     96c:	3f012e08 	svccc	0x00012e08
     970:	3a0e0319 	bcc	3815dc <IRQ_STACK_SIZE+0x3795dc>
     974:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     978:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     97c:	97184006 	ldrls	r4, [r8, -r6]
     980:	13011942 	movwne	r1, #6466	; 0x1942
     984:	05090000 	streq	r0, [r9, #-0]
     988:	3a080300 	bcc	201590 <IRQ_STACK_SIZE+0x1f9590>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	00170213 	andseq	r0, r7, r3, lsl r2
     994:	82890a00 	addhi	r0, r9, #0, 20
     998:	01110101 	tsteq	r1, r1, lsl #2
     99c:	13011331 	movwne	r1, #4913	; 0x1331
     9a0:	8a0b0000 	bhi	2c09a8 <IRQ_STACK_SIZE+0x2b89a8>
     9a4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     9a8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     9ac:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     9b0:	11010182 	smlabbne	r1, r2, r1, r0
     9b4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     9b8:	13011331 	movwne	r1, #4913	; 0x1331
     9bc:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
     9c0:	11010182 	smlabbne	r1, r2, r1, r0
     9c4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     9c8:	00001331 	andeq	r1, r0, r1, lsr r3
     9cc:	3f012e0e 	svccc	0x00012e0e
     9d0:	3a0e0319 	bcc	38163c <IRQ_STACK_SIZE+0x37963c>
     9d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9d8:	01193c19 	tsteq	r9, r9, lsl ip
     9dc:	0f000013 	svceq	0x00000013
     9e0:	13490005 	movtne	r0, #36869	; 0x9005
     9e4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     9e8:	03193f01 	tsteq	r9, #1, 30
     9ec:	3b0b3a0e 	blcc	2cf22c <IRQ_STACK_SIZE+0x2c722c>
     9f0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     9f4:	00000019 	andeq	r0, r0, r9, lsl r0
     9f8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     9fc:	030b130e 	movweq	r1, #45838	; 0xb30e
     a00:	110e1b0e 	tstne	lr, lr, lsl #22
     a04:	10061201 	andne	r1, r6, r1, lsl #4
     a08:	02000017 	andeq	r0, r0, #23
     a0c:	0b0b0024 	bleq	2c0aa4 <IRQ_STACK_SIZE+0x2b8aa4>
     a10:	0e030b3e 	vmoveq.16	d3[0], r0
     a14:	24030000 	strcs	r0, [r3], #-0
     a18:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a1c:	0008030b 	andeq	r0, r8, fp, lsl #6
     a20:	012e0400 	teqeq	lr, r0, lsl #8
     a24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a28:	0b3b0b3a 	bleq	ec3718 <STACK_SIZE+0x6c3718>
     a2c:	0b201927 	bleq	806ed0 <STACK_SIZE+0x6ed0>
     a30:	00001301 	andeq	r1, r0, r1, lsl #6
     a34:	03000505 	movweq	r0, #1285	; 0x505
     a38:	3b0b3a08 	blcc	2cf260 <IRQ_STACK_SIZE+0x2c7260>
     a3c:	0013490b 	andseq	r4, r3, fp, lsl #18
     a40:	012e0600 	teqeq	lr, r0, lsl #12
     a44:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a48:	0b3b0b3a 	bleq	ec3738 <STACK_SIZE+0x6c3738>
     a4c:	01111927 	tsteq	r1, r7, lsr #18
     a50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a54:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a58:	07000013 	smladeq	r0, r3, r0, r0
     a5c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     a60:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a64:	0b590b58 	bleq	16437cc <STACK_SIZE+0xe437cc>
     a68:	05080000 	streq	r0, [r8, #-0]
     a6c:	1c133100 	ldfnes	f3, [r3], {-0}
     a70:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     a74:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     a78:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a80:	0a000019 	beq	aec <ABORT_STACK_SIZE+0x6ec>
     a84:	13310005 	teqne	r1, #5
     a88:	00001702 	andeq	r1, r0, r2, lsl #14
     a8c:	01110100 	tsteq	r1, r0, lsl #2
     a90:	0b130e25 	bleq	4c432c <IRQ_STACK_SIZE+0x4bc32c>
     a94:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     a98:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a9c:	00001710 	andeq	r1, r0, r0, lsl r7
     aa0:	0b002402 	bleq	9ab0 <IRQ_STACK_SIZE+0x1ab0>
     aa4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     aa8:	0300000e 	movweq	r0, #14
     aac:	0b0b0024 	bleq	2c0b44 <IRQ_STACK_SIZE+0x2b8b44>
     ab0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     ab4:	0f040000 	svceq	0x00040000
     ab8:	000b0b00 	andeq	r0, fp, r0, lsl #22
     abc:	000f0500 	andeq	r0, pc, r0, lsl #10
     ac0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     ac4:	26060000 	strcs	r0, [r6], -r0
     ac8:	00134900 	andseq	r4, r3, r0, lsl #18
     acc:	01130700 	tsteq	r3, r0, lsl #14
     ad0:	0b3a0b0b 	bleq	e83704 <STACK_SIZE+0x683704>
     ad4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     ad8:	0d080000 	stceq	0, cr0, [r8, #-0]
     adc:	3a0e0300 	bcc	3816e4 <IRQ_STACK_SIZE+0x3796e4>
     ae0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ae4:	000b3813 	andeq	r3, fp, r3, lsl r8
     ae8:	00160900 	andseq	r0, r6, r0, lsl #18
     aec:	0b3a0e03 	bleq	e84300 <STACK_SIZE+0x684300>
     af0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     af4:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     af8:	03193f01 	tsteq	r9, #1, 30
     afc:	3b0b3a0e 	blcc	2cf33c <IRQ_STACK_SIZE+0x2c733c>
     b00:	1119270b 	tstne	r9, fp, lsl #14
     b04:	40061201 	andmi	r1, r6, r1, lsl #4
     b08:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b0c:	00001301 	andeq	r1, r0, r1, lsl #6
     b10:	0300050b 	movweq	r0, #1291	; 0x50b
     b14:	3b0b3a0e 	blcc	2cf354 <IRQ_STACK_SIZE+0x2c7354>
     b18:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b1c:	0c000017 	stceq	0, cr0, [r0], {23}
     b20:	08030034 	stmdaeq	r3, {r2, r4, r5}
     b24:	0b3b0b3a 	bleq	ec3814 <STACK_SIZE+0x6c3814>
     b28:	17021349 	strne	r1, [r2, -r9, asr #6]
     b2c:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
     b30:	11010182 	smlabbne	r1, r2, r1, r0
     b34:	00133101 	andseq	r3, r3, r1, lsl #2
     b38:	828a0e00 	addhi	r0, sl, #0, 28
     b3c:	18020001 	stmdane	r2, {r0}
     b40:	00184291 	mulseq	r8, r1, r2
     b44:	82890f00 	addhi	r0, r9, #0, 30
     b48:	01110001 	tsteq	r1, r1
     b4c:	00001331 	andeq	r1, r0, r1, lsr r3
     b50:	01828910 	orreq	r8, r2, r0, lsl r9
     b54:	31011101 	tstcc	r1, r1, lsl #2
     b58:	00130113 	andseq	r0, r3, r3, lsl r1
     b5c:	01011100 	mrseq	r1, (UNDEF: 17)
     b60:	13011349 	movwne	r1, #4937	; 0x1349
     b64:	21120000 	tstcs	r2, r0
     b68:	2f134900 	svccs	0x00134900
     b6c:	1300000b 	movwne	r0, #11
     b70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b74:	0b3b0b3a 	bleq	ec3864 <STACK_SIZE+0x6c3864>
     b78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     b7c:	0000193c 	andeq	r1, r0, ip, lsr r9
     b80:	3f012e14 	svccc	0x00012e14
     b84:	3a0e0319 	bcc	3817f0 <IRQ_STACK_SIZE+0x3797f0>
     b88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b8c:	01193c19 	tsteq	r9, r9, lsl ip
     b90:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     b94:	13490005 	movtne	r0, #36869	; 0x9005
     b98:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     b9c:	03193f00 	tsteq	r9, #0, 30
     ba0:	3b0b3a0e 	blcc	2cf3e0 <IRQ_STACK_SIZE+0x2c73e0>
     ba4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ba8:	17000019 	smladne	r0, r9, r0, r0
     bac:	00000018 	andeq	r0, r0, r8, lsl r0
     bb0:	3f012e18 	svccc	0x00012e18
     bb4:	3a0e0319 	bcc	381820 <IRQ_STACK_SIZE+0x379820>
     bb8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bbc:	00193c19 	andseq	r3, r9, r9, lsl ip
     bc0:	11010000 	mrsne	r0, (UNDEF: 1)
     bc4:	130e2501 	movwne	r2, #58625	; 0xe501
     bc8:	1b0e030b 	blne	3817fc <IRQ_STACK_SIZE+0x3797fc>
     bcc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     bd0:	00171006 	andseq	r1, r7, r6
     bd4:	01130200 	tsteq	r3, r0, lsl #4
     bd8:	0b0b0e03 	bleq	2c43ec <IRQ_STACK_SIZE+0x2bc3ec>
     bdc:	0b3b0b3a 	bleq	ec38cc <STACK_SIZE+0x6c38cc>
     be0:	00001301 	andeq	r1, r0, r1, lsl #6
     be4:	03000d03 	movweq	r0, #3331	; 0xd03
     be8:	3b0b3a0e 	blcc	2cf428 <IRQ_STACK_SIZE+0x2c7428>
     bec:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     bf0:	0400000b 	streq	r0, [r0], #-11
     bf4:	0b0b0024 	bleq	2c0c8c <IRQ_STACK_SIZE+0x2b8c8c>
     bf8:	0e030b3e 	vmoveq.16	d3[0], r0
     bfc:	24050000 	strcs	r0, [r5], #-0
     c00:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c04:	0008030b 	andeq	r0, r8, fp, lsl #6
     c08:	000f0600 	andeq	r0, pc, r0, lsl #12
     c0c:	00000b0b 	andeq	r0, r0, fp, lsl #22
     c10:	03001607 	movweq	r1, #1543	; 0x607
     c14:	3b0b3a0e 	blcc	2cf454 <IRQ_STACK_SIZE+0x2c7454>
     c18:	0013490b 	andseq	r4, r3, fp, lsl #18
     c1c:	012e0800 	teqeq	lr, r0, lsl #16
     c20:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c24:	0b3b0b3a 	bleq	ec3914 <STACK_SIZE+0x6c3914>
     c28:	01111927 	tsteq	r1, r7, lsr #18
     c2c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c30:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c34:	09000013 	stmdbeq	r0, {r0, r1, r4}
     c38:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c3c:	0b3b0b3a 	bleq	ec392c <STACK_SIZE+0x6c392c>
     c40:	17021349 	strne	r1, [r2, -r9, asr #6]
     c44:	340a0000 	strcc	r0, [sl], #-0
     c48:	3a0e0300 	bcc	381850 <IRQ_STACK_SIZE+0x379850>
     c4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c50:	00170213 	andseq	r0, r7, r3, lsl r2
     c54:	00340b00 	eorseq	r0, r4, r0, lsl #22
     c58:	0b3a0e03 	bleq	e8446c <STACK_SIZE+0x68446c>
     c5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c60:	00001802 	andeq	r1, r0, r2, lsl #16
     c64:	0182890c 	orreq	r8, r2, ip, lsl #18
     c68:	31011100 	mrscc	r1, (UNDEF: 17)
     c6c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     c70:	01018289 	smlabbeq	r1, r9, r2, r8
     c74:	13310111 	teqne	r1, #1073741828	; 0x40000004
     c78:	00001301 	andeq	r1, r0, r1, lsl #6
     c7c:	01828a0e 	orreq	r8, r2, lr, lsl #20
     c80:	91180200 	tstls	r8, r0, lsl #4
     c84:	00001842 	andeq	r1, r0, r2, asr #16
     c88:	0b000f0f 	bleq	48cc <SVC_STACK_SIZE+0x8cc>
     c8c:	0013490b 	andseq	r4, r3, fp, lsl #18
     c90:	01011000 	mrseq	r1, (UNDEF: 1)
     c94:	13011349 	movwne	r1, #4937	; 0x1349
     c98:	21110000 	tstcs	r1, r0
     c9c:	2f134900 	svccs	0x00134900
     ca0:	1200000b 	andne	r0, r0, #11
     ca4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ca8:	0b3b0b3a 	bleq	ec3998 <STACK_SIZE+0x6c3998>
     cac:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     cb0:	00001802 	andeq	r1, r0, r2, lsl #16
     cb4:	3f002e13 	svccc	0x00002e13
     cb8:	3a0e0319 	bcc	381924 <IRQ_STACK_SIZE+0x379924>
     cbc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cc0:	00193c19 	andseq	r3, r9, r9, lsl ip
     cc4:	002e1400 	eoreq	r1, lr, r0, lsl #8
     cc8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ccc:	0b3b0b3a 	bleq	ec39bc <STACK_SIZE+0x6c39bc>
     cd0:	13491927 	movtne	r1, #39207	; 0x9927
     cd4:	0000193c 	andeq	r1, r0, ip, lsr r9
     cd8:	3f012e15 	svccc	0x00012e15
     cdc:	3a0e0319 	bcc	381948 <IRQ_STACK_SIZE+0x379948>
     ce0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ce4:	01193c19 	tsteq	r9, r9, lsl ip
     ce8:	16000013 			; <UNDEFINED> instruction: 0x16000013
     cec:	13490005 	movtne	r0, #36869	; 0x9005
     cf0:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     cf4:	03193f01 	tsteq	r9, #1, 30
     cf8:	3b0b3a0e 	blcc	2cf538 <IRQ_STACK_SIZE+0x2c7538>
     cfc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     d00:	01193c13 	tsteq	r9, r3, lsl ip
     d04:	18000013 	stmdane	r0, {r0, r1, r4}
     d08:	00000026 	andeq	r0, r0, r6, lsr #32
     d0c:	01110100 	tsteq	r1, r0, lsl #2
     d10:	0b130e25 	bleq	4c45ac <IRQ_STACK_SIZE+0x4bc5ac>
     d14:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     d18:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d1c:	00001710 	andeq	r1, r0, r0, lsl r7
     d20:	03001602 	movweq	r1, #1538	; 0x602
     d24:	3b0b3a0e 	blcc	2cf564 <IRQ_STACK_SIZE+0x2c7564>
     d28:	0013490b 	andseq	r4, r3, fp, lsl #18
     d2c:	00240300 	eoreq	r0, r4, r0, lsl #6
     d30:	0b3e0b0b 	bleq	f83964 <STACK_SIZE+0x783964>
     d34:	00000e03 	andeq	r0, r0, r3, lsl #28
     d38:	0b000f04 	bleq	4950 <SVC_STACK_SIZE+0x950>
     d3c:	0500000b 	streq	r0, [r0, #-11]
     d40:	0b0b0024 	bleq	2c0dd8 <IRQ_STACK_SIZE+0x2b8dd8>
     d44:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d48:	13060000 	movwne	r0, #24576	; 0x6000
     d4c:	0b0e0301 	bleq	381958 <IRQ_STACK_SIZE+0x379958>
     d50:	3b0b3a0b 	blcc	2cf584 <IRQ_STACK_SIZE+0x2c7584>
     d54:	0013010b 	andseq	r0, r3, fp, lsl #2
     d58:	000d0700 	andeq	r0, sp, r0, lsl #14
     d5c:	0b3a0e03 	bleq	e84570 <STACK_SIZE+0x684570>
     d60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d64:	00000b38 	andeq	r0, r0, r8, lsr fp
     d68:	0b000f08 	bleq	4990 <SVC_STACK_SIZE+0x990>
     d6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     d70:	012e0900 	teqeq	lr, r0, lsl #18
     d74:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d78:	0b3b0b3a 	bleq	ec3a68 <STACK_SIZE+0x6c3a68>
     d7c:	13491927 	movtne	r1, #39207	; 0x9927
     d80:	13010b20 	movwne	r0, #6944	; 0x1b20
     d84:	050a0000 	streq	r0, [sl, #-0]
     d88:	3a0e0300 	bcc	381990 <IRQ_STACK_SIZE+0x379990>
     d8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d90:	0b000013 	bleq	de4 <ABORT_STACK_SIZE+0x9e4>
     d94:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d98:	0b3b0b3a 	bleq	ec3a88 <STACK_SIZE+0x6c3a88>
     d9c:	00001349 	andeq	r1, r0, r9, asr #6
     da0:	31012e0c 	tstcc	r1, ip, lsl #28
     da4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     da8:	97184006 	ldrls	r4, [r8, -r6]
     dac:	13011942 	movwne	r1, #6466	; 0x1942
     db0:	050d0000 	streq	r0, [sp, #-0]
     db4:	02133100 	andseq	r3, r3, #0, 2
     db8:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
     dbc:	13310034 	teqne	r1, #52	; 0x34
     dc0:	00001802 	andeq	r1, r0, r2, lsl #16
     dc4:	0182890f 	orreq	r8, r2, pc, lsl #18
     dc8:	31011101 	tstcc	r1, r1, lsl #2
     dcc:	10000013 	andne	r0, r0, r3, lsl r0
     dd0:	0001828a 	andeq	r8, r1, sl, lsl #5
     dd4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     dd8:	11000018 	tstne	r0, r8, lsl r0
     ddc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     de0:	0b3a0e03 	bleq	e845f4 <STACK_SIZE+0x6845f4>
     de4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     de8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     dec:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     df0:	00130119 	andseq	r0, r3, r9, lsl r1
     df4:	00051200 	andeq	r1, r5, r0, lsl #4
     df8:	0b3a0e03 	bleq	e8460c <STACK_SIZE+0x68460c>
     dfc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e00:	00001702 	andeq	r1, r0, r2, lsl #14
     e04:	03003413 	movweq	r3, #1043	; 0x413
     e08:	3b0b3a0e 	blcc	2cf648 <IRQ_STACK_SIZE+0x2c7648>
     e0c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e10:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
     e14:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     e18:	17550152 			; <UNDEFINED> instruction: 0x17550152
     e1c:	0b590b58 	bleq	1643b84 <STACK_SIZE+0xe43b84>
     e20:	0b150000 	bleq	540e28 <IRQ_STACK_SIZE+0x538e28>
     e24:	00175501 	andseq	r5, r7, r1, lsl #10
     e28:	00341600 	eorseq	r1, r4, r0, lsl #12
     e2c:	17021331 	smladxne	r2, r1, r3, r1
     e30:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     e34:	03193f00 	tsteq	r9, #0, 30
     e38:	3b0b3a0e 	blcc	2cf678 <IRQ_STACK_SIZE+0x2c7678>
     e3c:	1113490b 	tstne	r3, fp, lsl #18
     e40:	40061201 	andmi	r1, r6, r1, lsl #4
     e44:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     e48:	05180000 	ldreq	r0, [r8, #-0]
     e4c:	3a0e0300 	bcc	381a54 <IRQ_STACK_SIZE+0x379a54>
     e50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e54:	00180213 	andseq	r0, r8, r3, lsl r2
     e58:	00341900 	eorseq	r1, r4, r0, lsl #18
     e5c:	0b3a0e03 	bleq	e84670 <STACK_SIZE+0x684670>
     e60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e64:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     e68:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     e6c:	03193f01 	tsteq	r9, #1, 30
     e70:	3b0b3a0e 	blcc	2cf6b0 <IRQ_STACK_SIZE+0x2c76b0>
     e74:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     e78:	00193c13 	andseq	r3, r9, r3, lsl ip
     e7c:	00051b00 	andeq	r1, r5, r0, lsl #22
     e80:	00001349 	andeq	r1, r0, r9, asr #6
     e84:	01110100 	tsteq	r1, r0, lsl #2
     e88:	0b130e25 	bleq	4c4724 <IRQ_STACK_SIZE+0x4bc724>
     e8c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     e90:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e94:	00001710 	andeq	r1, r0, r0, lsl r7
     e98:	03011302 	movweq	r1, #4866	; 0x1302
     e9c:	3a0b0b08 	bcc	2c3ac4 <IRQ_STACK_SIZE+0x2bbac4>
     ea0:	010b3b0b 	tsteq	fp, fp, lsl #22
     ea4:	03000013 	movweq	r0, #19
     ea8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     eac:	0b3b0b3a 	bleq	ec3b9c <STACK_SIZE+0x6c3b9c>
     eb0:	0b381349 	bleq	e05bdc <STACK_SIZE+0x605bdc>
     eb4:	0d040000 	stceq	0, cr0, [r4, #-0]
     eb8:	3a0e0300 	bcc	381ac0 <IRQ_STACK_SIZE+0x379ac0>
     ebc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ec0:	000b3813 	andeq	r3, fp, r3, lsl r8
     ec4:	00240500 	eoreq	r0, r4, r0, lsl #10
     ec8:	0b3e0b0b 	bleq	f83afc <STACK_SIZE+0x783afc>
     ecc:	00000e03 	andeq	r0, r0, r3, lsl #28
     ed0:	49010106 	stmdbmi	r1, {r1, r2, r8}
     ed4:	00130113 	andseq	r0, r3, r3, lsl r1
     ed8:	00210700 	eoreq	r0, r1, r0, lsl #14
     edc:	0b2f1349 	bleq	bc5c08 <STACK_SIZE+0x3c5c08>
     ee0:	16080000 	strne	r0, [r8], -r0
     ee4:	3a0e0300 	bcc	381aec <IRQ_STACK_SIZE+0x379aec>
     ee8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     eec:	09000013 	stmdbeq	r0, {r0, r1, r4}
     ef0:	0b0b000f 	bleq	2c0f34 <IRQ_STACK_SIZE+0x2b8f34>
     ef4:	240a0000 	strcs	r0, [sl], #-0
     ef8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     efc:	0008030b 	andeq	r0, r8, fp, lsl #6
     f00:	012e0b00 	teqeq	lr, r0, lsl #22
     f04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f08:	0b3b0b3a 	bleq	ec3bf8 <STACK_SIZE+0x6c3bf8>
     f0c:	01111927 	tsteq	r1, r7, lsr #18
     f10:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f14:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f18:	0c000013 	stceq	0, cr0, [r0], {19}
     f1c:	01018289 	smlabbeq	r1, r9, r2, r8
     f20:	13310111 	teqne	r1, #1073741828	; 0x40000004
     f24:	00001301 	andeq	r1, r0, r1, lsl #6
     f28:	01828a0d 	orreq	r8, r2, sp, lsl #20
     f2c:	91180200 	tstls	r8, r0, lsl #4
     f30:	00001842 	andeq	r1, r0, r2, asr #16
     f34:	0182890e 	orreq	r8, r2, lr, lsl #18
     f38:	31011101 	tstcc	r1, r1, lsl #2
     f3c:	0f000013 	svceq	0x00000013
     f40:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f44:	0b3b0b3a 	bleq	ec3c34 <STACK_SIZE+0x6c3c34>
     f48:	17021349 	strne	r1, [r2, -r9, asr #6]
     f4c:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     f50:	11000182 	smlabbne	r0, r2, r1, r0
     f54:	00133101 	andseq	r3, r3, r1, lsl #2
     f58:	82891100 	addhi	r1, r9, #0, 2
     f5c:	01110001 	tsteq	r1, r1
     f60:	31194295 			; <UNDEFINED> instruction: 0x31194295
     f64:	12000013 	andne	r0, r0, #19
     f68:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f6c:	0b3b0b3a 	bleq	ec3c5c <STACK_SIZE+0x6c3c5c>
     f70:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     f74:	00001802 	andeq	r1, r0, r2, lsl #16
     f78:	0b000f13 	bleq	4bcc <SVC_STACK_SIZE+0xbcc>
     f7c:	0013490b 	andseq	r4, r3, fp, lsl #18
     f80:	012e1400 	teqeq	lr, r0, lsl #8
     f84:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f88:	0b3b0b3a 	bleq	ec3c78 <STACK_SIZE+0x6c3c78>
     f8c:	13491927 	movtne	r1, #39207	; 0x9927
     f90:	1301193c 	movwne	r1, #6460	; 0x193c
     f94:	05150000 	ldreq	r0, [r5, #-0]
     f98:	00134900 	andseq	r4, r3, r0, lsl #18
     f9c:	002e1600 	eoreq	r1, lr, r0, lsl #12
     fa0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     fa4:	0b3b0b3a 	bleq	ec3c94 <STACK_SIZE+0x6c3c94>
     fa8:	13491927 	movtne	r1, #39207	; 0x9927
     fac:	0000193c 	andeq	r1, r0, ip, lsr r9
     fb0:	3f012e17 	svccc	0x00012e17
     fb4:	3a0e0319 	bcc	381c20 <IRQ_STACK_SIZE+0x379c20>
     fb8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fbc:	01193c19 	tsteq	r9, r9, lsl ip
     fc0:	18000013 	stmdane	r0, {r0, r1, r4}
     fc4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fc8:	0b3a0e03 	bleq	e847dc <STACK_SIZE+0x6847dc>
     fcc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd0:	0000193c 	andeq	r1, r0, ip, lsr r9
     fd4:	01110100 	tsteq	r1, r0, lsl #2
     fd8:	0b130e25 	bleq	4c4874 <IRQ_STACK_SIZE+0x4bc874>
     fdc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     fe0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fe4:	00001710 	andeq	r1, r0, r0, lsl r7
     fe8:	0b002402 	bleq	9ff8 <IRQ_STACK_SIZE+0x1ff8>
     fec:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ff0:	0300000e 	movweq	r0, #14
     ff4:	0b0b0024 	bleq	2c108c <IRQ_STACK_SIZE+0x2b908c>
     ff8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     ffc:	0f040000 	svceq	0x00040000
    1000:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1004:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1008:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    100c:	0b3b0b3a 	bleq	ec3cfc <STACK_SIZE+0x6c3cfc>
    1010:	00001349 	andeq	r1, r0, r9, asr #6
    1014:	3f012e06 	svccc	0x00012e06
    1018:	3a0e0319 	bcc	381c84 <IRQ_STACK_SIZE+0x379c84>
    101c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1020:	11134919 	tstne	r3, r9, lsl r9
    1024:	40061201 	andmi	r1, r6, r1, lsl #4
    1028:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    102c:	00001301 	andeq	r1, r0, r1, lsl #6
    1030:	03000507 	movweq	r0, #1287	; 0x507
    1034:	3b0b3a08 	blcc	2cf85c <IRQ_STACK_SIZE+0x2c785c>
    1038:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    103c:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    1040:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1044:	0b3b0b3a 	bleq	ec3d34 <STACK_SIZE+0x6c3d34>
    1048:	17021349 	strne	r1, [r2, -r9, asr #6]
    104c:	34090000 	strcc	r0, [r9], #-0
    1050:	3a0e0300 	bcc	381c58 <IRQ_STACK_SIZE+0x379c58>
    1054:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1058:	00180213 	andseq	r0, r8, r3, lsl r2
    105c:	002e0a00 	eoreq	r0, lr, r0, lsl #20
    1060:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1064:	0b3b0b3a 	bleq	ec3d54 <STACK_SIZE+0x6c3d54>
    1068:	13491927 	movtne	r1, #39207	; 0x9927
    106c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1070:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1074:	0b000019 	bleq	10e0 <ABORT_STACK_SIZE+0xce0>
    1078:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    107c:	0b3a0e03 	bleq	e84890 <STACK_SIZE+0x684890>
    1080:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1084:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1088:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    108c:	00130119 	andseq	r0, r3, r9, lsl r1
    1090:	00050c00 	andeq	r0, r5, r0, lsl #24
    1094:	0b3a0803 	bleq	e830a8 <STACK_SIZE+0x6830a8>
    1098:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    109c:	00001802 	andeq	r1, r0, r2, lsl #16
    10a0:	0300340d 	movweq	r3, #1037	; 0x40d
    10a4:	3b0b3a08 	blcc	2cf8cc <IRQ_STACK_SIZE+0x2c78cc>
    10a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10ac:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    10b0:	13490035 	movtne	r0, #36917	; 0x9035
    10b4:	340f0000 	strcc	r0, [pc], #-0	; 10bc <ABORT_STACK_SIZE+0xcbc>
    10b8:	3a0e0300 	bcc	381cc0 <IRQ_STACK_SIZE+0x379cc0>
    10bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c0:	3c193f13 	ldccc	15, cr3, [r9], {19}
    10c4:	00000019 	andeq	r0, r0, r9, lsl r0
    10c8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    10cc:	030b130e 	movweq	r1, #45838	; 0xb30e
    10d0:	110e1b0e 	tstne	lr, lr, lsl #22
    10d4:	10061201 	andne	r1, r6, r1, lsl #4
    10d8:	02000017 	andeq	r0, r0, #23
    10dc:	0b0b0024 	bleq	2c1174 <IRQ_STACK_SIZE+0x2b9174>
    10e0:	0e030b3e 	vmoveq.16	d3[0], r0
    10e4:	24030000 	strcs	r0, [r3], #-0
    10e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    10ec:	0008030b 	andeq	r0, r8, fp, lsl #6
    10f0:	000f0400 	andeq	r0, pc, r0, lsl #8
    10f4:	00000b0b 	andeq	r0, r0, fp, lsl #22
    10f8:	3f002e05 	svccc	0x00002e05
    10fc:	3a0e0319 	bcc	381d68 <IRQ_STACK_SIZE+0x379d68>
    1100:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1104:	000b2019 	andeq	r2, fp, r9, lsl r0
    1108:	012e0600 	teqeq	lr, r0, lsl #12
    110c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1110:	0b3b0b3a 	bleq	ec3e00 <STACK_SIZE+0x6c3e00>
    1114:	0b201927 	bleq	8075b8 <STACK_SIZE+0x75b8>
    1118:	00001301 	andeq	r1, r0, r1, lsl #6
    111c:	03003407 	movweq	r3, #1031	; 0x407
    1120:	3b0b3a08 	blcc	2cf948 <IRQ_STACK_SIZE+0x2c7948>
    1124:	0013490b 	andseq	r4, r3, fp, lsl #18
    1128:	012e0800 	teqeq	lr, r0, lsl #16
    112c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1130:	0b3b0b3a 	bleq	ec3e20 <STACK_SIZE+0x6c3e20>
    1134:	01111927 	tsteq	r1, r7, lsr #18
    1138:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    113c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1140:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1144:	1331001d 	teqne	r1, #29
    1148:	17550152 			; <UNDEFINED> instruction: 0x17550152
    114c:	0b590b58 	bleq	1643eb4 <STACK_SIZE+0xe43eb4>
    1150:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
    1154:	03193f01 	tsteq	r9, #1, 30
    1158:	3b0b3a0e 	blcc	2cf998 <IRQ_STACK_SIZE+0x2c7998>
    115c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1160:	010b2013 	tsteq	fp, r3, lsl r0
    1164:	0b000013 	bleq	11b8 <ABORT_STACK_SIZE+0xdb8>
    1168:	08030005 	stmdaeq	r3, {r0, r2}
    116c:	0b3b0b3a 	bleq	ec3e5c <STACK_SIZE+0x6c3e5c>
    1170:	00001349 	andeq	r1, r0, r9, asr #6
    1174:	31011d0c 	tstcc	r1, ip, lsl #26
    1178:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    117c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1180:	0013010b 	andseq	r0, r3, fp, lsl #2
    1184:	010b0d00 	tsteq	fp, r0, lsl #26
    1188:	00001755 	andeq	r1, r0, r5, asr r7
    118c:	3100340e 	tstcc	r0, lr, lsl #8
    1190:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1194:	00340f00 	eorseq	r0, r4, r0, lsl #30
    1198:	00001331 	andeq	r1, r0, r1, lsr r3
    119c:	31011d10 	tstcc	r1, r0, lsl sp
    11a0:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11a4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    11a8:	1100000b 	tstne	r0, fp
    11ac:	13310005 	teqne	r1, #5
    11b0:	00000b1c 	andeq	r0, r0, ip, lsl fp
    11b4:	31011d12 	tstcc	r1, r2, lsl sp
    11b8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11bc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    11c0:	13000005 	movwne	r0, #5
    11c4:	1331002e 	teqne	r1, #46	; 0x2e
    11c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    11cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    11d0:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
    11d4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    11d8:	0b3a0e03 	bleq	e849ec <STACK_SIZE+0x6849ec>
    11dc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    11e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    11e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    11e8:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
    11ec:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    11f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    11f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    11f8:	00130119 	andseq	r0, r3, r9, lsl r1
    11fc:	012e1600 	teqeq	lr, r0, lsl #12
    1200:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1204:	0b3b0b3a 	bleq	ec3ef4 <STACK_SIZE+0x6c3ef4>
    1208:	13491927 	movtne	r1, #39207	; 0x9927
    120c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1210:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1214:	00130119 	andseq	r0, r3, r9, lsl r1
    1218:	00341700 	eorseq	r1, r4, r0, lsl #14
    121c:	0b3a0803 	bleq	e83230 <STACK_SIZE+0x683230>
    1220:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1224:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1228:	31000518 	tstcc	r0, r8, lsl r5
    122c:	00170213 	andseq	r0, r7, r3, lsl r2
    1230:	00051900 	andeq	r1, r5, r0, lsl #18
    1234:	0b3a0803 	bleq	e83248 <STACK_SIZE+0x683248>
    1238:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    123c:	00001702 	andeq	r1, r0, r2, lsl #14
    1240:	0182891a 	orreq	r8, r2, sl, lsl r9
    1244:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1248:	13311942 	teqne	r1, #1081344	; 0x108000
    124c:	00001301 	andeq	r1, r0, r1, lsl #6
    1250:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1254:	91180200 	tstls	r8, r0, lsl #4
    1258:	00001842 	andeq	r1, r0, r2, asr #16
    125c:	0182891c 	orreq	r8, r2, ip, lsl r9
    1260:	31011101 	tstcc	r1, r1, lsl #2
    1264:	00130113 	andseq	r0, r3, r3, lsl r1
    1268:	82891d00 	addhi	r1, r9, #0, 26
    126c:	01110101 	tsteq	r1, r1, lsl #2
    1270:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1274:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1278:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    127c:	0b3b0b3a 	bleq	ec3f6c <STACK_SIZE+0x6c3f6c>
    1280:	17021349 	strne	r1, [r2, -r9, asr #6]
    1284:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 128c <ABORT_STACK_SIZE+0xe8c>
    1288:	11133101 	tstne	r3, r1, lsl #2
    128c:	58061201 	stmdapl	r6, {r0, r9, ip}
    1290:	0005590b 	andeq	r5, r5, fp, lsl #18
    1294:	010b2000 	mrseq	r2, (UNDEF: 11)
    1298:	06120111 			; <UNDEFINED> instruction: 0x06120111
    129c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    12a0:	03193f01 	tsteq	r9, #1, 30
    12a4:	3b0b3a0e 	blcc	2cfae4 <IRQ_STACK_SIZE+0x2c7ae4>
    12a8:	11192705 	tstne	r9, r5, lsl #14
    12ac:	40061201 	andmi	r1, r6, r1, lsl #4
    12b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12b4:	00001301 	andeq	r1, r0, r1, lsl #6
    12b8:	03000522 	movweq	r0, #1314	; 0x522
    12bc:	3b0b3a08 	blcc	2cfae4 <IRQ_STACK_SIZE+0x2c7ae4>
    12c0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12c4:	23000017 	movwcs	r0, #23
    12c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    12d0:	00001349 	andeq	r1, r0, r9, asr #6
    12d4:	03003424 	movweq	r3, #1060	; 0x424
    12d8:	3b0b3a0e 	blcc	2cfb18 <IRQ_STACK_SIZE+0x2c7b18>
    12dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12e0:	25000017 	strcs	r0, [r0, #-23]	; 0xffffffe9
    12e4:	0b0b000f 	bleq	2c1328 <IRQ_STACK_SIZE+0x2b9328>
    12e8:	00001349 	andeq	r1, r0, r9, asr #6
    12ec:	03003426 	movweq	r3, #1062	; 0x426
    12f0:	3b0b3a0e 	blcc	2cfb30 <IRQ_STACK_SIZE+0x2c7b30>
    12f4:	3f13490b 	svccc	0x0013490b
    12f8:	00180219 	andseq	r0, r8, r9, lsl r2
    12fc:	00352700 	eorseq	r2, r5, r0, lsl #14
    1300:	00001349 	andeq	r1, r0, r9, asr #6
    1304:	03003428 	movweq	r3, #1064	; 0x428
    1308:	3b0b3a0e 	blcc	2cfb48 <IRQ_STACK_SIZE+0x2c7b48>
    130c:	3f13490b 	svccc	0x0013490b
    1310:	00193c19 	andseq	r3, r9, r9, lsl ip
    1314:	012e2900 	teqeq	lr, r0, lsl #18
    1318:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    131c:	0b3b0b3a 	bleq	ec400c <STACK_SIZE+0x6c400c>
    1320:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1324:	00001301 	andeq	r1, r0, r1, lsl #6
    1328:	4900052a 	stmdbmi	r0, {r1, r3, r5, r8, sl}
    132c:	2b000013 	blcs	1380 <ABORT_STACK_SIZE+0xf80>
    1330:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1334:	0b3a0e03 	bleq	e84b48 <STACK_SIZE+0x684b48>
    1338:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    133c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1340:	01110100 	tsteq	r1, r0, lsl #2
    1344:	0b130e25 	bleq	4c4be0 <IRQ_STACK_SIZE+0x4bcbe0>
    1348:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    134c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1350:	00001710 	andeq	r1, r0, r0, lsl r7
    1354:	0b002402 	bleq	a364 <IRQ_STACK_SIZE+0x2364>
    1358:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    135c:	0300000e 	movweq	r0, #14
    1360:	0b0b0024 	bleq	2c13f8 <IRQ_STACK_SIZE+0x2b93f8>
    1364:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1368:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    136c:	03193f01 	tsteq	r9, #1, 30
    1370:	3b0b3a0e 	blcc	2cfbb0 <IRQ_STACK_SIZE+0x2c7bb0>
    1374:	1119270b 	tstne	r9, fp, lsl #14
    1378:	40061201 	andmi	r1, r6, r1, lsl #4
    137c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1380:	00001301 	andeq	r1, r0, r1, lsl #6
    1384:	03000505 	movweq	r0, #1285	; 0x505
    1388:	3b0b3a0e 	blcc	2cfbc8 <IRQ_STACK_SIZE+0x2c7bc8>
    138c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1390:	06000017 			; <UNDEFINED> instruction: 0x06000017
    1394:	08030005 	stmdaeq	r3, {r0, r2}
    1398:	0b3b0b3a 	bleq	ec4088 <STACK_SIZE+0x6c4088>
    139c:	17021349 	strne	r1, [r2, -r9, asr #6]
    13a0:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    13a4:	11010182 	smlabbne	r1, r2, r1, r0
    13a8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    13ac:	13011331 	movwne	r1, #4913	; 0x1331
    13b0:	8a080000 	bhi	2013b8 <IRQ_STACK_SIZE+0x1f93b8>
    13b4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    13b8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    13bc:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    13c0:	11010182 	smlabbne	r1, r2, r1, r0
    13c4:	01133101 	tsteq	r3, r1, lsl #2
    13c8:	0a000013 	beq	141c <ABORT_STACK_SIZE+0x101c>
    13cc:	01018289 	smlabbeq	r1, r9, r2, r8
    13d0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    13d4:	00133119 	andseq	r3, r3, r9, lsl r1
    13d8:	012e0b00 	teqeq	lr, r0, lsl #22
    13dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    13e0:	0b3b0b3a 	bleq	ec40d0 <STACK_SIZE+0x6c40d0>
    13e4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    13e8:	00001301 	andeq	r1, r0, r1, lsl #6
    13ec:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    13f0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    13f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    13f8:	0b3a0e03 	bleq	e84c0c <STACK_SIZE+0x684c0c>
    13fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1400:	0000193c 	andeq	r1, r0, ip, lsr r9
    1404:	01110100 	tsteq	r1, r0, lsl #2
    1408:	0b130e25 	bleq	4c4ca4 <IRQ_STACK_SIZE+0x4bcca4>
    140c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1410:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1414:	00001710 	andeq	r1, r0, r0, lsl r7
    1418:	0b002402 	bleq	a428 <IRQ_STACK_SIZE+0x2428>
    141c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1420:	0300000e 	movweq	r0, #14
    1424:	0b0b0024 	bleq	2c14bc <IRQ_STACK_SIZE+0x2b94bc>
    1428:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    142c:	0f040000 	svceq	0x00040000
    1430:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1434:	000f0500 	andeq	r0, pc, r0, lsl #10
    1438:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    143c:	26060000 	strcs	r0, [r6], -r0
    1440:	00134900 	andseq	r4, r3, r0, lsl #18
    1444:	00160700 	andseq	r0, r6, r0, lsl #14
    1448:	0b3a0e03 	bleq	e84c5c <STACK_SIZE+0x684c5c>
    144c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1450:	13080000 	movwne	r0, #32768	; 0x8000
    1454:	0b0e0301 	bleq	382060 <IRQ_STACK_SIZE+0x37a060>
    1458:	3b0b3a0b 	blcc	2cfc8c <IRQ_STACK_SIZE+0x2c7c8c>
    145c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1460:	000d0900 	andeq	r0, sp, r0, lsl #18
    1464:	13490e03 	movtne	r0, #40451	; 0x9e03
    1468:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
    146c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
    1470:	03193f01 	tsteq	r9, #1, 30
    1474:	3b0b3a0e 	blcc	2cfcb4 <IRQ_STACK_SIZE+0x2c7cb4>
    1478:	2019270b 	andscs	r2, r9, fp, lsl #14
    147c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1480:	00050b00 	andeq	r0, r5, r0, lsl #22
    1484:	0b3a0e03 	bleq	e84c98 <STACK_SIZE+0x684c98>
    1488:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    148c:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    1490:	03193f00 	tsteq	r9, #0, 30
    1494:	3b0b3a0e 	blcc	2cfcd4 <IRQ_STACK_SIZE+0x2c7cd4>
    1498:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    149c:	000b2013 	andeq	r2, fp, r3, lsl r0
    14a0:	012e0d00 	teqeq	lr, r0, lsl #26
    14a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14a8:	0b3b0b3a 	bleq	ec4198 <STACK_SIZE+0x6c4198>
    14ac:	01111927 	tsteq	r1, r7, lsr #18
    14b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    14b4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    14b8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    14bc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14c0:	0b3b0b3a 	bleq	ec41b0 <STACK_SIZE+0x6c41b0>
    14c4:	17021349 	strne	r1, [r2, -r9, asr #6]
    14c8:	340f0000 	strcc	r0, [pc], #-0	; 14d0 <ABORT_STACK_SIZE+0x10d0>
    14cc:	3a0e0300 	bcc	3820d4 <IRQ_STACK_SIZE+0x37a0d4>
    14d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14d4:	00170213 	andseq	r0, r7, r3, lsl r2
    14d8:	00341000 	eorseq	r1, r4, r0
    14dc:	0b3a0e03 	bleq	e84cf0 <STACK_SIZE+0x684cf0>
    14e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14e4:	00001802 	andeq	r1, r0, r2, lsl #16
    14e8:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
    14ec:	12000013 	andne	r0, r0, #19
    14f0:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    14f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    14f8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    14fc:	00130119 	andseq	r0, r3, r9, lsl r1
    1500:	00051300 	andeq	r1, r5, r0, lsl #6
    1504:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    1508:	05140000 	ldreq	r0, [r4, #-0]
    150c:	3a080300 	bcc	202114 <IRQ_STACK_SIZE+0x1fa114>
    1510:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1514:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    1518:	13310005 	teqne	r1, #5
    151c:	00001702 	andeq	r1, r0, r2, lsl #14
    1520:	31011d16 	tstcc	r1, r6, lsl sp
    1524:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1528:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    152c:	1700000b 	strne	r0, [r0, -fp]
    1530:	08030005 	stmdaeq	r3, {r0, r2}
    1534:	0b3b0b3a 	bleq	ec4224 <STACK_SIZE+0x6c4224>
    1538:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    153c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    1540:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1544:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1548:	0b3b0b3a 	bleq	ec4238 <STACK_SIZE+0x6c4238>
    154c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1550:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
    1554:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1558:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    155c:	010b590b 	tsteq	fp, fp, lsl #18
    1560:	1b000013 	blne	15b4 <ABORT_STACK_SIZE+0x11b4>
    1564:	01018289 	smlabbeq	r1, r9, r2, r8
    1568:	13310111 	teqne	r1, #1073741828	; 0x40000004
    156c:	8a1c0000 	bhi	701574 <IRQ_STACK_SIZE+0x6f9574>
    1570:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1574:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1578:	011d0000 	tsteq	sp, r0
    157c:	01134901 	tsteq	r3, r1, lsl #18
    1580:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1584:	13490021 	movtne	r0, #36897	; 0x9021
    1588:	00000b2f 	andeq	r0, r0, pc, lsr #22
    158c:	31002e1f 	tstcc	r0, pc, lsl lr
    1590:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1594:	97184006 	ldrls	r4, [r8, -r6]
    1598:	00001942 	andeq	r1, r0, r2, asr #18
    159c:	3f002e20 	svccc	0x00002e20
    15a0:	3a0e0319 	bcc	38220c <IRQ_STACK_SIZE+0x37a20c>
    15a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15a8:	11134919 	tstne	r3, r9, lsl r9
    15ac:	40061201 	andmi	r1, r6, r1, lsl #4
    15b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    15b4:	05210000 	streq	r0, [r1, #-0]!
    15b8:	3a080300 	bcc	2021c0 <IRQ_STACK_SIZE+0x1fa1c0>
    15bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15c0:	00170213 	andseq	r0, r7, r3, lsl r2
    15c4:	82892200 	addhi	r2, r9, #0, 4
    15c8:	01110101 	tsteq	r1, r1, lsl #2
    15cc:	13011331 	movwne	r1, #4913	; 0x1331
    15d0:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
    15d4:	11010182 	smlabbne	r1, r2, r1, r0
    15d8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    15dc:	13011331 	movwne	r1, #4913	; 0x1331
    15e0:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
    15e4:	11010182 	smlabbne	r1, r2, r1, r0
    15e8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    15ec:	00001331 	andeq	r1, r0, r1, lsr r3
    15f0:	03003425 	movweq	r3, #1061	; 0x425
    15f4:	3b0b3a0e 	blcc	2cfe34 <IRQ_STACK_SIZE+0x2c7e34>
    15f8:	0013490b 	andseq	r4, r3, fp, lsl #18
    15fc:	00342600 	eorseq	r2, r4, r0, lsl #12
    1600:	0b3a0803 	bleq	e83614 <STACK_SIZE+0x683614>
    1604:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1608:	34270000 	strtcc	r0, [r7], #-0
    160c:	02133100 	andseq	r3, r3, #0, 2
    1610:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    1614:	13310034 	teqne	r1, #52	; 0x34
    1618:	1d290000 	stcne	0, cr0, [r9, #-0]
    161c:	52133100 	andspl	r3, r3, #0, 2
    1620:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1624:	000b590b 	andeq	r5, fp, fp, lsl #18
    1628:	00052a00 	andeq	r2, r5, r0, lsl #20
    162c:	00001331 	andeq	r1, r0, r1, lsr r3
    1630:	31011d2b 	tstcc	r1, fp, lsr #26
    1634:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1638:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    163c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1640:	00052c00 	andeq	r2, r5, r0, lsl #24
    1644:	0b1c1331 	bleq	706310 <IRQ_STACK_SIZE+0x6fe310>
    1648:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    164c:	03193f01 	tsteq	r9, #1, 30
    1650:	3b0b3a0e 	blcc	2cfe90 <IRQ_STACK_SIZE+0x2c7e90>
    1654:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1658:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    165c:	97184006 	ldrls	r4, [r8, -r6]
    1660:	13011942 	movwne	r1, #6466	; 0x1942
    1664:	342e0000 	strtcc	r0, [lr], #-0
    1668:	3a080300 	bcc	202270 <IRQ_STACK_SIZE+0x1fa270>
    166c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1670:	00170213 	andseq	r0, r7, r3, lsl r2
    1674:	010b2f00 	tsteq	fp, r0, lsl #30
    1678:	00001755 	andeq	r1, r0, r5, asr r7
    167c:	03003430 	movweq	r3, #1072	; 0x430
    1680:	3b0b3a0e 	blcc	2cfec0 <IRQ_STACK_SIZE+0x2c7ec0>
    1684:	3f13490b 	svccc	0x0013490b
    1688:	00193c19 	andseq	r3, r9, r9, lsl ip
    168c:	012e3100 	teqeq	lr, r0, lsl #2
    1690:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1694:	0b3b0b3a 	bleq	ec4384 <STACK_SIZE+0x6c4384>
    1698:	13491927 	movtne	r1, #39207	; 0x9927
    169c:	1301193c 	movwne	r1, #6460	; 0x193c
    16a0:	05320000 	ldreq	r0, [r2, #-0]!
    16a4:	00134900 	andseq	r4, r3, r0, lsl #18
    16a8:	012e3300 	teqeq	lr, r0, lsl #6
    16ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16b0:	0b3b0b3a 	bleq	ec43a0 <STACK_SIZE+0x6c43a0>
    16b4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    16b8:	00001301 	andeq	r1, r0, r1, lsl #6
    16bc:	3f012e34 	svccc	0x00012e34
    16c0:	3a0e0319 	bcc	38232c <IRQ_STACK_SIZE+0x37a32c>
    16c4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16c8:	3c134919 	ldccc	9, cr4, [r3], {25}
    16cc:	00000019 	andeq	r0, r0, r9, lsl r0
    16d0:	10001101 	andne	r1, r0, r1, lsl #2
    16d4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    16d8:	1b080301 	blne	2022e4 <IRQ_STACK_SIZE+0x1fa2e4>
    16dc:	13082508 	movwne	r2, #34056	; 0x8508
    16e0:	00000005 	andeq	r0, r0, r5
    16e4:	10001101 	andne	r1, r0, r1, lsl #2
    16e8:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    16ec:	1b080301 	blne	2022f8 <IRQ_STACK_SIZE+0x1fa2f8>
    16f0:	13082508 	movwne	r2, #34056	; 0x8508
    16f4:	00000005 	andeq	r0, r0, r5
    16f8:	10001101 	andne	r1, r0, r1, lsl #2
    16fc:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1700:	1b080301 	blne	20230c <IRQ_STACK_SIZE+0x1fa30c>
    1704:	13082508 	movwne	r2, #34056	; 0x8508
    1708:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000058 	andeq	r0, r0, r8, asr r0
       4:	00000068 	andeq	r0, r0, r8, rrx
       8:	68500001 	ldmdavs	r0, {r0}^
       c:	7c000000 	stcvc	0, cr0, [r0], {-0}
      10:	01000000 	mrseq	r0, (UNDEF: 0)
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	007c0000 	rsbseq	r0, ip, r0
      20:	008c0000 	addeq	r0, ip, r0
      24:	00060000 	andeq	r0, r6, r0
      28:	51049350 	tstpl	r4, r0, asr r3
      2c:	008c0493 	umulleq	r0, ip, r3, r4
      30:	00b00000 	adcseq	r0, r0, r0
      34:	00060000 	andeq	r0, r6, r0
      38:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
      3c:	00009f25 	andeq	r9, r0, r5, lsr #30
      40:	00000000 	andeq	r0, r0, r0
      44:	007c0000 	rsbseq	r0, ip, r0
      48:	00a30000 	adceq	r0, r3, r0
      4c:	00060000 	andeq	r0, r6, r0
      50:	53049352 	movwpl	r9, #17234	; 0x4352
      54:	00a30493 	umlaleq	r0, r3, r3, r4
      58:	00b00000 	adcseq	r0, r0, r0
      5c:	00060000 	andeq	r0, r6, r0
      60:	02f503f3 	rscseq	r0, r5, #-872415229	; 0xcc000003
      64:	00009f25 	andeq	r9, r0, r5, lsr #30
      68:	00000000 	andeq	r0, r0, r0
      6c:	02a40000 	adceq	r0, r4, #0
      70:	02b80000 	adcseq	r0, r8, #0
      74:	00010000 	andeq	r0, r1, r0
      78:	0002b850 	andeq	fp, r2, r0, asr r8
      7c:	0002dc00 	andeq	sp, r2, r0, lsl #24
      80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
      8c:	000002a4 	andeq	r0, r0, r4, lsr #5
      90:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
      94:	bc510001 	mrrclt	0, 0, r0, r1, cr1
      98:	c7000002 	strgt	r0, [r0, -r2]
      9c:	01000002 	tsteq	r0, r2
      a0:	02c75200 	sbceq	r5, r7, #0, 4
      a4:	02dc0000 	sbcseq	r0, ip, #0
      a8:	00040000 	andeq	r0, r4, r0
      ac:	9f5101f3 	svcls	0x005101f3
	...
      b8:	000002dc 	ldrdeq	r0, [r0], -ip
      bc:	000002ec 	andeq	r0, r0, ip, ror #5
      c0:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      c4:	03000002 	movweq	r0, #2
      c8:	01000003 	tsteq	r0, r3
      cc:	03035300 	movweq	r5, #13056	; 0x3300
      d0:	034c0000 	movteq	r0, #49152	; 0xc000
      d4:	00040000 	andeq	r0, r4, r0
      d8:	9f5001f3 	svcls	0x005001f3
	...
      e4:	000002dc 	ldrdeq	r0, [r0], -ip
      e8:	00000300 	andeq	r0, r0, r0, lsl #6
      ec:	00510001 	subseq	r0, r1, r1
      f0:	03000003 	movweq	r0, #3
      f4:	01000003 	tsteq	r0, r3
      f8:	03035200 	movweq	r5, #12800	; 0x3200
      fc:	034c0000 	movteq	r0, #49152	; 0xc000
     100:	00040000 	andeq	r0, r4, r0
     104:	9f5101f3 	svcls	0x005101f3
	...
     110:	0000032c 	andeq	r0, r0, ip, lsr #6
     114:	00000338 	andeq	r0, r0, r8, lsr r3
     118:	0073000c 	rsbseq	r0, r3, ip
     11c:	1a31253a 	bne	c4960c <STACK_SIZE+0x44960c>
     120:	00712434 	rsbseq	r2, r1, r4, lsr r4
     124:	03389f22 	teqeq	r8, #34, 30	; 0x88
     128:	03440000 	movteq	r0, #16384	; 0x4000
     12c:	000e0000 	andeq	r0, lr, r0
     130:	1a3f0073 	bne	fc0304 <STACK_SIZE+0x7c0304>
     134:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
     138:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     13c:	00009f22 	andeq	r9, r0, r2, lsr #30
     140:	00000000 	andeq	r0, r0, r0
     144:	032c0000 	teqeq	ip, #0
     148:	03440000 	movteq	r0, #16384	; 0x4000
     14c:	00070000 	andeq	r0, r7, r0
     150:	25340073 	ldrcs	r0, [r4, #-115]!	; 0xffffff8d
     154:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
     158:	00000000 	andeq	r0, r0, r0
     15c:	2c000000 	stccs	0, cr0, [r0], {-0}
     160:	44000003 	strmi	r0, [r0], #-3
     164:	07000003 	streq	r0, [r0, -r3]
     168:	3a007300 	bcc	1cd70 <IRQ_STACK_SIZE+0x14d70>
     16c:	9f1a3125 	svcls	0x001a3125
	...
     178:	0000032c 	andeq	r0, r0, ip, lsr #6
     17c:	00000344 	andeq	r0, r0, r4, asr #6
     180:	00730007 	rsbseq	r0, r3, r7
     184:	1a31253b 	bne	c49678 <STACK_SIZE+0x449678>
     188:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     18c:	00000000 	andeq	r0, r0, r0
     190:	00032000 	andeq	r2, r3, r0
     194:	00032400 	andeq	r2, r3, r0, lsl #8
     198:	50000100 	andpl	r0, r0, r0, lsl #2
     19c:	00000324 	andeq	r0, r0, r4, lsr #6
     1a0:	0000032c 	andeq	r0, r0, ip, lsr #6
     1a4:	2c530001 	mrrccs	0, 0, r0, r3, cr1
     1a8:	44000003 	strmi	r0, [r0], #-3
     1ac:	07000003 	streq	r0, [r0, -r3]
     1b0:	3c007300 	stccc	3, cr7, [r0], {-0}
     1b4:	9f1a3125 	svcls	0x001a3125
	...
     1c0:	0000034c 	andeq	r0, r0, ip, asr #6
     1c4:	00000358 	andeq	r0, r0, r8, asr r3
     1c8:	58500001 	ldmdapl	r0, {r0}^
     1cc:	6f000003 	svcvs	0x00000003
     1d0:	01000003 	tsteq	r0, r3
     1d4:	036f5300 	cmneq	pc, #0, 6
     1d8:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     1dc:	00040000 	andeq	r0, r4, r0
     1e0:	9f5001f3 	svcls	0x005001f3
	...
     1ec:	0000034c 	andeq	r0, r0, ip, asr #6
     1f0:	00000364 	andeq	r0, r0, r4, ror #6
     1f4:	64510001 	ldrbvs	r0, [r1], #-1
     1f8:	6f000003 	svcvs	0x00000003
     1fc:	01000003 	tsteq	r0, r3
     200:	036f5200 	cmneq	pc, #0, 4
     204:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     208:	00040000 	andeq	r0, r4, r0
     20c:	9f5101f3 	svcls	0x005101f3
	...
     218:	00000394 	muleq	r0, r4, r3
     21c:	000003a0 	andeq	r0, r0, r0, lsr #7
     220:	0072000c 	rsbseq	r0, r2, ip
     224:	1a31253a 	bne	c49714 <STACK_SIZE+0x449714>
     228:	00732434 	rsbseq	r2, r3, r4, lsr r4
     22c:	00009f22 	andeq	r9, r0, r2, lsr #30
     230:	00000000 	andeq	r0, r0, r0
     234:	03940000 	orrseq	r0, r4, #0
     238:	03a00000 	moveq	r0, #0
     23c:	00070000 	andeq	r0, r7, r0
     240:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     244:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     248:	00000000 	andeq	r0, r0, r0
     24c:	8c000000 	stchi	0, cr0, [r0], {-0}
     250:	90000003 	andls	r0, r0, r3
     254:	01000003 	tsteq	r0, r3
     258:	03905000 	orrseq	r5, r0, #0
     25c:	03940000 	orrseq	r0, r4, #0
     260:	00010000 	andeq	r0, r1, r0
     264:	00039452 	andeq	r9, r3, r2, asr r4
     268:	0003a000 	andeq	sl, r3, r0
     26c:	72000700 	andvc	r0, r0, #0, 14
     270:	31253c00 	teqcc	r5, r0, lsl #24
     274:	00009f1a 	andeq	r9, r0, sl, lsl pc
     278:	00000000 	andeq	r0, r0, r0
     27c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     280:	03c00000 	biceq	r0, r0, #0
     284:	00010000 	andeq	r0, r1, r0
     288:	0003c050 	andeq	ip, r3, r0, asr r0
     28c:	0003e800 	andeq	lr, r3, r0, lsl #16
     290:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     294:	000003e8 	andeq	r0, r0, r8, ror #7
     298:	000003ec 	andeq	r0, r0, ip, ror #7
     29c:	01f30004 	mvnseq	r0, r4
     2a0:	00009f50 	andeq	r9, r0, r0, asr pc
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     2ac:	03c40000 	biceq	r0, r4, #0
     2b0:	00010000 	andeq	r0, r1, r0
     2b4:	0003c451 	andeq	ip, r3, r1, asr r4
     2b8:	0003cf00 	andeq	ip, r3, r0, lsl #30
     2bc:	52000100 	andpl	r0, r0, #0, 2
     2c0:	000003cf 	andeq	r0, r0, pc, asr #7
     2c4:	000003ec 	andeq	r0, r0, ip, ror #7
     2c8:	01f30004 	mvnseq	r0, r4
     2cc:	00009f51 	andeq	r9, r0, r1, asr pc
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	03ec0000 	mvneq	r0, #0
     2d8:	03ff0000 	mvnseq	r0, #0
     2dc:	00010000 	andeq	r0, r1, r0
     2e0:	0003ff50 	andeq	pc, r3, r0, asr pc	; <UNPREDICTABLE>
     2e4:	00040c00 	andeq	r0, r4, r0, lsl #24
     2e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     2ec:	0000040c 	andeq	r0, r0, ip, lsl #8
     2f0:	0000040f 	andeq	r0, r0, pc, lsl #8
     2f4:	0f500001 	svceq	0x00500001
     2f8:	10000004 	andne	r0, r0, r4
     2fc:	04000004 	streq	r0, [r0], #-4
     300:	5001f300 	andpl	pc, r1, r0, lsl #6
     304:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     308:	00000000 	andeq	r0, r0, r0
     30c:	00041000 	andeq	r1, r4, r0
     310:	00042300 	andeq	r2, r4, r0, lsl #6
     314:	50000100 	andpl	r0, r0, r0, lsl #2
     318:	00000423 	andeq	r0, r0, r3, lsr #8
     31c:	00000430 	andeq	r0, r0, r0, lsr r4
     320:	30540001 	subscc	r0, r4, r1
     324:	33000004 	movwcc	r0, #4
     328:	01000004 	tsteq	r0, r4
     32c:	04335000 	ldrteq	r5, [r3], #-0
     330:	04340000 	ldrteq	r0, [r4], #-0
     334:	00040000 	andeq	r0, r4, r0
     338:	9f5001f3 	svcls	0x005001f3
	...
     344:	000004f4 	strdeq	r0, [r0], -r4
     348:	000004f8 	strdeq	r0, [r0], -r8
     34c:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
     350:	fc000004 	stc2	0, cr0, [r0], {4}
     354:	03000004 	movweq	r0, #4
     358:	9f017000 	svcls	0x00017000
	...
     368:	0000001c 	andeq	r0, r0, ip, lsl r0
     36c:	9f300002 	svcls	0x00300002
     370:	0000001c 	andeq	r0, r0, ip, lsl r0
     374:	0000005c 	andeq	r0, r0, ip, asr r0
     378:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     37c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     380:	03000000 	movweq	r0, #0
     384:	9f787300 	svcls	0x00787300
     388:	000000cc 	andeq	r0, r0, ip, asr #1
     38c:	000000e0 	andeq	r0, r0, r0, ror #1
     390:	e0530001 	subs	r0, r3, r1
     394:	ec000000 	stc	0, cr0, [r0], {-0}
     398:	03000000 	movweq	r0, #0
     39c:	9f7f7300 	svcls	0x007f7300
     3a0:	000000ec 	andeq	r0, r0, ip, ror #1
     3a4:	000000fc 	strdeq	r0, [r0], -ip
     3a8:	00530001 	subseq	r0, r3, r1
	...
     3b4:	1c000000 	stcne	0, cr0, [r0], {-0}
     3b8:	04000000 	streq	r0, [r0], #-0
     3bc:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
     3c0:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     3c4:	0000bc00 	andeq	fp, r0, r0, lsl #24
     3c8:	72000300 	andvc	r0, r0, #0, 6
     3cc:	00bc9f64 	adcseq	r9, ip, r4, ror #30
     3d0:	00cc0000 	sbceq	r0, ip, r0
     3d4:	00030000 	andeq	r0, r3, r0
     3d8:	d89f6471 	ldmle	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     3dc:	00000000 	andeq	r0, r0, r0
     3e0:	01000001 	tsteq	r0, r1
     3e4:	00005100 	andeq	r5, r0, r0, lsl #2
     3e8:	00000000 	andeq	r0, r0, r0
     3ec:	01000000 	mrseq	r0, (UNDEF: 0)
     3f0:	01080000 	mrseq	r0, (UNDEF: 8)
     3f4:	00010000 	andeq	r0, r1, r0
     3f8:	00010853 	andeq	r0, r1, r3, asr r8
     3fc:	00019000 	andeq	r9, r1, r0
     400:	73000300 	movwvc	r0, #768	; 0x300
     404:	01b49f78 			; <UNDEFINED> instruction: 0x01b49f78
     408:	01c80000 	biceq	r0, r8, r0
     40c:	00010000 	andeq	r0, r1, r0
     410:	0001c853 	andeq	ip, r1, r3, asr r8
     414:	0001dc00 	andeq	sp, r1, r0, lsl #24
     418:	73000300 	movwvc	r0, #768	; 0x300
     41c:	01dc9f7f 	bicseq	r9, ip, pc, ror pc
     420:	01e80000 	mvneq	r0, r0
     424:	00010000 	andeq	r0, r1, r0
     428:	00000053 	andeq	r0, r0, r3, asr r0
     42c:	00000000 	andeq	r0, r0, r0
     430:	00010000 	andeq	r0, r1, r0
     434:	00019000 	andeq	r9, r1, r0
     438:	72000300 	andvc	r0, r0, #0, 6
     43c:	01909f64 	orrseq	r9, r0, r4, ror #30
     440:	01980000 	orrseq	r0, r8, r0
     444:	00030000 	andeq	r0, r3, r0
     448:	989f6872 	ldmls	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     44c:	a0000001 	andge	r0, r0, r1
     450:	03000001 	movweq	r0, #1
     454:	9f6c7200 	svcls	0x006c7200
     458:	000001a0 	andeq	r0, r0, r0, lsr #3
     45c:	000001a4 	andeq	r0, r0, r4, lsr #3
     460:	70720003 	rsbsvc	r0, r2, r3
     464:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     468:	0001a800 	andeq	sl, r1, r0, lsl #16
     46c:	71000300 	mrsvc	r0, LR_irq
     470:	01c09f70 	biceq	r9, r0, r0, ror pc
     474:	01ec0000 	mvneq	r0, r0
     478:	00010000 	andeq	r0, r1, r0
     47c:	00000051 	andeq	r0, r0, r1, asr r0
     480:	00000000 	andeq	r0, r0, r0
     484:	0001ec00 	andeq	lr, r1, r0, lsl #24
     488:	00022800 	andeq	r2, r2, r0, lsl #16
     48c:	53000100 	movwpl	r0, #256	; 0x100
     490:	00000228 	andeq	r0, r0, r8, lsr #4
     494:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     498:	78730003 	ldmdavc	r3!, {r0, r1}^
     49c:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     4a0:	0002cc00 	andeq	ip, r2, r0, lsl #24
     4a4:	53000100 	movwpl	r0, #256	; 0x100
     4a8:	000002cc 	andeq	r0, r0, ip, asr #5
     4ac:	000002e0 	andeq	r0, r0, r0, ror #5
     4b0:	7f730003 	svcvc	0x00730003
     4b4:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     4b8:	0002f800 	andeq	pc, r2, r0, lsl #16
     4bc:	53000100 	movwpl	r0, #256	; 0x100
	...
     4c8:	000001ec 	andeq	r0, r0, ip, ror #3
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	64720003 	ldrbtvs	r0, [r2], #-3
     4d4:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     4d8:	0002b400 	andeq	fp, r2, r0, lsl #8
     4dc:	71000300 	mrsvc	r0, LR_irq
     4e0:	02c49f64 	sbceq	r9, r4, #100, 30	; 0x190
     4e4:	02f80000 	rscseq	r0, r8, #0
     4e8:	00010000 	andeq	r0, r1, r0
     4ec:	00000051 	andeq	r0, r0, r1, asr r0
     4f0:	00000000 	andeq	r0, r0, r0
     4f4:	0002f800 	andeq	pc, r2, r0, lsl #16
     4f8:	00030000 	andeq	r0, r3, r0
     4fc:	51000100 	mrspl	r0, (UNDEF: 16)
     500:	00000300 	andeq	r0, r0, r0, lsl #6
     504:	00000310 	andeq	r0, r0, r0, lsl r3
     508:	7f710003 	svcvc	0x00710003
     50c:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     510:	00032000 	andeq	r2, r3, r0
     514:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     520:	000002f8 	strdeq	r0, [r0], -r8
     524:	0000032c 	andeq	r0, r0, ip, lsr #6
     528:	00520001 	subseq	r0, r2, r1
     52c:	00000000 	andeq	r0, r0, r0
     530:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     534:	30000003 	andcc	r0, r0, r3
     538:	02000003 	andeq	r0, r0, #3
     53c:	309f3000 	addscc	r3, pc, r0
     540:	44000003 	strmi	r0, [r0], #-3
     544:	02000008 	andeq	r0, r0, #8
     548:	009f3100 	addseq	r3, pc, r0, lsl #2
     54c:	00000000 	andeq	r0, r0, r0
     550:	30000000 	andcc	r0, r0, r0
     554:	38000003 	stmdacc	r0, {r0, r1}
     558:	02000003 	andeq	r0, r0, #3
     55c:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     560:	40000003 	andmi	r0, r0, r3
     564:	01000003 	tsteq	r0, r3
     568:	03405300 	movteq	r5, #768	; 0x300
     56c:	03cc0000 	biceq	r0, ip, #0
     570:	00030000 	andeq	r0, r3, r0
     574:	f09f7873 			; <UNDEFINED> instruction: 0xf09f7873
     578:	04000003 	streq	r0, [r0], #-3
     57c:	01000004 	tsteq	r0, r4
     580:	04045300 	streq	r5, [r4], #-768	; 0xfffffd00
     584:	04180000 	ldreq	r0, [r8], #-0
     588:	00030000 	andeq	r0, r3, r0
     58c:	189f7f73 	ldmne	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
     590:	24000004 	strcs	r0, [r0], #-4
     594:	01000004 	tsteq	r0, r4
     598:	00005300 	andeq	r5, r0, r0, lsl #6
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	03300000 	teqeq	r0, #0
     5a4:	03380000 	teqeq	r8, #0
     5a8:	00060000 	andeq	r0, r6, r0
     5ac:	0011040c 	andseq	r0, r1, ip, lsl #8
     5b0:	03389f44 	teqeq	r8, #68, 30	; 0x110
     5b4:	03cc0000 	biceq	r0, ip, #0
     5b8:	00030000 	andeq	r0, r3, r0
     5bc:	cc9f6472 	cfldrsgt	mvf6, [pc], {114}	; 0x72
     5c0:	d4000003 	strle	r0, [r0], #-3
     5c4:	03000003 	movweq	r0, #3
     5c8:	9f687200 	svcls	0x00687200
     5cc:	000003d4 	ldrdeq	r0, [r0], -r4
     5d0:	000003d8 	ldrdeq	r0, [r0], -r8
     5d4:	6c720003 	ldclvs	0, cr0, [r2], #-12
     5d8:	0003d89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     5dc:	0003e000 	andeq	lr, r3, r0
     5e0:	72000300 	andvc	r0, r0, #0, 6
     5e4:	03e09f70 	mvneq	r9, #112, 30	; 0x1c0
     5e8:	03e40000 	mvneq	r0, #0
     5ec:	00030000 	andeq	r0, r3, r0
     5f0:	e49f7472 	ldr	r7, [pc], #1138	; 5f8 <ABORT_STACK_SIZE+0x1f8>
     5f4:	e8000003 	stmda	r0, {r0, r1}
     5f8:	03000003 	movweq	r0, #3
     5fc:	9f747100 	svcls	0x00747100
     600:	000003fc 	strdeq	r0, [r0], -ip
     604:	00000460 	andeq	r0, r0, r0, ror #8
     608:	00510001 	subseq	r0, r1, r1
     60c:	00000000 	andeq	r0, r0, r0
     610:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     614:	1c000006 	stcne	0, cr0, [r0], {6}
     618:	02000006 	andeq	r0, r0, #6
     61c:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     620:	20000006 	andcs	r0, r0, r6
     624:	02000006 	andeq	r0, r0, #6
     628:	209f3100 	addscs	r3, pc, r0, lsl #2
     62c:	24000006 	strcs	r0, [r0], #-6
     630:	02000006 	andeq	r0, r0, #6
     634:	249f3200 	ldrcs	r3, [pc], #512	; 63c <ABORT_STACK_SIZE+0x23c>
     638:	28000006 	stmdacs	r0, {r1, r2}
     63c:	02000006 	andeq	r0, r0, #6
     640:	289f3300 	ldmcs	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     644:	44000006 	strmi	r0, [r0], #-6
     648:	02000008 	andeq	r0, r0, #8
     64c:	009f3400 	addseq	r3, pc, r0, lsl #8
     650:	00000000 	andeq	r0, r0, r0
     654:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     658:	1c000006 	stcne	0, cr0, [r0], {6}
     65c:	06000006 	streq	r0, [r0], -r6
     660:	13540c00 	cmpne	r4, #0, 24
     664:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
     668:	20000006 	andcs	r0, r0, r6
     66c:	06000006 	streq	r0, [r0], -r6
     670:	13580c00 	cmpne	r8, #0, 24
     674:	209f4400 	addscs	r4, pc, r0, lsl #8
     678:	24000006 	strcs	r0, [r0], #-6
     67c:	06000006 	streq	r0, [r0], -r6
     680:	135c0c00 	cmpne	ip, #0, 24
     684:	249f4400 	ldrcs	r4, [pc], #1024	; 68c <ABORT_STACK_SIZE+0x28c>
     688:	44000006 	strmi	r0, [r0], #-6
     68c:	06000008 	streq	r0, [r0], -r8
     690:	13600c00 	cmnne	r0, #0, 24
     694:	009f4400 	addseq	r4, pc, r0, lsl #8
     698:	00000000 	andeq	r0, r0, r0
     69c:	20000000 	andcs	r0, r0, r0
     6a0:	6c000004 	stcvs	0, cr0, [r0], {4}
     6a4:	02000004 	andeq	r0, r0, #4
     6a8:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
     6ac:	a4000004 	strge	r0, [r0], #-4
     6b0:	02000004 	andeq	r0, r0, #4
     6b4:	a49f3100 	ldrge	r3, [pc], #256	; 6bc <ABORT_STACK_SIZE+0x2bc>
     6b8:	e8000004 	stmda	r0, {r2}
     6bc:	02000004 	andeq	r0, r0, #4
     6c0:	e89f3200 	ldm	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     6c4:	44000004 	strmi	r0, [r0], #-4
     6c8:	02000008 	andeq	r0, r0, #8
     6cc:	009f3400 	addseq	r3, pc, r0, lsl #8
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	20000000 	andcs	r0, r0, r0
     6d8:	6c000004 	stcvs	0, cr0, [r0], {4}
     6dc:	06000004 	streq	r0, [r0], -r4
     6e0:	12c40c00 	sbcne	r0, r4, #0, 24
     6e4:	6c9f4400 	cfldrsvs	mvf4, [pc], {0}
     6e8:	a4000004 	strge	r0, [r0], #-4
     6ec:	06000004 	streq	r0, [r0], -r4
     6f0:	12c80c00 	sbcne	r0, r8, #0, 24
     6f4:	a49f4400 	ldrge	r4, [pc], #1024	; 6fc <ABORT_STACK_SIZE+0x2fc>
     6f8:	e8000004 	stmda	r0, {r2}
     6fc:	06000004 	streq	r0, [r0], -r4
     700:	12cc0c00 	sbcne	r0, ip, #0, 24
     704:	e89f4400 	ldm	pc, {sl, lr}	; <UNPREDICTABLE>
     708:	44000004 	strmi	r0, [r0], #-4
     70c:	06000008 	streq	r0, [r0], -r8
     710:	12d00c00 	sbcsne	r0, r0, #0, 24
     714:	009f4400 	addseq	r4, pc, r0, lsl #8
     718:	00000000 	andeq	r0, r0, r0
     71c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     720:	ec000004 	stc	0, cr0, [r0], {4}
     724:	02000004 	andeq	r0, r0, #4
     728:	ec9f3000 	ldc	0, cr3, [pc], {0}
     72c:	44000004 	strmi	r0, [r0], #-4
     730:	02000008 	andeq	r0, r0, #8
     734:	009f3400 	addseq	r3, pc, r0, lsl #8
     738:	00000000 	andeq	r0, r0, r0
     73c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     740:	ec000004 	stc	0, cr0, [r0], {4}
     744:	06000004 	streq	r0, [r0], -r4
     748:	12d40c00 	sbcsne	r0, r4, #0, 24
     74c:	ec9f4400 	cfldrs	mvf4, [pc], {0}
     750:	44000004 	strmi	r0, [r0], #-4
     754:	06000008 	streq	r0, [r0], -r8
     758:	12e00c00 	rscne	r0, r0, #0, 24
     75c:	009f4400 	addseq	r4, pc, r0, lsl #8
     760:	00000000 	andeq	r0, r0, r0
     764:	ec000000 	stc	0, cr0, [r0], {-0}
     768:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     76c:	02000004 	andeq	r0, r0, #4
     770:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
     774:	fc000004 	stc2	0, cr0, [r0], {4}
     778:	02000004 	andeq	r0, r0, #4
     77c:	fc9f3200 	ldc2	2, cr3, [pc], {0}
     780:	44000004 	strmi	r0, [r0], #-4
     784:	02000008 	andeq	r0, r0, #8
     788:	009f3400 	addseq	r3, pc, r0, lsl #8
     78c:	00000000 	andeq	r0, r0, r0
     790:	ec000000 	stc	0, cr0, [r0], {-0}
     794:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     798:	06000004 	streq	r0, [r0], -r4
     79c:	12e40c00 	rscne	r0, r4, #0, 24
     7a0:	f49f4400 			; <UNDEFINED> instruction: 0xf49f4400
     7a4:	fc000004 	stc2	0, cr0, [r0], {4}
     7a8:	06000004 	streq	r0, [r0], -r4
     7ac:	12ec0c00 	rscne	r0, ip, #0, 24
     7b0:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     7b4:	44000004 	strmi	r0, [r0], #-4
     7b8:	06000008 	streq	r0, [r0], -r8
     7bc:	12f00c00 	rscsne	r0, r0, #0, 24
     7c0:	009f4400 	addseq	r4, pc, r0, lsl #8
     7c4:	00000000 	andeq	r0, r0, r0
     7c8:	fc000000 	stc2	0, cr0, [r0], {-0}
     7cc:	44000004 	strmi	r0, [r0], #-4
     7d0:	02000005 	andeq	r0, r0, #5
     7d4:	449f3100 	ldrmi	r3, [pc], #256	; 7dc <ABORT_STACK_SIZE+0x3dc>
     7d8:	4c000005 	stcmi	0, cr0, [r0], {5}
     7dc:	02000005 	andeq	r0, r0, #5
     7e0:	4c9f3200 	lfmmi	f3, 4, [pc], {0}
     7e4:	54000005 	strpl	r0, [r0], #-5
     7e8:	02000005 	andeq	r0, r0, #5
     7ec:	549f3300 	ldrpl	r3, [pc], #768	; 7f4 <ABORT_STACK_SIZE+0x3f4>
     7f0:	44000005 	strmi	r0, [r0], #-5
     7f4:	02000008 	andeq	r0, r0, #8
     7f8:	009f3400 	addseq	r3, pc, r0, lsl #8
     7fc:	00000000 	andeq	r0, r0, r0
     800:	fc000000 	stc2	0, cr0, [r0], {-0}
     804:	44000004 	strmi	r0, [r0], #-4
     808:	06000005 	streq	r0, [r0], -r5
     80c:	12f80c00 	rscsne	r0, r8, #0, 24
     810:	449f4400 	ldrmi	r4, [pc], #1024	; 818 <ABORT_STACK_SIZE+0x418>
     814:	4c000005 	stcmi	0, cr0, [r0], {5}
     818:	06000005 	streq	r0, [r0], -r5
     81c:	12fc0c00 	rscsne	r0, ip, #0, 24
     820:	4c9f4400 	cfldrsmi	mvf4, [pc], {0}
     824:	44000005 	strmi	r0, [r0], #-5
     828:	06000008 	streq	r0, [r0], -r8
     82c:	13000c00 	movwne	r0, #3072	; 0xc00
     830:	009f4400 	addseq	r4, pc, r0, lsl #8
     834:	00000000 	andeq	r0, r0, r0
     838:	54000000 	strpl	r0, [r0], #-0
     83c:	5c000005 	stcpl	0, cr0, [r0], {5}
     840:	02000005 	andeq	r0, r0, #5
     844:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
     848:	64000005 	strvs	r0, [r0], #-5
     84c:	02000005 	andeq	r0, r0, #5
     850:	649f3100 	ldrvs	r3, [pc], #256	; 858 <ABORT_STACK_SIZE+0x458>
     854:	74000005 	strvc	r0, [r0], #-5
     858:	02000005 	andeq	r0, r0, #5
     85c:	749f3300 	ldrvc	r3, [pc], #768	; 864 <ABORT_STACK_SIZE+0x464>
     860:	44000005 	strmi	r0, [r0], #-5
     864:	02000008 	andeq	r0, r0, #8
     868:	009f3400 	addseq	r3, pc, r0, lsl #8
     86c:	00000000 	andeq	r0, r0, r0
     870:	54000000 	strpl	r0, [r0], #-0
     874:	5c000005 	stcpl	0, cr0, [r0], {5}
     878:	06000005 	streq	r0, [r0], -r5
     87c:	13040c00 	movwne	r0, #19456	; 0x4c00
     880:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
     884:	64000005 	strvs	r0, [r0], #-5
     888:	06000005 	streq	r0, [r0], -r5
     88c:	13080c00 	movwne	r0, #35840	; 0x8c00
     890:	649f4400 	ldrvs	r4, [pc], #1024	; 898 <ABORT_STACK_SIZE+0x498>
     894:	44000005 	strmi	r0, [r0], #-5
     898:	06000008 	streq	r0, [r0], -r8
     89c:	13100c00 	tstne	r0, #0, 24
     8a0:	009f4400 	addseq	r4, pc, r0, lsl #8
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	74000000 	strvc	r0, [r0], #-0
     8ac:	7c000005 	stcvc	0, cr0, [r0], {5}
     8b0:	02000005 	andeq	r0, r0, #5
     8b4:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     8b8:	84000005 	strhi	r0, [r0], #-5
     8bc:	02000005 	andeq	r0, r0, #5
     8c0:	849f3100 	ldrhi	r3, [pc], #256	; 8c8 <ABORT_STACK_SIZE+0x4c8>
     8c4:	8c000005 	stchi	0, cr0, [r0], {5}
     8c8:	02000005 	andeq	r0, r0, #5
     8cc:	8c9f3200 	lfmhi	f3, 4, [pc], {0}
     8d0:	c4000005 	strgt	r0, [r0], #-5
     8d4:	02000005 	andeq	r0, r0, #5
     8d8:	c49f3300 	ldrgt	r3, [pc], #768	; 8e0 <ABORT_STACK_SIZE+0x4e0>
     8dc:	44000005 	strmi	r0, [r0], #-5
     8e0:	02000008 	andeq	r0, r0, #8
     8e4:	009f3400 	addseq	r3, pc, r0, lsl #8
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	74000000 	strvc	r0, [r0], #-0
     8f0:	7c000005 	stcvc	0, cr0, [r0], {5}
     8f4:	06000005 	streq	r0, [r0], -r5
     8f8:	13140c00 	tstne	r4, #0, 24
     8fc:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
     900:	84000005 	strhi	r0, [r0], #-5
     904:	06000005 	streq	r0, [r0], -r5
     908:	13180c00 	tstne	r8, #0, 24
     90c:	849f4400 	ldrhi	r4, [pc], #1024	; 914 <ABORT_STACK_SIZE+0x514>
     910:	8c000005 	stchi	0, cr0, [r0], {5}
     914:	06000005 	streq	r0, [r0], -r5
     918:	131c0c00 	tstne	ip, #0, 24
     91c:	8c9f4400 	cfldrshi	mvf4, [pc], {0}
     920:	44000005 	strmi	r0, [r0], #-5
     924:	06000008 	streq	r0, [r0], -r8
     928:	13200c00 	teqne	r0, #0, 24
     92c:	009f4400 	addseq	r4, pc, r0, lsl #8
     930:	00000000 	andeq	r0, r0, r0
     934:	c4000000 	strgt	r0, [r0], #-0
     938:	fc000005 	stc2	0, cr0, [r0], {5}
     93c:	02000005 	andeq	r0, r0, #5
     940:	fc9f3100 	ldc2	1, cr3, [pc], {0}
     944:	04000005 	streq	r0, [r0], #-5
     948:	02000006 	andeq	r0, r0, #6
     94c:	049f3200 	ldreq	r3, [pc], #512	; 954 <ABORT_STACK_SIZE+0x554>
     950:	08000006 	stmdaeq	r0, {r1, r2}
     954:	02000006 	andeq	r0, r0, #6
     958:	089f3300 	ldmeq	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     95c:	44000006 	strmi	r0, [r0], #-6
     960:	02000008 	andeq	r0, r0, #8
     964:	009f3400 	addseq	r3, pc, r0, lsl #8
     968:	00000000 	andeq	r0, r0, r0
     96c:	c4000000 	strgt	r0, [r0], #-0
     970:	fc000005 	stc2	0, cr0, [r0], {5}
     974:	06000005 	streq	r0, [r0], -r5
     978:	13380c00 	teqne	r8, #0, 24
     97c:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     980:	04000005 	streq	r0, [r0], #-5
     984:	06000006 	streq	r0, [r0], -r6
     988:	133c0c00 	teqne	ip, #0, 24
     98c:	049f4400 	ldreq	r4, [pc], #1024	; 994 <ABORT_STACK_SIZE+0x594>
     990:	44000006 	strmi	r0, [r0], #-6
     994:	06000008 	streq	r0, [r0], -r8
     998:	13400c00 	movtne	r0, #3072	; 0xc00
     99c:	009f4400 	addseq	r4, pc, r0, lsl #8
     9a0:	00000000 	andeq	r0, r0, r0
     9a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     9a8:	0c000006 	stceq	0, cr0, [r0], {6}
     9ac:	02000006 	andeq	r0, r0, #6
     9b0:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     9b4:	10000006 	andne	r0, r0, r6
     9b8:	02000006 	andeq	r0, r0, #6
     9bc:	109f3100 	addsne	r3, pc, r0, lsl #2
     9c0:	14000006 	strne	r0, [r0], #-6
     9c4:	02000006 	andeq	r0, r0, #6
     9c8:	149f3200 	ldrne	r3, [pc], #512	; 9d0 <ABORT_STACK_SIZE+0x5d0>
     9cc:	18000006 	stmdane	r0, {r1, r2}
     9d0:	02000006 	andeq	r0, r0, #6
     9d4:	189f3300 	ldmne	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     9d8:	44000006 	strmi	r0, [r0], #-6
     9dc:	02000008 	andeq	r0, r0, #8
     9e0:	009f3400 	addseq	r3, pc, r0, lsl #8
     9e4:	00000000 	andeq	r0, r0, r0
     9e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     9ec:	0c000006 	stceq	0, cr0, [r0], {6}
     9f0:	06000006 	streq	r0, [r0], -r6
     9f4:	13440c00 	movtne	r0, #19456	; 0x4c00
     9f8:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
     9fc:	10000006 	andne	r0, r0, r6
     a00:	06000006 	streq	r0, [r0], -r6
     a04:	13480c00 	movtne	r0, #35840	; 0x8c00
     a08:	109f4400 	addsne	r4, pc, r0, lsl #8
     a0c:	14000006 	strne	r0, [r0], #-6
     a10:	06000006 	streq	r0, [r0], -r6
     a14:	134c0c00 	movtne	r0, #52224	; 0xcc00
     a18:	149f4400 	ldrne	r4, [pc], #1024	; a20 <ABORT_STACK_SIZE+0x620>
     a1c:	44000006 	strmi	r0, [r0], #-6
     a20:	06000008 	streq	r0, [r0], -r8
     a24:	13500c00 	cmpne	r0, #0, 24
     a28:	009f4400 	addseq	r4, pc, r0, lsl #8
     a2c:	00000000 	andeq	r0, r0, r0
     a30:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     a34:	2c000006 	stccs	0, cr0, [r0], {6}
     a38:	02000006 	andeq	r0, r0, #6
     a3c:	2c9f3000 	ldccs	0, cr3, [pc], {0}
     a40:	34000006 	strcc	r0, [r0], #-6
     a44:	01000006 	tsteq	r0, r6
     a48:	06345600 	ldrteq	r5, [r4], -r0, lsl #12
     a4c:	06c00000 	strbeq	r0, [r0], r0
     a50:	00030000 	andeq	r0, r3, r0
     a54:	e49f7876 	ldr	r7, [pc], #2166	; a5c <ABORT_STACK_SIZE+0x65c>
     a58:	f8000006 			; <UNDEFINED> instruction: 0xf8000006
     a5c:	01000006 	tsteq	r0, r6
     a60:	06f85600 	ldrbteq	r5, [r8], r0, lsl #12
     a64:	070c0000 	streq	r0, [ip, -r0]
     a68:	00030000 	andeq	r0, r3, r0
     a6c:	0c9f7f76 	ldceq	15, cr7, [pc], {118}	; 0x76
     a70:	24000007 	strcs	r0, [r0], #-7
     a74:	01000007 	tsteq	r0, r7
     a78:	00005600 	andeq	r5, r0, r0, lsl #12
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	06280000 	strteq	r0, [r8], -r0
     a84:	062c0000 	strteq	r0, [ip], -r0
     a88:	00060000 	andeq	r0, r6, r0
     a8c:	0013600c 	andseq	r6, r3, ip
     a90:	062c9f44 	strteq	r9, [ip], -r4, asr #30
     a94:	06c00000 	strbeq	r0, [r0], r0
     a98:	00030000 	andeq	r0, r3, r0
     a9c:	c09f6473 	addsgt	r6, pc, r3, ror r4	; <UNPREDICTABLE>
     aa0:	c8000006 	stmdagt	r0, {r1, r2}
     aa4:	03000006 	movweq	r0, #6
     aa8:	9f687300 	svcls	0x00687300
     aac:	000006c8 	andeq	r0, r0, r8, asr #13
     ab0:	000006cc 	andeq	r0, r0, ip, asr #13
     ab4:	6c730003 	ldclvs	0, cr0, [r3], #-12
     ab8:	0006cc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     abc:	0006d400 	andeq	sp, r6, r0, lsl #8
     ac0:	73000300 	movwvc	r0, #768	; 0x300
     ac4:	06d49f70 			; <UNDEFINED> instruction: 0x06d49f70
     ac8:	06d80000 	ldrbeq	r0, [r8], r0
     acc:	00030000 	andeq	r0, r3, r0
     ad0:	d89f7473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
     ad4:	dc000006 	stcle	0, cr0, [r0], {6}
     ad8:	03000006 	movweq	r0, #6
     adc:	9f747200 	svcls	0x00747200
     ae0:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ae4:	00000718 	andeq	r0, r0, r8, lsl r7
     ae8:	00520001 	subseq	r0, r2, r1
     aec:	00000000 	andeq	r0, r0, r0
     af0:	24000000 	strcs	r0, [r0], #-0
     af4:	64000007 	strvs	r0, [r0], #-7
     af8:	01000007 	tsteq	r0, r7
     afc:	07645300 	strbeq	r5, [r4, -r0, lsl #6]!
     b00:	07f40000 	ldrbeq	r0, [r4, r0]!
     b04:	00030000 	andeq	r0, r3, r0
     b08:	f49f7873 			; <UNDEFINED> instruction: 0xf49f7873
     b0c:	0c000007 	stceq	0, cr0, [r0], {7}
     b10:	01000008 	tsteq	r0, r8
     b14:	080c5300 	stmdaeq	ip, {r8, r9, ip, lr}
     b18:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     b1c:	00030000 	andeq	r0, r3, r0
     b20:	209f7f73 	addscs	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     b24:	2f000008 	svccs	0x00000008
     b28:	01000008 	tsteq	r0, r8
     b2c:	00005300 	andeq	r5, r0, r0, lsl #6
     b30:	00000000 	andeq	r0, r0, r0
     b34:	07240000 	streq	r0, [r4, -r0]!
     b38:	07e40000 	strbeq	r0, [r4, r0]!
     b3c:	00030000 	andeq	r0, r3, r0
     b40:	e49f6472 	ldr	r6, [pc], #1138	; b48 <ABORT_STACK_SIZE+0x748>
     b44:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     b48:	03000007 	movweq	r0, #7
     b4c:	9f647100 	svcls	0x00647100
     b50:	00000804 	andeq	r0, r0, r4, lsl #16
     b54:	0000082f 	andeq	r0, r0, pc, lsr #16
     b58:	00510001 	subseq	r0, r1, r1
     b5c:	00000000 	andeq	r0, r0, r0
     b60:	44000000 	strmi	r0, [r0], #-0
     b64:	73000008 	movwvc	r0, #8
     b68:	01000008 	tsteq	r0, r8
     b6c:	08735000 	ldmdaeq	r3!, {ip, lr}^
     b70:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     b74:	00010000 	andeq	r0, r1, r0
     b78:	00088c54 	andeq	r8, r8, r4, asr ip
     b7c:	00088f00 	andeq	r8, r8, r0, lsl #30
     b80:	50000100 	andpl	r0, r0, r0, lsl #2
     b84:	0000088f 	andeq	r0, r0, pc, lsl #17
     b88:	000008a4 	andeq	r0, r0, r4, lsr #17
     b8c:	a4540001 	ldrbge	r0, [r4], #-1
     b90:	ac000008 	stcge	0, cr0, [r0], {8}
     b94:	04000008 	streq	r0, [r0], #-8
     b98:	5001f300 	andpl	pc, r1, r0, lsl #6
     b9c:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     ba0:	0008af00 	andeq	sl, r8, r0, lsl #30
     ba4:	50000100 	andpl	r0, r0, r0, lsl #2
     ba8:	000008af 	andeq	r0, r0, pc, lsr #17
     bac:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     bb0:	b4540001 	ldrblt	r0, [r4], #-1
     bb4:	b7000008 	strlt	r0, [r0, -r8]
     bb8:	01000008 	tsteq	r0, r8
     bbc:	08b75000 	ldmeq	r7!, {ip, lr}
     bc0:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	0008bc54 	andeq	fp, r8, r4, asr ip
     bcc:	0008c000 	andeq	ip, r8, r0
     bd0:	50000100 	andpl	r0, r0, r0, lsl #2
     bd4:	000008c0 	andeq	r0, r0, r0, asr #17
     bd8:	000008c4 	andeq	r0, r0, r4, asr #17
     bdc:	00540001 	subseq	r0, r4, r1
     be0:	00000000 	andeq	r0, r0, r0
     be4:	44000000 	strmi	r0, [r0], #-0
     be8:	73000008 	movwvc	r0, #8
     bec:	01000008 	tsteq	r0, r8
     bf0:	08735100 	ldmdaeq	r3!, {r8, ip, lr}^
     bf4:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     bf8:	00040000 	andeq	r0, r4, r0
     bfc:	9f5101f3 	svcls	0x005101f3
     c00:	0000088c 	andeq	r0, r0, ip, lsl #17
     c04:	0000088f 	andeq	r0, r0, pc, lsl #17
     c08:	8f510001 	svchi	0x00510001
     c0c:	ac000008 	stcge	0, cr0, [r0], {8}
     c10:	04000008 	streq	r0, [r0], #-8
     c14:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c18:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     c1c:	0008af00 	andeq	sl, r8, r0, lsl #30
     c20:	51000100 	mrspl	r0, (UNDEF: 16)
     c24:	000008af 	andeq	r0, r0, pc, lsr #17
     c28:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     c2c:	01f30004 	mvnseq	r0, r4
     c30:	08b49f51 	ldmeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     c34:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
     c38:	00010000 	andeq	r0, r1, r0
     c3c:	0008b751 	andeq	fp, r8, r1, asr r7
     c40:	0008bc00 	andeq	fp, r8, r0, lsl #24
     c44:	f3000400 	vshl.u8	d0, d0, d0
     c48:	bc9f5101 	ldflts	f5, [pc], {1}
     c4c:	c4000008 	strgt	r0, [r0], #-8
     c50:	01000008 	tsteq	r0, r8
     c54:	00005100 	andeq	r5, r0, r0, lsl #2
     c58:	00000000 	andeq	r0, r0, r0
     c5c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     c60:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     c64:	00020000 	andeq	r0, r2, r0
     c68:	08749f30 	ldmdaeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     c6c:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
     c70:	00010000 	andeq	r0, r1, r0
     c74:	00088c50 	andeq	r8, r8, r0, asr ip
     c78:	00089000 	andeq	r9, r8, r0
     c7c:	30000200 	andcc	r0, r0, r0, lsl #4
     c80:	0008909f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     c84:	00089800 	andeq	r9, r8, r0, lsl #16
     c88:	50000100 	andpl	r0, r0, r0, lsl #2
     c8c:	000008ac 	andeq	r0, r0, ip, lsr #17
     c90:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c94:	9f300002 	svcls	0x00300002
     c98:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c9c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     ca0:	b4500001 	ldrblt	r0, [r0], #-1
     ca4:	b8000008 	stmdalt	r0, {r3}
     ca8:	02000008 	andeq	r0, r0, #8
     cac:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
     cb0:	bc000008 	stclt	0, cr0, [r0], {8}
     cb4:	01000008 	tsteq	r0, r8
     cb8:	08bc5000 	ldmeq	ip!, {ip, lr}
     cbc:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     cc0:	00020000 	andeq	r0, r2, r0
     cc4:	00009f30 	andeq	r9, r0, r0, lsr pc
     cc8:	00000000 	andeq	r0, r0, r0
     ccc:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     cd0:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     cd4:	00010000 	andeq	r0, r1, r0
     cd8:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     cdc:	00090800 	andeq	r0, r9, r0, lsl #16
     ce0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     ce4:	00000908 	andeq	r0, r0, r8, lsl #18
     ce8:	0000092c 	andeq	r0, r0, ip, lsr #18
     cec:	01f30004 	mvnseq	r0, r4
     cf0:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     cf4:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     cf8:	00010000 	andeq	r0, r1, r0
     cfc:	00092f50 	andeq	r2, r9, r0, asr pc
     d00:	00093400 	andeq	r3, r9, r0, lsl #8
     d04:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d08:	00000934 	andeq	r0, r0, r4, lsr r9
     d0c:	00000937 	andeq	r0, r0, r7, lsr r9
     d10:	37500001 	ldrbcc	r0, [r0, -r1]
     d14:	3c000009 	stccc	0, cr0, [r0], {9}
     d18:	01000009 	tsteq	r0, r9
     d1c:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     d20:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     d24:	00010000 	andeq	r0, r1, r0
     d28:	00093f50 	andeq	r3, r9, r0, asr pc
     d2c:	00094400 	andeq	r4, r9, r0, lsl #8
     d30:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     d34:	00000944 	andeq	r0, r0, r4, asr #18
     d38:	00000948 	andeq	r0, r0, r8, asr #18
     d3c:	48500001 	ldmdami	r0, {r0}^
     d40:	4c000009 	stcmi	0, cr0, [r0], {9}
     d44:	01000009 	tsteq	r0, r9
     d48:	00005400 	andeq	r5, r0, r0, lsl #8
     d4c:	00000000 	andeq	r0, r0, r0
     d50:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     d54:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     d58:	00010000 	andeq	r0, r1, r0
     d5c:	0008f351 	andeq	pc, r8, r1, asr r3	; <UNPREDICTABLE>
     d60:	00092c00 	andeq	r2, r9, r0, lsl #24
     d64:	f3000400 	vshl.u8	d0, d0, d0
     d68:	2c9f5101 	ldfcss	f5, [pc], {1}
     d6c:	2f000009 	svccs	0x00000009
     d70:	01000009 	tsteq	r0, r9
     d74:	092f5100 	stmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     d78:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     d7c:	00040000 	andeq	r0, r4, r0
     d80:	9f5101f3 	svcls	0x005101f3
     d84:	00000934 	andeq	r0, r0, r4, lsr r9
     d88:	00000937 	andeq	r0, r0, r7, lsr r9
     d8c:	37510001 	ldrbcc	r0, [r1, -r1]
     d90:	3c000009 	stccc	0, cr0, [r0], {9}
     d94:	04000009 	streq	r0, [r0], #-9
     d98:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d9c:	00093c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     da0:	00093f00 	andeq	r3, r9, r0, lsl #30
     da4:	51000100 	mrspl	r0, (UNDEF: 16)
     da8:	0000093f 	andeq	r0, r0, pc, lsr r9
     dac:	00000944 	andeq	r0, r0, r4, asr #18
     db0:	01f30004 	mvnseq	r0, r4
     db4:	09449f51 	stmdbeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     db8:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     dbc:	00010000 	andeq	r0, r1, r0
     dc0:	00000051 	andeq	r0, r0, r1, asr r0
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	0008d400 	andeq	sp, r8, r0, lsl #8
     dcc:	0008f300 	andeq	pc, r8, r0, lsl #6
     dd0:	51000100 	mrspl	r0, (UNDEF: 16)
     dd4:	000008f3 	strdeq	r0, [r0], -r3
     dd8:	0000092c 	andeq	r0, r0, ip, lsr #18
     ddc:	01f30004 	mvnseq	r0, r4
     de0:	092c9f51 	stmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     de4:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     de8:	00010000 	andeq	r0, r1, r0
     dec:	00092f51 	andeq	r2, r9, r1, asr pc
     df0:	00093400 	andeq	r3, r9, r0, lsl #8
     df4:	f3000400 	vshl.u8	d0, d0, d0
     df8:	349f5101 	ldrcc	r5, [pc], #257	; e00 <ABORT_STACK_SIZE+0xa00>
     dfc:	37000009 	strcc	r0, [r0, -r9]
     e00:	01000009 	tsteq	r0, r9
     e04:	09375100 	ldmdbeq	r7!, {r8, ip, lr}
     e08:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     e0c:	00040000 	andeq	r0, r4, r0
     e10:	9f5101f3 	svcls	0x005101f3
     e14:	0000093c 	andeq	r0, r0, ip, lsr r9
     e18:	0000093f 	andeq	r0, r0, pc, lsr r9
     e1c:	3f510001 	svccc	0x00510001
     e20:	44000009 	strmi	r0, [r0], #-9
     e24:	04000009 	streq	r0, [r0], #-9
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     e30:	00094c00 	andeq	r4, r9, r0, lsl #24
     e34:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     e40:	000008d4 	ldrdeq	r0, [r0], -r4
     e44:	000008f3 	strdeq	r0, [r0], -r3
     e48:	f3500001 	vhadd.u16	d16, d0, d1
     e4c:	08000008 	stmdaeq	r0, {r3}
     e50:	01000009 	tsteq	r0, r9
     e54:	09085400 	stmdbeq	r8, {sl, ip, lr}
     e58:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     e5c:	00040000 	andeq	r0, r4, r0
     e60:	9f5001f3 	svcls	0x005001f3
     e64:	0000092c 	andeq	r0, r0, ip, lsr #18
     e68:	0000092f 	andeq	r0, r0, pc, lsr #18
     e6c:	2f500001 	svccs	0x00500001
     e70:	34000009 	strcc	r0, [r0], #-9
     e74:	01000009 	tsteq	r0, r9
     e78:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     e7c:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     e80:	00010000 	andeq	r0, r1, r0
     e84:	00093750 	andeq	r3, r9, r0, asr r7
     e88:	00093c00 	andeq	r3, r9, r0, lsl #24
     e8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e90:	0000093c 	andeq	r0, r0, ip, lsr r9
     e94:	0000093f 	andeq	r0, r0, pc, lsr r9
     e98:	3f500001 	svccc	0x00500001
     e9c:	44000009 	strmi	r0, [r0], #-9
     ea0:	01000009 	tsteq	r0, r9
     ea4:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     ea8:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	00094850 	andeq	r4, r9, r0, asr r8
     eb4:	00094c00 	andeq	r4, r9, r0, lsl #24
     eb8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     ec4:	000008d4 	ldrdeq	r0, [r0], -r4
     ec8:	000008f4 	strdeq	r0, [r0], -r4
     ecc:	9f300002 	svcls	0x00300002
     ed0:	000008f4 	strdeq	r0, [r0], -r4
     ed4:	000008fc 	strdeq	r0, [r0], -ip
     ed8:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     edc:	30000009 	andcc	r0, r0, r9
     ee0:	02000009 	andeq	r0, r0, #9
     ee4:	309f3000 	addscc	r3, pc, r0
     ee8:	34000009 	strcc	r0, [r0], #-9
     eec:	01000009 	tsteq	r0, r9
     ef0:	09345000 	ldmdbeq	r4!, {ip, lr}
     ef4:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
     ef8:	00020000 	andeq	r0, r2, r0
     efc:	09389f30 	ldmdbeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
     f00:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     f04:	00010000 	andeq	r0, r1, r0
     f08:	00093c50 	andeq	r3, r9, r0, asr ip
     f0c:	00094000 	andeq	r4, r9, r0
     f10:	30000200 	andcc	r0, r0, r0, lsl #4
     f14:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     f18:	00094400 	andeq	r4, r9, r0, lsl #8
     f1c:	50000100 	andpl	r0, r0, r0, lsl #2
     f20:	00000944 	andeq	r0, r0, r4, asr #18
     f24:	0000094c 	andeq	r0, r0, ip, asr #18
     f28:	9f300002 	svcls	0x00300002
	...
     f34:	0000094c 	andeq	r0, r0, ip, asr #18
     f38:	0000097b 	andeq	r0, r0, fp, ror r9
     f3c:	7b500001 	blvc	1400f48 <STACK_SIZE+0xc00f48>
     f40:	90000009 	andls	r0, r0, r9
     f44:	01000009 	tsteq	r0, r9
     f48:	09905400 	ldmibeq	r0, {sl, ip, lr}
     f4c:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     f50:	00040000 	andeq	r0, r4, r0
     f54:	9f5001f3 	svcls	0x005001f3
     f58:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     f5c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     f60:	b7500001 	ldrblt	r0, [r0, -r1]
     f64:	bc000009 	stclt	0, cr0, [r0], {9}
     f68:	01000009 	tsteq	r0, r9
     f6c:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
     f70:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     f74:	00010000 	andeq	r0, r1, r0
     f78:	0009bf50 	andeq	fp, r9, r0, asr pc
     f7c:	0009c400 	andeq	ip, r9, r0, lsl #8
     f80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f84:	000009c4 	andeq	r0, r0, r4, asr #19
     f88:	000009c7 	andeq	r0, r0, r7, asr #19
     f8c:	c7500001 	ldrbgt	r0, [r0, -r1]
     f90:	cc000009 	stcgt	0, cr0, [r0], {9}
     f94:	01000009 	tsteq	r0, r9
     f98:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
     f9c:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
     fa0:	00010000 	andeq	r0, r1, r0
     fa4:	0009d050 	andeq	sp, r9, r0, asr r0
     fa8:	0009d400 	andeq	sp, r9, r0, lsl #8
     fac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     fb8:	0000094c 	andeq	r0, r0, ip, asr #18
     fbc:	0000097b 	andeq	r0, r0, fp, ror r9
     fc0:	7b510001 	blvc	1440fcc <STACK_SIZE+0xc40fcc>
     fc4:	b4000009 	strlt	r0, [r0], #-9
     fc8:	04000009 	streq	r0, [r0], #-9
     fcc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fd0:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     fd4:	0009b700 	andeq	fp, r9, r0, lsl #14
     fd8:	51000100 	mrspl	r0, (UNDEF: 16)
     fdc:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     fe0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     fe4:	01f30004 	mvnseq	r0, r4
     fe8:	09bc9f51 	ldmibeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     fec:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     ff0:	00010000 	andeq	r0, r1, r0
     ff4:	0009bf51 	andeq	fp, r9, r1, asr pc
     ff8:	0009c400 	andeq	ip, r9, r0, lsl #8
     ffc:	f3000400 	vshl.u8	d0, d0, d0
    1000:	c49f5101 	ldrgt	r5, [pc], #257	; 1008 <ABORT_STACK_SIZE+0xc08>
    1004:	c7000009 	strgt	r0, [r0, -r9]
    1008:	01000009 	tsteq	r0, r9
    100c:	09c75100 	stmibeq	r7, {r8, ip, lr}^
    1010:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    1014:	00040000 	andeq	r0, r4, r0
    1018:	9f5101f3 	svcls	0x005101f3
    101c:	000009cc 	andeq	r0, r0, ip, asr #19
    1020:	000009d4 	ldrdeq	r0, [r0], -r4
    1024:	00510001 	subseq	r0, r1, r1
    1028:	00000000 	andeq	r0, r0, r0
    102c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1030:	7b000009 	blvc	105c <ABORT_STACK_SIZE+0xc5c>
    1034:	01000009 	tsteq	r0, r9
    1038:	097b5100 	ldmdbeq	fp!, {r8, ip, lr}^
    103c:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
    1040:	00040000 	andeq	r0, r4, r0
    1044:	9f5101f3 	svcls	0x005101f3
    1048:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    104c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    1050:	b7510001 	ldrblt	r0, [r1, -r1]
    1054:	bc000009 	stclt	0, cr0, [r0], {9}
    1058:	04000009 	streq	r0, [r0], #-9
    105c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1060:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    1064:	0009bf00 	andeq	fp, r9, r0, lsl #30
    1068:	51000100 	mrspl	r0, (UNDEF: 16)
    106c:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    1070:	000009c4 	andeq	r0, r0, r4, asr #19
    1074:	01f30004 	mvnseq	r0, r4
    1078:	09c49f51 	stmibeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    107c:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    1080:	00010000 	andeq	r0, r1, r0
    1084:	0009c751 	andeq	ip, r9, r1, asr r7
    1088:	0009cc00 	andeq	ip, r9, r0, lsl #24
    108c:	f3000400 	vshl.u8	d0, d0, d0
    1090:	cc9f5101 	ldfgts	f5, [pc], {1}
    1094:	d4000009 	strle	r0, [r0], #-9
    1098:	01000009 	tsteq	r0, r9
    109c:	00005100 	andeq	r5, r0, r0, lsl #2
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    10a8:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
    10ac:	00010000 	andeq	r0, r1, r0
    10b0:	00097b50 	andeq	r7, r9, r0, asr fp
    10b4:	00099000 	andeq	r9, r9, r0
    10b8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10bc:	00000990 	muleq	r0, r0, r9
    10c0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    10c4:	01f30004 	mvnseq	r0, r4
    10c8:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    10cc:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
    10d0:	00010000 	andeq	r0, r1, r0
    10d4:	0009b750 	andeq	fp, r9, r0, asr r7
    10d8:	0009bc00 	andeq	fp, r9, r0, lsl #24
    10dc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    10e0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    10e4:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    10e8:	bf500001 	svclt	0x00500001
    10ec:	c4000009 	strgt	r0, [r0], #-9
    10f0:	01000009 	tsteq	r0, r9
    10f4:	09c45400 	stmibeq	r4, {sl, ip, lr}^
    10f8:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    10fc:	00010000 	andeq	r0, r1, r0
    1100:	0009c750 	andeq	ip, r9, r0, asr r7
    1104:	0009cc00 	andeq	ip, r9, r0, lsl #24
    1108:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    110c:	000009cc 	andeq	r0, r0, ip, asr #19
    1110:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1114:	d0500001 	subsle	r0, r0, r1
    1118:	d4000009 	strle	r0, [r0], #-9
    111c:	01000009 	tsteq	r0, r9
    1120:	00005400 	andeq	r5, r0, r0, lsl #8
    1124:	00000000 	andeq	r0, r0, r0
    1128:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    112c:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1130:	00020000 	andeq	r0, r2, r0
    1134:	097c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    1138:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    113c:	00010000 	andeq	r0, r1, r0
    1140:	0009b450 	andeq	fp, r9, r0, asr r4
    1144:	0009b800 	andeq	fp, r9, r0, lsl #16
    1148:	30000200 	andcc	r0, r0, r0, lsl #4
    114c:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    1150:	0009bc00 	andeq	fp, r9, r0, lsl #24
    1154:	50000100 	andpl	r0, r0, r0, lsl #2
    1158:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    115c:	000009c0 	andeq	r0, r0, r0, asr #19
    1160:	9f300002 	svcls	0x00300002
    1164:	000009c0 	andeq	r0, r0, r0, asr #19
    1168:	000009c4 	andeq	r0, r0, r4, asr #19
    116c:	c4500001 	ldrbgt	r0, [r0], #-1
    1170:	c8000009 	stmdagt	r0, {r0, r3}
    1174:	02000009 	andeq	r0, r0, #9
    1178:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    117c:	cc000009 	stcgt	0, cr0, [r0], {9}
    1180:	01000009 	tsteq	r0, r9
    1184:	09cc5000 	stmibeq	ip, {ip, lr}^
    1188:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    118c:	00020000 	andeq	r0, r2, r0
    1190:	00009f30 	andeq	r9, r0, r0, lsr pc
    1194:	00000000 	andeq	r0, r0, r0
    1198:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    119c:	0a030000 	beq	c11a4 <IRQ_STACK_SIZE+0xb91a4>
    11a0:	00010000 	andeq	r0, r1, r0
    11a4:	000a0350 	andeq	r0, sl, r0, asr r3
    11a8:	000a1800 	andeq	r1, sl, r0, lsl #16
    11ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    11b0:	00000a18 	andeq	r0, r0, r8, lsl sl
    11b4:	00000a3c 	andeq	r0, r0, ip, lsr sl
    11b8:	01f30004 	mvnseq	r0, r4
    11bc:	0a3c9f50 	beq	f28f04 <STACK_SIZE+0x728f04>
    11c0:	0a3f0000 	beq	fc11c8 <STACK_SIZE+0x7c11c8>
    11c4:	00010000 	andeq	r0, r1, r0
    11c8:	000a3f50 	andeq	r3, sl, r0, asr pc
    11cc:	000a4400 	andeq	r4, sl, r0, lsl #8
    11d0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    11d4:	00000a44 	andeq	r0, r0, r4, asr #20
    11d8:	00000a47 	andeq	r0, r0, r7, asr #20
    11dc:	47500001 	ldrbmi	r0, [r0, -r1]
    11e0:	4c00000a 	stcmi	0, cr0, [r0], {10}
    11e4:	0100000a 	tsteq	r0, sl
    11e8:	0a4c5400 	beq	13161f0 <STACK_SIZE+0xb161f0>
    11ec:	0a4f0000 	beq	13c11f4 <STACK_SIZE+0xbc11f4>
    11f0:	00010000 	andeq	r0, r1, r0
    11f4:	000a4f50 	andeq	r4, sl, r0, asr pc
    11f8:	000a5400 	andeq	r5, sl, r0, lsl #8
    11fc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1200:	00000a54 	andeq	r0, r0, r4, asr sl
    1204:	00000a58 	andeq	r0, r0, r8, asr sl
    1208:	58500001 	ldmdapl	r0, {r0}^
    120c:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1210:	0100000a 	tsteq	r0, sl
    1214:	00005400 	andeq	r5, r0, r0, lsl #8
    1218:	00000000 	andeq	r0, r0, r0
    121c:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1220:	0a030000 	beq	c1228 <IRQ_STACK_SIZE+0xb9228>
    1224:	00010000 	andeq	r0, r1, r0
    1228:	000a0351 	andeq	r0, sl, r1, asr r3
    122c:	000a3c00 	andeq	r3, sl, r0, lsl #24
    1230:	f3000400 	vshl.u8	d0, d0, d0
    1234:	3c9f5101 	ldfccs	f5, [pc], {1}
    1238:	3f00000a 	svccc	0x0000000a
    123c:	0100000a 	tsteq	r0, sl
    1240:	0a3f5100 	beq	fd5648 <STACK_SIZE+0x7d5648>
    1244:	0a440000 	beq	110124c <STACK_SIZE+0x90124c>
    1248:	00040000 	andeq	r0, r4, r0
    124c:	9f5101f3 	svcls	0x005101f3
    1250:	00000a44 	andeq	r0, r0, r4, asr #20
    1254:	00000a47 	andeq	r0, r0, r7, asr #20
    1258:	47510001 	ldrbmi	r0, [r1, -r1]
    125c:	4c00000a 	stcmi	0, cr0, [r0], {10}
    1260:	0400000a 	streq	r0, [r0], #-10
    1264:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1268:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    126c:	000a4f00 	andeq	r4, sl, r0, lsl #30
    1270:	51000100 	mrspl	r0, (UNDEF: 16)
    1274:	00000a4f 	andeq	r0, r0, pc, asr #20
    1278:	00000a54 	andeq	r0, r0, r4, asr sl
    127c:	01f30004 	mvnseq	r0, r4
    1280:	0a549f51 	beq	1528fcc <STACK_SIZE+0xd28fcc>
    1284:	0a5c0000 	beq	170128c <STACK_SIZE+0xf0128c>
    1288:	00010000 	andeq	r0, r1, r0
    128c:	00000051 	andeq	r0, r0, r1, asr r0
    1290:	00000000 	andeq	r0, r0, r0
    1294:	0009e400 	andeq	lr, r9, r0, lsl #8
    1298:	000a0300 	andeq	r0, sl, r0, lsl #6
    129c:	51000100 	mrspl	r0, (UNDEF: 16)
    12a0:	00000a03 	andeq	r0, r0, r3, lsl #20
    12a4:	00000a3c 	andeq	r0, r0, ip, lsr sl
    12a8:	01f30004 	mvnseq	r0, r4
    12ac:	0a3c9f51 	beq	f28ff8 <STACK_SIZE+0x728ff8>
    12b0:	0a3f0000 	beq	fc12b8 <STACK_SIZE+0x7c12b8>
    12b4:	00010000 	andeq	r0, r1, r0
    12b8:	000a3f51 	andeq	r3, sl, r1, asr pc
    12bc:	000a4400 	andeq	r4, sl, r0, lsl #8
    12c0:	f3000400 	vshl.u8	d0, d0, d0
    12c4:	449f5101 	ldrmi	r5, [pc], #257	; 12cc <ABORT_STACK_SIZE+0xecc>
    12c8:	4700000a 	strmi	r0, [r0, -sl]
    12cc:	0100000a 	tsteq	r0, sl
    12d0:	0a475100 	beq	11d56d8 <STACK_SIZE+0x9d56d8>
    12d4:	0a4c0000 	beq	13012dc <STACK_SIZE+0xb012dc>
    12d8:	00040000 	andeq	r0, r4, r0
    12dc:	9f5101f3 	svcls	0x005101f3
    12e0:	00000a4c 	andeq	r0, r0, ip, asr #20
    12e4:	00000a4f 	andeq	r0, r0, pc, asr #20
    12e8:	4f510001 	svcmi	0x00510001
    12ec:	5400000a 	strpl	r0, [r0], #-10
    12f0:	0400000a 	streq	r0, [r0], #-10
    12f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12f8:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    12fc:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1300:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    130c:	000009e4 	andeq	r0, r0, r4, ror #19
    1310:	00000a03 	andeq	r0, r0, r3, lsl #20
    1314:	03500001 	cmpeq	r0, #1
    1318:	1800000a 	stmdane	r0, {r1, r3}
    131c:	0100000a 	tsteq	r0, sl
    1320:	0a185400 	beq	616328 <IRQ_STACK_SIZE+0x60e328>
    1324:	0a3c0000 	beq	f0132c <STACK_SIZE+0x70132c>
    1328:	00040000 	andeq	r0, r4, r0
    132c:	9f5001f3 	svcls	0x005001f3
    1330:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1334:	00000a3f 	andeq	r0, r0, pc, lsr sl
    1338:	3f500001 	svccc	0x00500001
    133c:	4400000a 	strmi	r0, [r0], #-10
    1340:	0100000a 	tsteq	r0, sl
    1344:	0a445400 	beq	111634c <STACK_SIZE+0x91634c>
    1348:	0a470000 	beq	11c1350 <STACK_SIZE+0x9c1350>
    134c:	00010000 	andeq	r0, r1, r0
    1350:	000a4750 	andeq	r4, sl, r0, asr r7
    1354:	000a4c00 	andeq	r4, sl, r0, lsl #24
    1358:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    135c:	00000a4c 	andeq	r0, r0, ip, asr #20
    1360:	00000a4f 	andeq	r0, r0, pc, asr #20
    1364:	4f500001 	svcmi	0x00500001
    1368:	5400000a 	strpl	r0, [r0], #-10
    136c:	0100000a 	tsteq	r0, sl
    1370:	0a545400 	beq	1516378 <STACK_SIZE+0xd16378>
    1374:	0a580000 	beq	160137c <STACK_SIZE+0xe0137c>
    1378:	00010000 	andeq	r0, r1, r0
    137c:	000a5850 	andeq	r5, sl, r0, asr r8
    1380:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1384:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1390:	000009e4 	andeq	r0, r0, r4, ror #19
    1394:	00000a04 	andeq	r0, r0, r4, lsl #20
    1398:	9f300002 	svcls	0x00300002
    139c:	00000a04 	andeq	r0, r0, r4, lsl #20
    13a0:	00000a0c 	andeq	r0, r0, ip, lsl #20
    13a4:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    13a8:	4000000a 	andmi	r0, r0, sl
    13ac:	0200000a 	andeq	r0, r0, #10
    13b0:	409f3000 	addsmi	r3, pc, r0
    13b4:	4400000a 	strmi	r0, [r0], #-10
    13b8:	0100000a 	tsteq	r0, sl
    13bc:	0a445000 	beq	11153c4 <STACK_SIZE+0x9153c4>
    13c0:	0a480000 	beq	12013c8 <STACK_SIZE+0xa013c8>
    13c4:	00020000 	andeq	r0, r2, r0
    13c8:	0a489f30 	beq	1229090 <STACK_SIZE+0xa29090>
    13cc:	0a4c0000 	beq	13013d4 <STACK_SIZE+0xb013d4>
    13d0:	00010000 	andeq	r0, r1, r0
    13d4:	000a4c50 	andeq	r4, sl, r0, asr ip
    13d8:	000a5000 	andeq	r5, sl, r0
    13dc:	30000200 	andcc	r0, r0, r0, lsl #4
    13e0:	000a509f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    13e4:	000a5400 	andeq	r5, sl, r0, lsl #8
    13e8:	50000100 	andpl	r0, r0, r0, lsl #2
    13ec:	00000a54 	andeq	r0, r0, r4, asr sl
    13f0:	00000a5c 	andeq	r0, r0, ip, asr sl
    13f4:	9f300002 	svcls	0x00300002
	...
    1400:	00000b14 	andeq	r0, r0, r4, lsl fp
    1404:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1408:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    140c:	3000000b 	andcc	r0, r0, fp
    1410:	0400000b 	streq	r0, [r0], #-11
    1414:	5001f300 	andpl	pc, r1, r0, lsl #6
    1418:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    141c:	00000000 	andeq	r0, r0, r0
    1420:	000b3000 	andeq	r3, fp, r0
    1424:	000b4000 	andeq	r4, fp, r0
    1428:	50000100 	andpl	r0, r0, r0, lsl #2
    142c:	00000b40 	andeq	r0, r0, r0, asr #22
    1430:	00000b64 	andeq	r0, r0, r4, ror #22
    1434:	01f30004 	mvnseq	r0, r4
    1438:	00009f50 	andeq	r9, r0, r0, asr pc
    143c:	00000000 	andeq	r0, r0, r0
    1440:	0b940000 	bleq	fe501448 <IRQ_STACK_BASE+0xba501448>
    1444:	0b9c0000 	bleq	fe70144c <IRQ_STACK_BASE+0xba70144c>
    1448:	00010000 	andeq	r0, r1, r0
    144c:	000b9c50 	andeq	r9, fp, r0, asr ip
    1450:	000bb000 	andeq	fp, fp, r0
    1454:	f3000400 	vshl.u8	d0, d0, d0
    1458:	009f5001 	addseq	r5, pc, r1
    145c:	00000000 	andeq	r0, r0, r0
    1460:	b0000000 	andlt	r0, r0, r0
    1464:	b400000b 	strlt	r0, [r0], #-11
    1468:	0100000b 	tsteq	r0, fp
    146c:	0bb45000 	bleq	fed15474 <IRQ_STACK_BASE+0xbad15474>
    1470:	0bd00000 	bleq	ff401478 <IRQ_STACK_BASE+0xbb401478>
    1474:	00040000 	andeq	r0, r4, r0
    1478:	9f5001f3 	svcls	0x005001f3
	...
    1484:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    1488:	00000bc0 	andeq	r0, r0, r0, asr #23
    148c:	c0510001 	subsgt	r0, r1, r1
    1490:	d000000b 	andle	r0, r0, fp
    1494:	0400000b 	streq	r0, [r0], #-11
    1498:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    149c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	000bd000 	andeq	sp, fp, r0
    14a8:	000be000 	andeq	lr, fp, r0
    14ac:	50000100 	andpl	r0, r0, r0, lsl #2
    14b0:	00000be0 	andeq	r0, r0, r0, ror #23
    14b4:	00000c04 	andeq	r0, r0, r4, lsl #24
    14b8:	01f30004 	mvnseq	r0, r4
    14bc:	00009f50 	andeq	r9, r0, r0, asr pc
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	0c340000 	ldceq	0, cr0, [r4], #-0
    14c8:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    14cc:	00010000 	andeq	r0, r1, r0
    14d0:	000c3c50 	andeq	r3, ip, r0, asr ip
    14d4:	000c5000 	andeq	r5, ip, r0
    14d8:	f3000400 	vshl.u8	d0, d0, d0
    14dc:	009f5001 	addseq	r5, pc, r1
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	50000000 	andpl	r0, r0, r0
    14e8:	5400000c 	strpl	r0, [r0], #-12
    14ec:	0100000c 	tsteq	r0, ip
    14f0:	0c545000 	mraeq	r5, r4, acc0
    14f4:	0c700000 	ldcleq	0, cr0, [r0], #-0
    14f8:	00040000 	andeq	r0, r4, r0
    14fc:	9f5001f3 	svcls	0x005001f3
	...
    1508:	00000c50 	andeq	r0, r0, r0, asr ip
    150c:	00000c60 	andeq	r0, r0, r0, ror #24
    1510:	60510001 	subsvs	r0, r1, r1
    1514:	7000000c 	andvc	r0, r0, ip
    1518:	0400000c 	streq	r0, [r0], #-12
    151c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1520:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1524:	00000000 	andeq	r0, r0, r0
    1528:	000c7000 	andeq	r7, ip, r0
    152c:	000c8000 	andeq	r8, ip, r0
    1530:	50000100 	andpl	r0, r0, r0, lsl #2
    1534:	00000c80 	andeq	r0, r0, r0, lsl #25
    1538:	00000ca4 	andeq	r0, r0, r4, lsr #25
    153c:	01f30004 	mvnseq	r0, r4
    1540:	00009f50 	andeq	r9, r0, r0, asr pc
    1544:	00000000 	andeq	r0, r0, r0
    1548:	0ca40000 	stceq	0, cr0, [r4]
    154c:	0ca80000 	stceq	0, cr0, [r8]
    1550:	00010000 	andeq	r0, r1, r0
    1554:	000ca850 	andeq	sl, ip, r0, asr r8
    1558:	000cc000 	andeq	ip, ip, r0
    155c:	f3000400 	vshl.u8	d0, d0, d0
    1560:	c09f5001 	addsgt	r5, pc, r1
    1564:	e800000c 	stmda	r0, {r2, r3}
    1568:	0900000c 	stmdbeq	r0, {r2, r3}
    156c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1570:	40808011 	addmi	r8, r0, r1, lsl r0
    1574:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1578:	00000000 	andeq	r0, r0, r0
    157c:	0ca40000 	stceq	0, cr0, [r4]
    1580:	0cb00000 	ldceq	0, cr0, [r0]
    1584:	00010000 	andeq	r0, r1, r0
    1588:	000cb051 	andeq	fp, ip, r1, asr r0
    158c:	000ce800 	andeq	lr, ip, r0, lsl #16
    1590:	f3000400 	vshl.u8	d0, d0, d0
    1594:	009f5101 	addseq	r5, pc, r1, lsl #2
    1598:	00000000 	andeq	r0, r0, r0
    159c:	a4000000 	strge	r0, [r0], #-0
    15a0:	ac00000c 	stcge	0, cr0, [r0], {12}
    15a4:	0100000c 	tsteq	r0, ip
    15a8:	0cac5200 	sfmeq	f5, 4, [ip]
    15ac:	0cc00000 	stcleq	0, cr0, [r0], {0}
    15b0:	00040000 	andeq	r0, r4, r0
    15b4:	9f5201f3 	svcls	0x005201f3
    15b8:	00000cc0 	andeq	r0, r0, r0, asr #25
    15bc:	00000ce4 	andeq	r0, r0, r4, ror #25
    15c0:	e4540001 	ldrb	r0, [r4], #-1
    15c4:	e800000c 	stmda	r0, {r2, r3}
    15c8:	0800000c 	stmdaeq	r0, {r2, r3}
    15cc:	5201f300 	andpl	pc, r1, #0, 6
    15d0:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    15d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	000cc400 	andeq	ip, ip, r0, lsl #8
    15e0:	000cc800 	andeq	ip, ip, r0, lsl #16
    15e4:	30000200 	andcc	r0, r0, r0, lsl #4
    15e8:	000cc89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    15ec:	000cd000 	andeq	sp, ip, r0
    15f0:	52000100 	andpl	r0, r0, #0, 2
    15f4:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15f8:	00000cdc 	ldrdeq	r0, [r0], -ip
    15fc:	7f720003 	svcvc	0x00720003
    1600:	000cdc9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
    1604:	000ce800 	andeq	lr, ip, r0, lsl #16
    1608:	52000100 	andpl	r0, r0, #0, 2
	...
    1614:	00000ce8 	andeq	r0, r0, r8, ror #25
    1618:	00000cec 	andeq	r0, r0, ip, ror #25
    161c:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1620:	0000000c 	andeq	r0, r0, ip
    1624:	0400000d 	streq	r0, [r0], #-13
    1628:	5001f300 	andpl	pc, r1, r0, lsl #6
    162c:	000d009f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    1630:	000d3000 	andeq	r3, sp, r0
    1634:	f3000900 	vmls.i8	d0, d0, d0
    1638:	80115001 	andshi	r5, r1, r1
    163c:	9f1a4080 	svcls	0x001a4080
	...
    1648:	00000ce8 	andeq	r0, r0, r8, ror #25
    164c:	00000cfc 	strdeq	r0, [r0], -ip
    1650:	fc510001 	mrrc2	0, 0, r0, r1, cr1
    1654:	3000000c 	andcc	r0, r0, ip
    1658:	0400000d 	streq	r0, [r0], #-13
    165c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1660:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1664:	00000000 	andeq	r0, r0, r0
    1668:	000ce800 	andeq	lr, ip, r0, lsl #16
    166c:	000cf400 	andeq	pc, ip, r0, lsl #8
    1670:	52000100 	andpl	r0, r0, #0, 2
    1674:	00000cf4 	strdeq	r0, [r0], -r4
    1678:	00000d00 	andeq	r0, r0, r0, lsl #26
    167c:	01f30004 	mvnseq	r0, r4
    1680:	0d009f52 	stceq	15, cr9, [r0, #-328]	; 0xfffffeb8
    1684:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    1688:	00010000 	andeq	r0, r1, r0
    168c:	000d2c54 	andeq	r2, sp, r4, asr ip
    1690:	000d3000 	andeq	r3, sp, r0
    1694:	f3000800 	vsub.i8	d0, d0, d0
    1698:	25445201 	strbcs	r5, [r4, #-513]	; 0xfffffdff
    169c:	009f2444 	addseq	r2, pc, r4, asr #8
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	0c000000 	stceq	0, cr0, [r0], {-0}
    16a8:	1000000d 	andne	r0, r0, sp
    16ac:	0200000d 	andeq	r0, r0, #13
    16b0:	109f3000 	addsne	r3, pc, r0
    16b4:	1800000d 	stmdane	r0, {r0, r2, r3}
    16b8:	0100000d 	tsteq	r0, sp
    16bc:	0d185200 	lfmeq	f5, 4, [r8, #-0]
    16c0:	0d240000 	stceq	0, cr0, [r4, #-0]
    16c4:	00030000 	andeq	r0, r3, r0
    16c8:	249f7f72 	ldrcs	r7, [pc], #3954	; 16d0 <ABORT_STACK_SIZE+0x12d0>
    16cc:	3000000d 	andcc	r0, r0, sp
    16d0:	0100000d 	tsteq	r0, sp
    16d4:	00005200 	andeq	r5, r0, r0, lsl #4
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	0d300000 	ldceq	0, cr0, [r0, #-0]
    16e0:	0d5c0000 	ldcleq	0, cr0, [ip, #-0]
    16e4:	00060000 	andeq	r0, r6, r0
    16e8:	0011080c 	andseq	r0, r1, ip, lsl #16
    16ec:	0d5c9f44 	ldcleq	15, cr9, [ip, #-272]	; 0xfffffef0
    16f0:	0d600000 	stcleq	0, cr0, [r0, #-0]
    16f4:	00060000 	andeq	r0, r6, r0
    16f8:	00110c0c 	andseq	r0, r1, ip, lsl #24
    16fc:	0d609f44 	stcleq	15, cr9, [r0, #-272]!	; 0xfffffef0
    1700:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    1704:	00060000 	andeq	r0, r6, r0
    1708:	0011100c 	andseq	r1, r1, ip
    170c:	00009f44 	andeq	r9, r0, r4, asr #30
    1710:	00000000 	andeq	r0, r0, r0
    1714:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    1718:	0d980000 	ldceq	0, cr0, [r8]
    171c:	00060000 	andeq	r0, r6, r0
    1720:	0811080c 	ldmdaeq	r1, {r2, r3, fp}
    1724:	0d989f44 	ldceq	15, cr9, [r8, #272]	; 0x110
    1728:	0d9c0000 	ldceq	0, cr0, [ip]
    172c:	00060000 	andeq	r0, r6, r0
    1730:	08110c0c 	ldmdaeq	r1, {r2, r3, sl, fp}
    1734:	0d9c9f44 	ldceq	15, cr9, [ip, #272]	; 0x110
    1738:	0da80000 	stceq	0, cr0, [r8]
    173c:	00060000 	andeq	r0, r6, r0
    1740:	0811100c 	ldmdaeq	r1, {r2, r3, ip}
    1744:	00009f44 	andeq	r9, r0, r4, asr #30
    1748:	00000000 	andeq	r0, r0, r0
    174c:	0da80000 	stceq	0, cr0, [r8]
    1750:	0db80000 	ldceq	0, cr0, [r8]
    1754:	00060000 	andeq	r0, r6, r0
    1758:	0400000c 	streq	r0, [r0], #-12
    175c:	0db89f44 	ldceq	15, cr9, [r8, #272]!	; 0x110
    1760:	0dc80000 	stcleq	0, cr0, [r8]
    1764:	00030000 	andeq	r0, r3, r0
    1768:	c89f6472 	ldmgt	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    176c:	cc00000d 	stcgt	0, cr0, [r0], {13}
    1770:	0300000d 	movweq	r0, #13
    1774:	9f687200 	svcls	0x00687200
    1778:	00000dcc 	andeq	r0, r0, ip, asr #27
    177c:	00000dd4 	ldrdeq	r0, [r0], -r4
    1780:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1784:	000dd49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    1788:	000dd800 	andeq	sp, sp, r0, lsl #16
    178c:	72000300 	andvc	r0, r0, #0, 6
    1790:	0dd89f70 	ldcleq	15, cr9, [r8, #448]	; 0x1c0
    1794:	0ddc0000 	ldcleq	0, cr0, [ip]
    1798:	00030000 	andeq	r0, r3, r0
    179c:	f49f7073 			; <UNDEFINED> instruction: 0xf49f7073
    17a0:	1000000d 	andne	r0, r0, sp
    17a4:	0100000e 	tsteq	r0, lr
    17a8:	0e105300 	cdpeq	3, 1, cr5, cr0, cr0, {0}
    17ac:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    17b0:	00030000 	andeq	r0, r3, r0
    17b4:	209f6472 	addscs	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    17b8:	2400000e 	strcs	r0, [r0], #-14
    17bc:	0300000e 	movweq	r0, #14
    17c0:	9f687200 	svcls	0x00687200
    17c4:	00000e24 	andeq	r0, r0, r4, lsr #28
    17c8:	00000e2c 	andeq	r0, r0, ip, lsr #28
    17cc:	6c720003 	ldclvs	0, cr0, [r2], #-12
    17d0:	000e2c9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    17d4:	000e3000 	andeq	r3, lr, r0
    17d8:	72000300 	andvc	r0, r0, #0, 6
    17dc:	0e309f70 	mrceq	15, 1, r9, cr0, cr0, {3}
    17e0:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    17e4:	00030000 	andeq	r0, r3, r0
    17e8:	4c9f7073 	ldcmi	0, cr7, [pc], {115}	; 0x73
    17ec:	6800000e 	stmdavs	r0, {r1, r2, r3}
    17f0:	0100000e 	tsteq	r0, lr
    17f4:	0e685300 	cdpeq	3, 6, cr5, cr8, cr0, {0}
    17f8:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
    17fc:	00030000 	andeq	r0, r3, r0
    1800:	789f6472 	ldmvc	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1804:	7c00000e 	stcvc	0, cr0, [r0], {14}
    1808:	0300000e 	movweq	r0, #14
    180c:	9f687200 	svcls	0x00687200
    1810:	00000e7c 	andeq	r0, r0, ip, ror lr
    1814:	00000e84 	andeq	r0, r0, r4, lsl #29
    1818:	6c720003 	ldclvs	0, cr0, [r2], #-12
    181c:	000e849f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    1820:	000e8800 	andeq	r8, lr, r0, lsl #16
    1824:	72000300 	andvc	r0, r0, #0, 6
    1828:	0e889f70 	mcreq	15, 4, r9, cr8, cr0, {3}
    182c:	0e8c0000 	cdpeq	0, 8, cr0, cr12, cr0, {0}
    1830:	00030000 	andeq	r0, r3, r0
    1834:	a49f7073 	ldrge	r7, [pc], #115	; 183c <ABORT_STACK_SIZE+0x143c>
    1838:	c000000e 	andgt	r0, r0, lr
    183c:	0100000e 	tsteq	r0, lr
    1840:	0ec05300 	cdpeq	3, 12, cr5, cr0, cr0, {0}
    1844:	0ed00000 	cdpeq	0, 13, cr0, cr0, cr0, {0}
    1848:	00030000 	andeq	r0, r3, r0
    184c:	d09f6472 	addsle	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    1850:	d400000e 	strle	r0, [r0], #-14
    1854:	0300000e 	movweq	r0, #14
    1858:	9f687200 	svcls	0x00687200
    185c:	00000ed4 	ldrdeq	r0, [r0], -r4
    1860:	00000edc 	ldrdeq	r0, [r0], -ip
    1864:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1868:	000edc9f 	muleq	lr, pc, ip	; <UNPREDICTABLE>
    186c:	000ee000 	andeq	lr, lr, r0
    1870:	72000300 	andvc	r0, r0, #0, 6
    1874:	0ee09f70 	mcreq	15, 7, r9, cr0, cr0, {3}
    1878:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    187c:	00030000 	andeq	r0, r3, r0
    1880:	fc9f7073 	ldc2	0, cr7, [pc], {115}	; 0x73
    1884:	0c00000e 	stceq	0, cr0, [r0], {14}
    1888:	0100000f 	tsteq	r0, pc
    188c:	00005300 	andeq	r5, r0, r0, lsl #6
    1890:	00000000 	andeq	r0, r0, r0
    1894:	0da80000 	stceq	0, cr0, [r8]
    1898:	0db80000 	ldceq	0, cr0, [r8]
    189c:	00020000 	andeq	r0, r2, r0
    18a0:	00009f30 	andeq	r9, r0, r0, lsr pc
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	0f0c0000 	svceq	0x000c0000
    18ac:	0f1c0000 	svceq	0x001c0000
    18b0:	00060000 	andeq	r0, r6, r0
    18b4:	0c00000c 	stceq	0, cr0, [r0], {12}
    18b8:	0f1c9f44 	svceq	0x001c9f44
    18bc:	0f2c0000 	svceq	0x002c0000
    18c0:	00030000 	andeq	r0, r3, r0
    18c4:	2c9f6472 	cfldrscs	mvf6, [pc], {114}	; 0x72
    18c8:	3000000f 	andcc	r0, r0, pc
    18cc:	0300000f 	movweq	r0, #15
    18d0:	9f687200 	svcls	0x00687200
    18d4:	00000f30 	andeq	r0, r0, r0, lsr pc
    18d8:	00000f38 	andeq	r0, r0, r8, lsr pc
    18dc:	6c720003 	ldclvs	0, cr0, [r2], #-12
    18e0:	000f389f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    18e4:	000f3c00 	andeq	r3, pc, r0, lsl #24
    18e8:	72000300 	andvc	r0, r0, #0, 6
    18ec:	0f3c9f70 	svceq	0x003c9f70
    18f0:	0f400000 	svceq	0x00400000
    18f4:	00030000 	andeq	r0, r3, r0
    18f8:	589f7073 	ldmpl	pc, {r0, r1, r4, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
    18fc:	7400000f 	strvc	r0, [r0], #-15
    1900:	0100000f 	tsteq	r0, pc
    1904:	0f745300 	svceq	0x00745300
    1908:	0f840000 	svceq	0x00840000
    190c:	00030000 	andeq	r0, r3, r0
    1910:	849f6472 	ldrhi	r6, [pc], #1138	; 1918 <ABORT_STACK_SIZE+0x1518>
    1914:	8800000f 	stmdahi	r0, {r0, r1, r2, r3}
    1918:	0300000f 	movweq	r0, #15
    191c:	9f687200 	svcls	0x00687200
    1920:	00000f88 	andeq	r0, r0, r8, lsl #31
    1924:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    1928:	6c720003 	ldclvs	0, cr0, [r2], #-12
    192c:	000f909f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1930:	000f9400 	andeq	r9, pc, r0, lsl #8
    1934:	72000300 	andvc	r0, r0, #0, 6
    1938:	0f949f70 	svceq	0x00949f70
    193c:	0f980000 	svceq	0x00980000
    1940:	00030000 	andeq	r0, r3, r0
    1944:	b09f7073 	addslt	r7, pc, r3, ror r0	; <UNPREDICTABLE>
    1948:	cc00000f 	stcgt	0, cr0, [r0], {15}
    194c:	0100000f 	tsteq	r0, pc
    1950:	0fcc5300 	svceq	0x00cc5300
    1954:	0fdc0000 	svceq	0x00dc0000
    1958:	00030000 	andeq	r0, r3, r0
    195c:	dc9f6472 	cfldrsle	mvf6, [pc], {114}	; 0x72
    1960:	e000000f 	and	r0, r0, pc
    1964:	0300000f 	movweq	r0, #15
    1968:	9f687200 	svcls	0x00687200
    196c:	00000fe0 	andeq	r0, r0, r0, ror #31
    1970:	00000fe8 	andeq	r0, r0, r8, ror #31
    1974:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1978:	000fe89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    197c:	000fec00 	andeq	lr, pc, r0, lsl #24
    1980:	72000300 	andvc	r0, r0, #0, 6
    1984:	0fec9f70 	svceq	0x00ec9f70
    1988:	0ff00000 	svceq	0x00f00000	; IMB
    198c:	00030000 	andeq	r0, r3, r0
    1990:	089f7073 	ldmeq	pc, {r0, r1, r4, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
    1994:	24000010 	strcs	r0, [r0], #-16
    1998:	01000010 	tsteq	r0, r0, lsl r0
    199c:	10245300 	eorne	r5, r4, r0, lsl #6
    19a0:	10340000 	eorsne	r0, r4, r0
    19a4:	00030000 	andeq	r0, r3, r0
    19a8:	349f6472 	ldrcc	r6, [pc], #1138	; 19b0 <ABORT_STACK_SIZE+0x15b0>
    19ac:	38000010 	stmdacc	r0, {r4}
    19b0:	03000010 	movweq	r0, #16
    19b4:	9f687200 	svcls	0x00687200
    19b8:	00001038 	andeq	r1, r0, r8, lsr r0
    19bc:	00001040 	andeq	r1, r0, r0, asr #32
    19c0:	6c720003 	ldclvs	0, cr0, [r2], #-12
    19c4:	0010409f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    19c8:	00104400 	andseq	r4, r0, r0, lsl #8
    19cc:	72000300 	andvc	r0, r0, #0, 6
    19d0:	10449f70 	subne	r9, r4, r0, ror pc
    19d4:	10480000 	subne	r0, r8, r0
    19d8:	00030000 	andeq	r0, r3, r0
    19dc:	609f7073 	addsvs	r7, pc, r3, ror r0	; <UNPREDICTABLE>
    19e0:	70000010 	andvc	r0, r0, r0, lsl r0
    19e4:	01000010 	tsteq	r0, r0, lsl r0
    19e8:	00005300 	andeq	r5, r0, r0, lsl #6
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	0f0c0000 	svceq	0x000c0000
    19f4:	0f1c0000 	svceq	0x001c0000
    19f8:	00020000 	andeq	r0, r2, r0
    19fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    1a00:	00000000 	andeq	r0, r0, r0
    1a04:	10880000 	addne	r0, r8, r0
    1a08:	11140000 	tstne	r4, r0
    1a0c:	00010000 	andeq	r0, r1, r0
    1a10:	00000056 	andeq	r0, r0, r6, asr r0
    1a14:	00000000 	andeq	r0, r0, r0
    1a18:	00108800 	andseq	r8, r0, r0, lsl #16
    1a1c:	00109000 	andseq	r9, r0, r0
    1a20:	30000200 	andcc	r0, r0, r0, lsl #4
    1a24:	0010909f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    1a28:	00109800 	andseq	r9, r0, r0, lsl #16
    1a2c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1a30:	00001098 	muleq	r0, r8, r0
    1a34:	0000109c 	muleq	r0, ip, r0
    1a38:	7f740003 	svcvc	0x00740003
    1a3c:	00109c9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    1a40:	00111400 	andseq	r1, r1, r0, lsl #8
    1a44:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1a50:	00001134 	andeq	r1, r0, r4, lsr r1
    1a54:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    1a58:	00560001 	subseq	r0, r6, r1
    1a5c:	00000000 	andeq	r0, r0, r0
    1a60:	34000000 	strcc	r0, [r0], #-0
    1a64:	3c000011 	stccc	0, cr0, [r0], {17}
    1a68:	02000011 	andeq	r0, r0, #17
    1a6c:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    1a70:	44000011 	strmi	r0, [r0], #-17	; 0xffffffef
    1a74:	01000011 	tsteq	r0, r1, lsl r0
    1a78:	11445400 	cmpne	r4, r0, lsl #8
    1a7c:	11480000 	mrsne	r0, (UNDEF: 72)
    1a80:	00030000 	andeq	r0, r3, r0
    1a84:	489f7f74 	ldmmi	pc, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1a88:	8c000011 	stchi	0, cr0, [r0], {17}
    1a8c:	01000011 	tsteq	r0, r1, lsl r0
    1a90:	00005400 	andeq	r5, r0, r0, lsl #8
    1a94:	00000000 	andeq	r0, r0, r0
    1a98:	11b00000 	movsne	r0, r0
    1a9c:	11bc0000 			; <UNDEFINED> instruction: 0x11bc0000
    1aa0:	00020000 	andeq	r0, r2, r0
    1aa4:	11bc9f30 			; <UNDEFINED> instruction: 0x11bc9f30
    1aa8:	11fc0000 	mvnsne	r0, r0
    1aac:	00010000 	andeq	r0, r1, r0
    1ab0:	0011fc53 	andseq	pc, r1, r3, asr ip	; <UNPREDICTABLE>
    1ab4:	00126c00 	andseq	r6, r2, r0, lsl #24
    1ab8:	73000300 	movwvc	r0, #768	; 0x300
    1abc:	126c9f78 	rsbne	r9, ip, #120, 30	; 0x1e0
    1ac0:	12800000 	addne	r0, r0, #0
    1ac4:	00010000 	andeq	r0, r1, r0
    1ac8:	00128053 	andseq	r8, r2, r3, asr r0
    1acc:	00129000 	andseq	r9, r2, r0
    1ad0:	73000300 	movwvc	r0, #768	; 0x300
    1ad4:	12909f7f 	addsne	r9, r0, #508	; 0x1fc
    1ad8:	129c0000 	addsne	r0, ip, #0
    1adc:	00010000 	andeq	r0, r1, r0
    1ae0:	00000053 	andeq	r0, r0, r3, asr r0
    1ae4:	00000000 	andeq	r0, r0, r0
    1ae8:	0011b000 	andseq	fp, r1, r0
    1aec:	0011bc00 	andseq	fp, r1, r0, lsl #24
    1af0:	41000400 	tstmi	r0, r0, lsl #8
    1af4:	bc9f244a 	cfldrslt	mvf2, [pc], {74}	; 0x4a
    1af8:	5c000011 	stcpl	0, cr0, [r0], {17}
    1afc:	03000012 	movweq	r0, #18
    1b00:	9f647200 	svcls	0x00647200
    1b04:	0000125c 	andeq	r1, r0, ip, asr r2
    1b08:	0000126c 	andeq	r1, r0, ip, ror #4
    1b0c:	64710003 	ldrbtvs	r0, [r1], #-3
    1b10:	0012789f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    1b14:	0012a000 	andseq	sl, r2, r0
    1b18:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b24:	000012a0 	andeq	r1, r0, r0, lsr #5
    1b28:	000012a8 	andeq	r1, r0, r8, lsr #5
    1b2c:	a8530001 	ldmdage	r3, {r0}^
    1b30:	30000012 	andcc	r0, r0, r2, lsl r0
    1b34:	03000013 	movweq	r0, #19
    1b38:	9f787300 	svcls	0x00787300
    1b3c:	00001354 	andeq	r1, r0, r4, asr r3
    1b40:	00001368 	andeq	r1, r0, r8, ror #6
    1b44:	68530001 	ldmdavs	r3, {r0}^
    1b48:	7c000013 	stcvc	0, cr0, [r0], {19}
    1b4c:	03000013 	movweq	r0, #19
    1b50:	9f7f7300 	svcls	0x007f7300
    1b54:	0000137c 	andeq	r1, r0, ip, ror r3
    1b58:	00001388 	andeq	r1, r0, r8, lsl #7
    1b5c:	00530001 	subseq	r0, r3, r1
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	a0000000 	andge	r0, r0, r0
    1b68:	30000012 	andcc	r0, r0, r2, lsl r0
    1b6c:	03000013 	movweq	r0, #19
    1b70:	9f647200 	svcls	0x00647200
    1b74:	00001330 	andeq	r1, r0, r0, lsr r3
    1b78:	00001338 	andeq	r1, r0, r8, lsr r3
    1b7c:	68720003 	ldmdavs	r2!, {r0, r1}^
    1b80:	0013389f 	mulseq	r3, pc, r8	; <UNPREDICTABLE>
    1b84:	00134000 	andseq	r4, r3, r0
    1b88:	72000300 	andvc	r0, r0, #0, 6
    1b8c:	13409f6c 	movtne	r9, #3948	; 0xf6c
    1b90:	13440000 	movtne	r0, #16384	; 0x4000
    1b94:	00030000 	andeq	r0, r3, r0
    1b98:	449f7072 	ldrmi	r7, [pc], #114	; 1ba0 <ABORT_STACK_SIZE+0x17a0>
    1b9c:	48000013 	stmdami	r0, {r0, r1, r4}
    1ba0:	03000013 	movweq	r0, #19
    1ba4:	9f707100 	svcls	0x00707100
    1ba8:	00001360 	andeq	r1, r0, r0, ror #6
    1bac:	0000138c 	andeq	r1, r0, ip, lsl #7
    1bb0:	00510001 	subseq	r0, r1, r1
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	8c000000 	stchi	0, cr0, [r0], {-0}
    1bbc:	c8000013 	stmdagt	r0, {r0, r1, r4}
    1bc0:	01000013 	tsteq	r0, r3, lsl r0
    1bc4:	13c85300 	bicne	r5, r8, #0, 6
    1bc8:	14540000 	ldrbne	r0, [r4], #-0
    1bcc:	00030000 	andeq	r0, r3, r0
    1bd0:	589f7873 	ldmpl	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1bd4:	6c000014 	stcvs	0, cr0, [r0], {20}
    1bd8:	01000014 	tsteq	r0, r4, lsl r0
    1bdc:	146c5300 	strbtne	r5, [ip], #-768	; 0xfffffd00
    1be0:	14800000 	strne	r0, [r0], #0
    1be4:	00030000 	andeq	r0, r3, r0
    1be8:	809f7f73 	addshi	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    1bec:	88000014 	stmdahi	r0, {r2, r4}
    1bf0:	01000014 	tsteq	r0, r4, lsl r0
    1bf4:	00005300 	andeq	r5, r0, r0, lsl #6
    1bf8:	00000000 	andeq	r0, r0, r0
    1bfc:	138c0000 	orrne	r0, ip, #0
    1c00:	14480000 	strbne	r0, [r8], #-0
    1c04:	00030000 	andeq	r0, r3, r0
    1c08:	489f6472 	ldmmi	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1c0c:	54000014 	strpl	r0, [r0], #-20	; 0xffffffec
    1c10:	03000014 	movweq	r0, #20
    1c14:	9f647100 	svcls	0x00647100
    1c18:	00001464 	andeq	r1, r0, r4, ror #8
    1c1c:	00001498 	muleq	r0, r8, r4
    1c20:	00510001 	subseq	r0, r1, r1
    1c24:	00000000 	andeq	r0, r0, r0
    1c28:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1c2c:	a0000014 	andge	r0, r0, r4, lsl r0
    1c30:	01000014 	tsteq	r0, r4, lsl r0
    1c34:	14a05200 	strtne	r5, [r0], #512	; 0x200
    1c38:	14b00000 	ldrtne	r0, [r0], #0
    1c3c:	00030000 	andeq	r0, r3, r0
    1c40:	b09f7f72 	addslt	r7, pc, r2, ror pc	; <UNPREDICTABLE>
    1c44:	cc000014 	stcgt	0, cr0, [r0], {20}
    1c48:	01000014 	tsteq	r0, r4, lsl r0
    1c4c:	00005200 	andeq	r5, r0, r0, lsl #4
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	14980000 	ldrne	r0, [r8], #0
    1c58:	14bc0000 	ldrtne	r0, [ip], #0
    1c5c:	00010000 	andeq	r0, r1, r0
    1c60:	00000053 	andeq	r0, r0, r3, asr r0
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	0014b800 	andseq	fp, r4, r0, lsl #16
    1c6c:	0014d000 	andseq	sp, r4, r0
    1c70:	30000200 	andcc	r0, r0, r0, lsl #4
    1c74:	0014d09f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    1c78:	0019f400 	andseq	pc, r9, r0, lsl #8
    1c7c:	31000200 	mrscc	r0, R8_usr
    1c80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	0014d000 	andseq	sp, r4, r0
    1c8c:	0014d800 	andseq	sp, r4, r0, lsl #16
    1c90:	30000200 	andcc	r0, r0, r0, lsl #4
    1c94:	0014d89f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    1c98:	0014e000 	andseq	lr, r4, r0
    1c9c:	53000100 	movwpl	r0, #256	; 0x100
    1ca0:	000014e0 	andeq	r1, r0, r0, ror #9
    1ca4:	0000156c 	andeq	r1, r0, ip, ror #10
    1ca8:	78730003 	ldmdavc	r3!, {r0, r1}^
    1cac:	0015909f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    1cb0:	0015a400 	andseq	sl, r5, r0, lsl #8
    1cb4:	53000100 	movwpl	r0, #256	; 0x100
    1cb8:	000015a4 	andeq	r1, r0, r4, lsr #11
    1cbc:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
    1cc0:	7f730003 	svcvc	0x00730003
    1cc4:	0015b89f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    1cc8:	0015c400 	andseq	ip, r5, r0, lsl #8
    1ccc:	53000100 	movwpl	r0, #256	; 0x100
	...
    1cd8:	000014d0 	ldrdeq	r1, [r0], -r0
    1cdc:	000014d8 	ldrdeq	r1, [r0], -r8
    1ce0:	040c0006 	streq	r0, [ip], #-6
    1ce4:	9f440011 	svcls	0x00440011
    1ce8:	000014d8 	ldrdeq	r1, [r0], -r8
    1cec:	0000156c 	andeq	r1, r0, ip, ror #10
    1cf0:	64720003 	ldrbtvs	r0, [r2], #-3
    1cf4:	00156c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    1cf8:	00157400 	andseq	r7, r5, r0, lsl #8
    1cfc:	72000300 	andvc	r0, r0, #0, 6
    1d00:	15749f68 	ldrbne	r9, [r4, #-3944]!	; 0xfffff098
    1d04:	15780000 	ldrbne	r0, [r8, #-0]!
    1d08:	00030000 	andeq	r0, r3, r0
    1d0c:	789f6c72 	ldmvc	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    1d10:	80000015 	andhi	r0, r0, r5, lsl r0
    1d14:	03000015 	movweq	r0, #21
    1d18:	9f707200 	svcls	0x00707200
    1d1c:	00001580 	andeq	r1, r0, r0, lsl #11
    1d20:	00001584 	andeq	r1, r0, r4, lsl #11
    1d24:	74720003 	ldrbtvc	r0, [r2], #-3
    1d28:	0015849f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    1d2c:	00158800 	andseq	r8, r5, r0, lsl #16
    1d30:	71000300 	mrsvc	r0, LR_irq
    1d34:	159c9f74 	ldrne	r9, [ip, #3956]	; 0xf74
    1d38:	16000000 	strne	r0, [r0], -r0
    1d3c:	00010000 	andeq	r0, r1, r0
    1d40:	00000051 	andeq	r0, r0, r1, asr r0
    1d44:	00000000 	andeq	r0, r0, r0
    1d48:	0017b800 	andseq	fp, r7, r0, lsl #16
    1d4c:	0017bc00 	andseq	fp, r7, r0, lsl #24
    1d50:	30000200 	andcc	r0, r0, r0, lsl #4
    1d54:	0017bc9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    1d58:	0017c000 	andseq	ip, r7, r0
    1d5c:	31000200 	mrscc	r0, R8_usr
    1d60:	0017c09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1d64:	0017c400 	andseq	ip, r7, r0, lsl #8
    1d68:	32000200 	andcc	r0, r0, #0, 4
    1d6c:	0017c49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1d70:	0017c800 	andseq	ip, r7, r0, lsl #16
    1d74:	33000200 	movwcc	r0, #512	; 0x200
    1d78:	0017c89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    1d7c:	0019f400 	andseq	pc, r9, r0, lsl #8
    1d80:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1d84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0017b800 	andseq	fp, r7, r0, lsl #16
    1d90:	0017bc00 	andseq	fp, r7, r0, lsl #24
    1d94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1d98:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
    1d9c:	0017bc9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    1da0:	0017c000 	andseq	ip, r7, r0
    1da4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1da8:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
    1dac:	0017c09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    1db0:	0017c400 	andseq	ip, r7, r0, lsl #8
    1db4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1db8:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
    1dbc:	0017c49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1dc0:	0019f400 	andseq	pc, r9, r0, lsl #8
    1dc4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1dc8:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
    1dcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	0015c000 	andseq	ip, r5, r0
    1dd8:	00160c00 	andseq	r0, r6, r0, lsl #24
    1ddc:	30000200 	andcc	r0, r0, r0, lsl #4
    1de0:	00160c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1de4:	00166c00 	andseq	r6, r6, r0, lsl #24
    1de8:	31000200 	mrscc	r0, R8_usr
    1dec:	00166c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1df0:	00167400 	andseq	r7, r6, r0, lsl #8
    1df4:	32000200 	andcc	r0, r0, #0, 4
    1df8:	0016749f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1dfc:	00167c00 	andseq	r7, r6, r0, lsl #24
    1e00:	33000200 	movwcc	r0, #512	; 0x200
    1e04:	00167c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1e08:	0019f400 	andseq	pc, r9, r0, lsl #8
    1e0c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1e10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e14:	00000000 	andeq	r0, r0, r0
    1e18:	0015c000 	andseq	ip, r5, r0
    1e1c:	00160c00 	andseq	r0, r6, r0, lsl #24
    1e20:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e24:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
    1e28:	00160c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1e2c:	00166c00 	andseq	r6, r6, r0, lsl #24
    1e30:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e34:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
    1e38:	00166c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1e3c:	00167400 	andseq	r7, r6, r0, lsl #8
    1e40:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e44:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
    1e48:	0016749f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1e4c:	0019f400 	andseq	pc, r9, r0, lsl #8
    1e50:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e54:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
    1e58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e5c:	00000000 	andeq	r0, r0, r0
    1e60:	00167c00 	andseq	r7, r6, r0, lsl #24
    1e64:	00168400 	andseq	r8, r6, r0, lsl #8
    1e68:	30000200 	andcc	r0, r0, r0, lsl #4
    1e6c:	0016849f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1e70:	00168c00 	andseq	r8, r6, r0, lsl #24
    1e74:	33000200 	movwcc	r0, #512	; 0x200
    1e78:	00168c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1e7c:	0019f400 	andseq	pc, r9, r0, lsl #8
    1e80:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	00167c00 	andseq	r7, r6, r0, lsl #24
    1e90:	00168400 	andseq	r8, r6, r0, lsl #8
    1e94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1e98:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
    1e9c:	0016849f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1ea0:	0019f400 	andseq	pc, r9, r0, lsl #8
    1ea4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ea8:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
    1eac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00168c00 	andseq	r8, r6, r0, lsl #24
    1eb8:	00169400 	andseq	r9, r6, r0, lsl #8
    1ebc:	30000200 	andcc	r0, r0, r0, lsl #4
    1ec0:	0016949f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1ec4:	00169c00 	andseq	r9, r6, r0, lsl #24
    1ec8:	31000200 	mrscc	r0, R8_usr
    1ecc:	00169c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1ed0:	0016a400 	andseq	sl, r6, r0, lsl #8
    1ed4:	32000200 	andcc	r0, r0, #0, 4
    1ed8:	0016a49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1edc:	0019f400 	andseq	pc, r9, r0, lsl #8
    1ee0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00168c00 	andseq	r8, r6, r0, lsl #24
    1ef0:	00169400 	andseq	r9, r6, r0, lsl #8
    1ef4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ef8:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
    1efc:	0016949f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1f00:	00169c00 	andseq	r9, r6, r0, lsl #24
    1f04:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f08:	440012e8 	strmi	r1, [r0], #-744	; 0xfffffd18
    1f0c:	00169c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1f10:	0016a400 	andseq	sl, r6, r0, lsl #8
    1f14:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f18:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
    1f1c:	0016a49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1f20:	0019f400 	andseq	pc, r9, r0, lsl #8
    1f24:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f28:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
    1f2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	0016a400 	andseq	sl, r6, r0, lsl #8
    1f38:	0016e400 	andseq	lr, r6, r0, lsl #8
    1f3c:	31000200 	mrscc	r0, R8_usr
    1f40:	0016e49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1f44:	0016ec00 	andseq	lr, r6, r0, lsl #24
    1f48:	32000200 	andcc	r0, r0, #0, 4
    1f4c:	0016ec9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1f50:	0016f400 	andseq	pc, r6, r0, lsl #8
    1f54:	33000200 	movwcc	r0, #512	; 0x200
    1f58:	0016f49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1f5c:	0019f400 	andseq	pc, r9, r0, lsl #8
    1f60:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	0016a400 	andseq	sl, r6, r0, lsl #8
    1f70:	0016e400 	andseq	lr, r6, r0, lsl #8
    1f74:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f78:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
    1f7c:	0016e49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    1f80:	0016ec00 	andseq	lr, r6, r0, lsl #24
    1f84:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f88:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
    1f8c:	0016ec9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1f90:	0019f400 	andseq	pc, r9, r0, lsl #8
    1f94:	0c000600 	stceq	6, cr0, [r0], {-0}
    1f98:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
    1f9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fa0:	00000000 	andeq	r0, r0, r0
    1fa4:	0016f400 	andseq	pc, r6, r0, lsl #8
    1fa8:	0016fc00 	andseq	pc, r6, r0, lsl #24
    1fac:	30000200 	andcc	r0, r0, r0, lsl #4
    1fb0:	0016fc9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1fb4:	00170400 	andseq	r0, r7, r0, lsl #8
    1fb8:	32000200 	andcc	r0, r0, #0, 4
    1fbc:	0017049f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1fc0:	00171400 	andseq	r1, r7, r0, lsl #8
    1fc4:	33000200 	movwcc	r0, #512	; 0x200
    1fc8:	0017149f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    1fcc:	0019f400 	andseq	pc, r9, r0, lsl #8
    1fd0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1fd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	0016f400 	andseq	pc, r6, r0, lsl #8
    1fe0:	0016fc00 	andseq	pc, r6, r0, lsl #24
    1fe4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1fe8:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
    1fec:	0016fc9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    1ff0:	00170400 	andseq	r0, r7, r0, lsl #8
    1ff4:	0c000600 	stceq	6, cr0, [r0], {-0}
    1ff8:	4400130c 	strmi	r1, [r0], #-780	; 0xfffffcf4
    1ffc:	0017049f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2000:	0019f400 	andseq	pc, r9, r0, lsl #8
    2004:	0c000600 	stceq	6, cr0, [r0], {-0}
    2008:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
    200c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00171400 	andseq	r1, r7, r0, lsl #8
    2018:	00171c00 	andseq	r1, r7, r0, lsl #24
    201c:	30000200 	andcc	r0, r0, r0, lsl #4
    2020:	00171c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    2024:	00172400 	andseq	r2, r7, r0, lsl #8
    2028:	31000200 	mrscc	r0, R8_usr
    202c:	0017249f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2030:	00172c00 	andseq	r2, r7, r0, lsl #24
    2034:	32000200 	andcc	r0, r0, #0, 4
    2038:	00172c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    203c:	00174c00 	andseq	r4, r7, r0, lsl #24
    2040:	33000200 	movwcc	r0, #512	; 0x200
    2044:	00174c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    2048:	0019f400 	andseq	pc, r9, r0, lsl #8
    204c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    2050:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2054:	00000000 	andeq	r0, r0, r0
    2058:	00171400 	andseq	r1, r7, r0, lsl #8
    205c:	00171c00 	andseq	r1, r7, r0, lsl #24
    2060:	0c000600 	stceq	6, cr0, [r0], {-0}
    2064:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
    2068:	00171c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    206c:	00172400 	andseq	r2, r7, r0, lsl #8
    2070:	0c000600 	stceq	6, cr0, [r0], {-0}
    2074:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
    2078:	0017249f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    207c:	00172c00 	andseq	r2, r7, r0, lsl #24
    2080:	0c000600 	stceq	6, cr0, [r0], {-0}
    2084:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
    2088:	00172c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    208c:	0019f400 	andseq	pc, r9, r0, lsl #8
    2090:	0c000600 	stceq	6, cr0, [r0], {-0}
    2094:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
    2098:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    209c:	00000000 	andeq	r0, r0, r0
    20a0:	00174c00 	andseq	r4, r7, r0, lsl #24
    20a4:	00175400 	andseq	r5, r7, r0, lsl #8
    20a8:	31000200 	mrscc	r0, R8_usr
    20ac:	0017549f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    20b0:	00175c00 	andseq	r5, r7, r0, lsl #24
    20b4:	32000200 	andcc	r0, r0, #0, 4
    20b8:	00175c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    20bc:	00176400 	andseq	r6, r7, r0, lsl #8
    20c0:	33000200 	movwcc	r0, #512	; 0x200
    20c4:	0017649f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    20c8:	0019f400 	andseq	pc, r9, r0, lsl #8
    20cc:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    20d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20d4:	00000000 	andeq	r0, r0, r0
    20d8:	00174c00 	andseq	r4, r7, r0, lsl #24
    20dc:	00175400 	andseq	r5, r7, r0, lsl #8
    20e0:	0c000600 	stceq	6, cr0, [r0], {-0}
    20e4:	44001328 	strmi	r1, [r0], #-808	; 0xfffffcd8
    20e8:	0017549f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    20ec:	00175c00 	andseq	r5, r7, r0, lsl #24
    20f0:	0c000600 	stceq	6, cr0, [r0], {-0}
    20f4:	4400132c 	strmi	r1, [r0], #-812	; 0xfffffcd4
    20f8:	00175c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    20fc:	0019f400 	andseq	pc, r9, r0, lsl #8
    2100:	0c000600 	stceq	6, cr0, [r0], {-0}
    2104:	44001330 	strmi	r1, [r0], #-816	; 0xfffffcd0
    2108:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    210c:	00000000 	andeq	r0, r0, r0
    2110:	00176400 	andseq	r6, r7, r0, lsl #8
    2114:	00176c00 	andseq	r6, r7, r0, lsl #24
    2118:	30000200 	andcc	r0, r0, r0, lsl #4
    211c:	00176c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    2120:	00177400 	andseq	r7, r7, r0, lsl #8
    2124:	31000200 	mrscc	r0, R8_usr
    2128:	0017749f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    212c:	0017a000 	andseq	sl, r7, r0
    2130:	32000200 	andcc	r0, r0, #0, 4
    2134:	0017a09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2138:	0017a400 	andseq	sl, r7, r0, lsl #8
    213c:	33000200 	movwcc	r0, #512	; 0x200
    2140:	0017a49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2144:	0019f400 	andseq	pc, r9, r0, lsl #8
    2148:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    214c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2150:	00000000 	andeq	r0, r0, r0
    2154:	00176400 	andseq	r6, r7, r0, lsl #8
    2158:	00176c00 	andseq	r6, r7, r0, lsl #24
    215c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2160:	44001334 	strmi	r1, [r0], #-820	; 0xfffffccc
    2164:	00176c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    2168:	00177400 	andseq	r7, r7, r0, lsl #8
    216c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2170:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
    2174:	0017749f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2178:	0017a000 	andseq	sl, r7, r0
    217c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2180:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
    2184:	0017a09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2188:	0019f400 	andseq	pc, r9, r0, lsl #8
    218c:	0c000600 	stceq	6, cr0, [r0], {-0}
    2190:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
    2194:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2198:	00000000 	andeq	r0, r0, r0
    219c:	0017a400 	andseq	sl, r7, r0, lsl #8
    21a0:	0017ac00 	andseq	sl, r7, r0, lsl #24
    21a4:	30000200 	andcc	r0, r0, r0, lsl #4
    21a8:	0017ac9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    21ac:	0017b000 	andseq	fp, r7, r0
    21b0:	31000200 	mrscc	r0, R8_usr
    21b4:	0017b09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    21b8:	0017b400 	andseq	fp, r7, r0, lsl #8
    21bc:	32000200 	andcc	r0, r0, #0, 4
    21c0:	0017b49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    21c4:	0017b800 	andseq	fp, r7, r0, lsl #16
    21c8:	33000200 	movwcc	r0, #512	; 0x200
    21cc:	0017b89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    21d0:	0019f400 	andseq	pc, r9, r0, lsl #8
    21d4:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    21d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    21dc:	00000000 	andeq	r0, r0, r0
    21e0:	0017a400 	andseq	sl, r7, r0, lsl #8
    21e4:	0017ac00 	andseq	sl, r7, r0, lsl #24
    21e8:	0c000600 	stceq	6, cr0, [r0], {-0}
    21ec:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
    21f0:	0017ac9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    21f4:	0017b000 	andseq	fp, r7, r0
    21f8:	0c000600 	stceq	6, cr0, [r0], {-0}
    21fc:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
    2200:	0017b09f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    2204:	0017b400 	andseq	fp, r7, r0, lsl #8
    2208:	0c000600 	stceq	6, cr0, [r0], {-0}
    220c:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
    2210:	0017b49f 	mulseq	r7, pc, r4	; <UNPREDICTABLE>
    2214:	0019f400 	andseq	pc, r9, r0, lsl #8
    2218:	0c000600 	stceq	6, cr0, [r0], {-0}
    221c:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
    2220:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2224:	00000000 	andeq	r0, r0, r0
    2228:	0017c800 	andseq	ip, r7, r0, lsl #16
    222c:	0017cc00 	andseq	ip, r7, r0, lsl #24
    2230:	30000200 	andcc	r0, r0, r0, lsl #4
    2234:	0017cc9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    2238:	0017d400 	andseq	sp, r7, r0, lsl #8
    223c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2240:	000017d4 	ldrdeq	r1, [r0], -r4
    2244:	00001860 	andeq	r1, r0, r0, ror #16
    2248:	78760003 	ldmdavc	r6!, {r0, r1}^
    224c:	0018849f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    2250:	00189800 	andseq	r9, r8, r0, lsl #16
    2254:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2258:	00001898 	muleq	r0, r8, r8
    225c:	000018ac 	andeq	r1, r0, ip, lsr #17
    2260:	7f760003 	svcvc	0x00760003
    2264:	0018ac9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    2268:	0018c400 	andseq	ip, r8, r0, lsl #8
    226c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2278:	000017c8 	andeq	r1, r0, r8, asr #15
    227c:	000017cc 	andeq	r1, r0, ip, asr #15
    2280:	600c0006 	andvs	r0, ip, r6
    2284:	9f440013 	svcls	0x00440013
    2288:	000017cc 	andeq	r1, r0, ip, asr #15
    228c:	00001860 	andeq	r1, r0, r0, ror #16
    2290:	64730003 	ldrbtvs	r0, [r3], #-3
    2294:	0018609f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    2298:	00186800 	andseq	r6, r8, r0, lsl #16
    229c:	73000300 	movwvc	r0, #768	; 0x300
    22a0:	18689f68 	stmdane	r8!, {r3, r5, r6, r8, r9, sl, fp, ip, pc}^
    22a4:	186c0000 	stmdane	ip!, {}^	; <UNPREDICTABLE>
    22a8:	00030000 	andeq	r0, r3, r0
    22ac:	6c9f6c73 	ldcvs	12, cr6, [pc], {115}	; 0x73
    22b0:	74000018 	strvc	r0, [r0], #-24	; 0xffffffe8
    22b4:	03000018 	movweq	r0, #24
    22b8:	9f707300 	svcls	0x00707300
    22bc:	00001874 	andeq	r1, r0, r4, ror r8
    22c0:	00001878 	andeq	r1, r0, r8, ror r8
    22c4:	74730003 	ldrbtvc	r0, [r3], #-3
    22c8:	0018789f 	mulseq	r8, pc, r8	; <UNPREDICTABLE>
    22cc:	00187c00 	andseq	r7, r8, r0, lsl #24
    22d0:	72000300 	andvc	r0, r0, #0, 6
    22d4:	18909f74 	ldmne	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, pc}
    22d8:	18b80000 	ldmne	r8!, {}	; <UNPREDICTABLE>
    22dc:	00010000 	andeq	r0, r1, r0
    22e0:	00000052 	andeq	r0, r0, r2, asr r0
    22e4:	00000000 	andeq	r0, r0, r0
    22e8:	0018c400 	andseq	ip, r8, r0, lsl #8
    22ec:	00190400 	andseq	r0, r9, r0, lsl #8
    22f0:	53000100 	movwpl	r0, #256	; 0x100
    22f4:	00001904 	andeq	r1, r0, r4, lsl #18
    22f8:	00001994 	muleq	r0, r4, r9
    22fc:	78730003 	ldmdavc	r3!, {r0, r1}^
    2300:	0019949f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    2304:	0019ac00 	andseq	sl, r9, r0, lsl #24
    2308:	53000100 	movwpl	r0, #256	; 0x100
    230c:	000019ac 	andeq	r1, r0, ip, lsr #19
    2310:	000019c0 	andeq	r1, r0, r0, asr #19
    2314:	7f730003 	svcvc	0x00730003
    2318:	0019c09f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    231c:	0019cf00 	andseq	ip, r9, r0, lsl #30
    2320:	53000100 	movwpl	r0, #256	; 0x100
	...
    232c:	000018c4 	andeq	r1, r0, r4, asr #17
    2330:	00001984 	andeq	r1, r0, r4, lsl #19
    2334:	64720003 	ldrbtvs	r0, [r2], #-3
    2338:	0019849f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    233c:	00199400 	andseq	r9, r9, r0, lsl #8
    2340:	71000300 	mrsvc	r0, LR_irq
    2344:	19a49f64 	stmibne	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
    2348:	19cf0000 	stmibne	pc, {}^	; <UNPREDICTABLE>
    234c:	00010000 	andeq	r0, r1, r0
    2350:	00000051 	andeq	r0, r0, r1, asr r0
    2354:	00000000 	andeq	r0, r0, r0
    2358:	001a1000 	andseq	r1, sl, r0
    235c:	001acc00 	andseq	ip, sl, r0, lsl #24
    2360:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    236c:	00001a10 	andeq	r1, r0, r0, lsl sl
    2370:	00001a18 	andeq	r1, r0, r8, lsl sl
    2374:	9f300002 	svcls	0x00300002
    2378:	00001a18 	andeq	r1, r0, r8, lsl sl
    237c:	00001a20 	andeq	r1, r0, r0, lsr #20
    2380:	20540001 	subscs	r0, r4, r1
    2384:	2400001a 	strcs	r0, [r0], #-26	; 0xffffffe6
    2388:	0300001a 	movweq	r0, #26
    238c:	9f7f7400 	svcls	0x007f7400
    2390:	00001a24 	andeq	r1, r0, r4, lsr #20
    2394:	00001acc 	andeq	r1, r0, ip, asr #21
    2398:	00540001 	subseq	r0, r4, r1
    239c:	00000000 	andeq	r0, r0, r0
    23a0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    23a4:	c400001a 	strgt	r0, [r0], #-26	; 0xffffffe6
    23a8:	0100001b 	tsteq	r0, fp, lsl r0
    23ac:	00005600 	andeq	r5, r0, r0, lsl #12
    23b0:	00000000 	andeq	r0, r0, r0
    23b4:	1ae80000 	bne	ffa023bc <IRQ_STACK_BASE+0xbba023bc>
    23b8:	1af00000 	bne	ffc023c0 <IRQ_STACK_BASE+0xbbc023c0>
    23bc:	00020000 	andeq	r0, r2, r0
    23c0:	1af09f30 	bne	ffc2a088 <IRQ_STACK_BASE+0xbbc2a088>
    23c4:	1af80000 	bne	ffe023cc <IRQ_STACK_BASE+0xbbe023cc>
    23c8:	00010000 	andeq	r0, r1, r0
    23cc:	001af854 	andseq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    23d0:	001afc00 	andseq	pc, sl, r0, lsl #24
    23d4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    23d8:	1afc9f7f 	bne	fff2a1dc <IRQ_STACK_BASE+0xbbf2a1dc>
    23dc:	1b400000 	blne	10023e4 <STACK_SIZE+0x8023e4>
    23e0:	00010000 	andeq	r0, r1, r0
    23e4:	00000054 	andeq	r0, r0, r4, asr r0
    23e8:	00000000 	andeq	r0, r0, r0
    23ec:	001bc800 	andseq	ip, fp, r0, lsl #16
    23f0:	001be400 	andseq	lr, fp, r0, lsl #8
    23f4:	30000200 	andcc	r0, r0, r0, lsl #4
    23f8:	001be49f 	mulseq	fp, pc, r4	; <UNPREDICTABLE>
    23fc:	001c2400 	andseq	r2, ip, r0, lsl #8
    2400:	53000100 	movwpl	r0, #256	; 0x100
    2404:	00001c24 	andeq	r1, r0, r4, lsr #24
    2408:	00001c94 	muleq	r0, r4, ip
    240c:	78730003 	ldmdavc	r3!, {r0, r1}^
    2410:	001c949f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    2414:	001ca800 	andseq	sl, ip, r0, lsl #16
    2418:	53000100 	movwpl	r0, #256	; 0x100
    241c:	00001ca8 	andeq	r1, r0, r8, lsr #25
    2420:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    2424:	7f730003 	svcvc	0x00730003
    2428:	001cb49f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    242c:	001cc400 	andseq	ip, ip, r0, lsl #8
    2430:	53000100 	movwpl	r0, #256	; 0x100
	...
    243c:	00001bc8 	andeq	r1, r0, r8, asr #23
    2440:	00001be4 	andeq	r1, r0, r4, ror #23
    2444:	000c0006 	andeq	r0, ip, r6
    2448:	9f440800 	svcls	0x00440800
    244c:	00001be4 	andeq	r1, r0, r4, ror #23
    2450:	00001c84 	andeq	r1, r0, r4, lsl #25
    2454:	64720003 	ldrbtvs	r0, [r2], #-3
    2458:	001c849f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
    245c:	001c9400 	andseq	r9, ip, r0, lsl #8
    2460:	71000300 	mrsvc	r0, LR_irq
    2464:	1ca09f64 	stcne	15, cr9, [r0], #400	; 0x190
    2468:	1cc80000 	stclne	0, cr0, [r8], {0}
    246c:	00010000 	andeq	r0, r1, r0
    2470:	00000051 	andeq	r0, r0, r1, asr r0
    2474:	00000000 	andeq	r0, r0, r0
    2478:	001cc800 	andseq	ip, ip, r0, lsl #16
    247c:	001cd000 	andseq	sp, ip, r0
    2480:	53000100 	movwpl	r0, #256	; 0x100
    2484:	00001cd0 	ldrdeq	r1, [r0], -r0
    2488:	00001d58 	andeq	r1, r0, r8, asr sp
    248c:	78730003 	ldmdavc	r3!, {r0, r1}^
    2490:	001d7c9f 	mulseq	sp, pc, ip	; <UNPREDICTABLE>
    2494:	001d9000 	andseq	r9, sp, r0
    2498:	53000100 	movwpl	r0, #256	; 0x100
    249c:	00001d90 	muleq	r0, r0, sp
    24a0:	00001da4 	andeq	r1, r0, r4, lsr #27
    24a4:	7f730003 	svcvc	0x00730003
    24a8:	001da49f 	mulseq	sp, pc, r4	; <UNPREDICTABLE>
    24ac:	001db000 	andseq	fp, sp, r0
    24b0:	53000100 	movwpl	r0, #256	; 0x100
	...
    24bc:	00001cc8 	andeq	r1, r0, r8, asr #25
    24c0:	00001d58 	andeq	r1, r0, r8, asr sp
    24c4:	64720003 	ldrbtvs	r0, [r2], #-3
    24c8:	001d589f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    24cc:	001d6000 	andseq	r6, sp, r0
    24d0:	72000300 	andvc	r0, r0, #0, 6
    24d4:	1d609f68 	stclne	15, cr9, [r0, #-416]!	; 0xfffffe60
    24d8:	1d680000 	stclne	0, cr0, [r8, #-0]
    24dc:	00030000 	andeq	r0, r3, r0
    24e0:	689f6c72 	ldmvs	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    24e4:	6c00001d 	stcvs	0, cr0, [r0], {29}
    24e8:	0300001d 	movweq	r0, #29
    24ec:	9f707200 	svcls	0x00707200
    24f0:	00001d6c 	andeq	r1, r0, ip, ror #26
    24f4:	00001d70 	andeq	r1, r0, r0, ror sp
    24f8:	70710003 	rsbsvc	r0, r1, r3
    24fc:	001d889f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    2500:	001db400 	andseq	fp, sp, r0, lsl #8
    2504:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2510:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
    2514:	00001df0 	strdeq	r1, [r0], -r0
    2518:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    251c:	7c00001d 	stcvc	0, cr0, [r0], {29}
    2520:	0300001e 	movweq	r0, #30
    2524:	9f787300 	svcls	0x00787300
    2528:	00001e80 	andeq	r1, r0, r0, lsl #29
    252c:	00001e94 	muleq	r0, r4, lr
    2530:	94530001 	ldrbls	r0, [r3], #-1
    2534:	a800001e 	stmdage	r0, {r1, r2, r3, r4}
    2538:	0300001e 	movweq	r0, #30
    253c:	9f7f7300 	svcls	0x007f7300
    2540:	00001ea8 	andeq	r1, r0, r8, lsr #29
    2544:	00001ec0 	andeq	r1, r0, r0, asr #29
    2548:	00530001 	subseq	r0, r3, r1
    254c:	00000000 	andeq	r0, r0, r0
    2550:	b4000000 	strlt	r0, [r0], #-0
    2554:	7000001d 	andvc	r0, r0, sp, lsl r0
    2558:	0300001e 	movweq	r0, #30
    255c:	9f647200 	svcls	0x00647200
    2560:	00001e70 	andeq	r1, r0, r0, ror lr
    2564:	00001e7c 	andeq	r1, r0, ip, ror lr
    2568:	64710003 	ldrbtvs	r0, [r1], #-3
    256c:	001e8c9f 	mulseq	lr, pc, ip	; <UNPREDICTABLE>
    2570:	001ec000 	andseq	ip, lr, r0
    2574:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2580:	00001ec0 	andeq	r1, r0, r0, asr #29
    2584:	00001ec8 	andeq	r1, r0, r8, asr #29
    2588:	c8510001 	ldmdagt	r1, {r0}^
    258c:	d800001e 	stmdale	r0, {r1, r2, r3, r4}
    2590:	0300001e 	movweq	r0, #30
    2594:	9f7f7100 	svcls	0x007f7100
    2598:	00001ed8 	ldrdeq	r1, [r0], -r8
    259c:	00001ee8 	andeq	r1, r0, r8, ror #29
    25a0:	00510001 	subseq	r0, r1, r1
    25a4:	00000000 	andeq	r0, r0, r0
    25a8:	c0000000 	andgt	r0, r0, r0
    25ac:	f400001e 	vst4.8	{d0-d3}, [r0 :64], lr
    25b0:	0100001e 	tsteq	r0, lr, lsl r0
    25b4:	00005200 	andeq	r5, r0, r0, lsl #4
    25b8:	00000000 	andeq	r0, r0, r0
    25bc:	1ee00000 	cdpne	0, 14, cr0, cr0, cr0, {0}
    25c0:	1ef80000 	cdpne	0, 15, cr0, cr8, cr0, {0}
    25c4:	00020000 	andeq	r0, r2, r0
    25c8:	1ef89f30 	mrcne	15, 7, r9, cr8, cr0, {1}
    25cc:	240c0000 	strcs	r0, [ip], #-0
    25d0:	00020000 	andeq	r0, r2, r0
    25d4:	00009f31 	andeq	r9, r0, r1, lsr pc
    25d8:	00000000 	andeq	r0, r0, r0
    25dc:	1ef80000 	cdpne	0, 15, cr0, cr8, cr0, {0}
    25e0:	1f000000 	svcne	0x00000000
    25e4:	00020000 	andeq	r0, r2, r0
    25e8:	1f009f30 	svcne	0x00009f30
    25ec:	1f080000 	svcne	0x00080000
    25f0:	00010000 	andeq	r0, r1, r0
    25f4:	001f0853 	andseq	r0, pc, r3, asr r8	; <UNPREDICTABLE>
    25f8:	001f9400 	andseq	r9, pc, r0, lsl #8
    25fc:	73000300 	movwvc	r0, #768	; 0x300
    2600:	1fb89f78 	svcne	0x00b89f78
    2604:	1fcc0000 	svcne	0x00cc0000
    2608:	00010000 	andeq	r0, r1, r0
    260c:	001fcc53 	andseq	ip, pc, r3, asr ip	; <UNPREDICTABLE>
    2610:	001fe000 	andseq	lr, pc, r0
    2614:	73000300 	movwvc	r0, #768	; 0x300
    2618:	1fe09f7f 	svcne	0x00e09f7f
    261c:	1fec0000 	svcne	0x00ec0000
    2620:	00010000 	andeq	r0, r1, r0
    2624:	00000053 	andeq	r0, r0, r3, asr r0
    2628:	00000000 	andeq	r0, r0, r0
    262c:	001ef800 	andseq	pc, lr, r0, lsl #16
    2630:	001f0000 	andseq	r0, pc, r0
    2634:	0c000600 	stceq	6, cr0, [r0], {-0}
    2638:	44081104 	strmi	r1, [r8], #-260	; 0xfffffefc
    263c:	001f009f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    2640:	001f9400 	andseq	r9, pc, r0, lsl #8
    2644:	72000300 	andvc	r0, r0, #0, 6
    2648:	1f949f64 	svcne	0x00949f64
    264c:	1f9c0000 	svcne	0x009c0000
    2650:	00030000 	andeq	r0, r3, r0
    2654:	9c9f6872 	ldcls	8, cr6, [pc], {114}	; 0x72
    2658:	a000001f 	andge	r0, r0, pc, lsl r0
    265c:	0300001f 	movweq	r0, #31
    2660:	9f6c7200 	svcls	0x006c7200
    2664:	00001fa0 	andeq	r1, r0, r0, lsr #31
    2668:	00001fa8 	andeq	r1, r0, r8, lsr #31
    266c:	70720003 	rsbsvc	r0, r2, r3
    2670:	001fa89f 	mulseq	pc, pc, r8	; <UNPREDICTABLE>
    2674:	001fac00 	andseq	sl, pc, r0, lsl #24
    2678:	72000300 	andvc	r0, r0, #0, 6
    267c:	1fac9f74 	svcne	0x00ac9f74
    2680:	1fb00000 	svcne	0x00b00000
    2684:	00030000 	andeq	r0, r3, r0
    2688:	c49f7471 	ldrgt	r7, [pc], #1137	; 2690 <ABORT_STACK_SIZE+0x2290>
    268c:	2800001f 	stmdacs	r0, {r0, r1, r2, r3, r4}
    2690:	01000020 	tsteq	r0, r0, lsr #32
    2694:	00005100 	andeq	r5, r0, r0, lsl #2
    2698:	00000000 	andeq	r0, r0, r0
    269c:	21e00000 	mvncs	r0, r0
    26a0:	21e40000 	mvncs	r0, r0
    26a4:	00020000 	andeq	r0, r2, r0
    26a8:	21e49f30 	mvncs	r9, r0, lsr pc
    26ac:	21e80000 	mvncs	r0, r0
    26b0:	00020000 	andeq	r0, r2, r0
    26b4:	21e89f31 	mvncs	r9, r1, lsr pc
    26b8:	21ec0000 	mvncs	r0, r0
    26bc:	00020000 	andeq	r0, r2, r0
    26c0:	21ec9f32 	mvncs	r9, r2, lsr pc
    26c4:	21f00000 	mvnscs	r0, r0
    26c8:	00020000 	andeq	r0, r2, r0
    26cc:	21f09f33 	mvnscs	r9, r3, lsr pc
    26d0:	240c0000 	strcs	r0, [ip], #-0
    26d4:	00020000 	andeq	r0, r2, r0
    26d8:	00009f34 	andeq	r9, r0, r4, lsr pc
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	21e00000 	mvncs	r0, r0
    26e4:	21e40000 	mvncs	r0, r0
    26e8:	00060000 	andeq	r0, r6, r0
    26ec:	0813540c 	ldmdaeq	r3, {r2, r3, sl, ip, lr}
    26f0:	21e49f44 	mvncs	r9, r4, asr #30
    26f4:	21e80000 	mvncs	r0, r0
    26f8:	00060000 	andeq	r0, r6, r0
    26fc:	0813580c 	ldmdaeq	r3, {r2, r3, fp, ip, lr}
    2700:	21e89f44 	mvncs	r9, r4, asr #30
    2704:	21ec0000 	mvncs	r0, r0
    2708:	00060000 	andeq	r0, r6, r0
    270c:	08135c0c 	ldmdaeq	r3, {r2, r3, sl, fp, ip, lr}
    2710:	21ec9f44 	mvncs	r9, r4, asr #30
    2714:	240c0000 	strcs	r0, [ip], #-0
    2718:	00060000 	andeq	r0, r6, r0
    271c:	0813600c 	ldmdaeq	r3, {r2, r3, sp, lr}
    2720:	00009f44 	andeq	r9, r0, r4, asr #30
    2724:	00000000 	andeq	r0, r0, r0
    2728:	1fe80000 	svcne	0x00e80000
    272c:	20340000 	eorscs	r0, r4, r0
    2730:	00020000 	andeq	r0, r2, r0
    2734:	20349f30 	eorscs	r9, r4, r0, lsr pc
    2738:	206c0000 	rsbcs	r0, ip, r0
    273c:	00020000 	andeq	r0, r2, r0
    2740:	206c9f31 	rsbcs	r9, ip, r1, lsr pc
    2744:	20b00000 	adcscs	r0, r0, r0
    2748:	00020000 	andeq	r0, r2, r0
    274c:	20b09f32 	adcscs	r9, r0, r2, lsr pc
    2750:	240c0000 	strcs	r0, [ip], #-0
    2754:	00020000 	andeq	r0, r2, r0
    2758:	00009f34 	andeq	r9, r0, r4, lsr pc
    275c:	00000000 	andeq	r0, r0, r0
    2760:	1fe80000 	svcne	0x00e80000
    2764:	20340000 	eorscs	r0, r4, r0
    2768:	00060000 	andeq	r0, r6, r0
    276c:	0812c40c 	ldmdaeq	r2, {r2, r3, sl, lr, pc}
    2770:	20349f44 	eorscs	r9, r4, r4, asr #30
    2774:	206c0000 	rsbcs	r0, ip, r0
    2778:	00060000 	andeq	r0, r6, r0
    277c:	0812c80c 	ldmdaeq	r2, {r2, r3, fp, lr, pc}
    2780:	206c9f44 	rsbcs	r9, ip, r4, asr #30
    2784:	20b00000 	adcscs	r0, r0, r0
    2788:	00060000 	andeq	r0, r6, r0
    278c:	0812cc0c 	ldmdaeq	r2, {r2, r3, sl, fp, lr, pc}
    2790:	20b09f44 	adcscs	r9, r0, r4, asr #30
    2794:	240c0000 	strcs	r0, [ip], #-0
    2798:	00060000 	andeq	r0, r6, r0
    279c:	0812d00c 	ldmdaeq	r2, {r2, r3, ip, lr, pc}
    27a0:	00009f44 	andeq	r9, r0, r4, asr #30
    27a4:	00000000 	andeq	r0, r0, r0
    27a8:	20b00000 	adcscs	r0, r0, r0
    27ac:	20b40000 	adcscs	r0, r4, r0
    27b0:	00020000 	andeq	r0, r2, r0
    27b4:	20b49f30 	adcscs	r9, r4, r0, lsr pc
    27b8:	240c0000 	strcs	r0, [ip], #-0
    27bc:	00020000 	andeq	r0, r2, r0
    27c0:	00009f34 	andeq	r9, r0, r4, lsr pc
    27c4:	00000000 	andeq	r0, r0, r0
    27c8:	20b00000 	adcscs	r0, r0, r0
    27cc:	20b40000 	adcscs	r0, r4, r0
    27d0:	00060000 	andeq	r0, r6, r0
    27d4:	0812d40c 	ldmdaeq	r2, {r2, r3, sl, ip, lr, pc}
    27d8:	20b49f44 	adcscs	r9, r4, r4, asr #30
    27dc:	240c0000 	strcs	r0, [ip], #-0
    27e0:	00060000 	andeq	r0, r6, r0
    27e4:	0812e00c 	ldmdaeq	r2, {r2, r3, sp, lr, pc}
    27e8:	00009f44 	andeq	r9, r0, r4, asr #30
    27ec:	00000000 	andeq	r0, r0, r0
    27f0:	20b40000 	adcscs	r0, r4, r0
    27f4:	20bc0000 	adcscs	r0, ip, r0
    27f8:	00020000 	andeq	r0, r2, r0
    27fc:	20bc9f30 	adcscs	r9, ip, r0, lsr pc
    2800:	20c40000 	sbccs	r0, r4, r0
    2804:	00020000 	andeq	r0, r2, r0
    2808:	20c49f32 	sbccs	r9, r4, r2, lsr pc
    280c:	240c0000 	strcs	r0, [ip], #-0
    2810:	00020000 	andeq	r0, r2, r0
    2814:	00009f34 	andeq	r9, r0, r4, lsr pc
    2818:	00000000 	andeq	r0, r0, r0
    281c:	20b40000 	adcscs	r0, r4, r0
    2820:	20bc0000 	adcscs	r0, ip, r0
    2824:	00060000 	andeq	r0, r6, r0
    2828:	0812e40c 	ldmdaeq	r2, {r2, r3, sl, sp, lr, pc}
    282c:	20bc9f44 	adcscs	r9, ip, r4, asr #30
    2830:	20c40000 	sbccs	r0, r4, r0
    2834:	00060000 	andeq	r0, r6, r0
    2838:	0812ec0c 	ldmdaeq	r2, {r2, r3, sl, fp, sp, lr, pc}
    283c:	20c49f44 	sbccs	r9, r4, r4, asr #30
    2840:	240c0000 	strcs	r0, [ip], #-0
    2844:	00060000 	andeq	r0, r6, r0
    2848:	0812f00c 	ldmdaeq	r2, {r2, r3, ip, sp, lr, pc}
    284c:	00009f44 	andeq	r9, r0, r4, asr #30
    2850:	00000000 	andeq	r0, r0, r0
    2854:	20c40000 	sbccs	r0, r4, r0
    2858:	210c0000 	mrscs	r0, (UNDEF: 12)
    285c:	00020000 	andeq	r0, r2, r0
    2860:	210c9f31 	tstcs	ip, r1, lsr pc
    2864:	21140000 	tstcs	r4, r0
    2868:	00020000 	andeq	r0, r2, r0
    286c:	21149f32 	tstcs	r4, r2, lsr pc
    2870:	211c0000 	tstcs	ip, r0
    2874:	00020000 	andeq	r0, r2, r0
    2878:	211c9f33 	tstcs	ip, r3, lsr pc
    287c:	240c0000 	strcs	r0, [ip], #-0
    2880:	00020000 	andeq	r0, r2, r0
    2884:	00009f34 	andeq	r9, r0, r4, lsr pc
    2888:	00000000 	andeq	r0, r0, r0
    288c:	20c40000 	sbccs	r0, r4, r0
    2890:	210c0000 	mrscs	r0, (UNDEF: 12)
    2894:	00060000 	andeq	r0, r6, r0
    2898:	0812f80c 	ldmdaeq	r2, {r2, r3, fp, ip, sp, lr, pc}
    289c:	210c9f44 	tstcs	ip, r4, asr #30
    28a0:	21140000 	tstcs	r4, r0
    28a4:	00060000 	andeq	r0, r6, r0
    28a8:	0812fc0c 	ldmdaeq	r2, {r2, r3, sl, fp, ip, sp, lr, pc}
    28ac:	21149f44 	tstcs	r4, r4, asr #30
    28b0:	240c0000 	strcs	r0, [ip], #-0
    28b4:	00060000 	andeq	r0, r6, r0
    28b8:	0813000c 	ldmdaeq	r3, {r2, r3}
    28bc:	00009f44 	andeq	r9, r0, r4, asr #30
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	211c0000 	tstcs	ip, r0
    28c8:	21240000 	teqcs	r4, r0
    28cc:	00020000 	andeq	r0, r2, r0
    28d0:	21249f30 	teqcs	r4, r0, lsr pc
    28d4:	212c0000 	teqcs	ip, r0
    28d8:	00020000 	andeq	r0, r2, r0
    28dc:	212c9f31 	teqcs	ip, r1, lsr pc
    28e0:	213c0000 	teqcs	ip, r0
    28e4:	00020000 	andeq	r0, r2, r0
    28e8:	213c9f33 	teqcs	ip, r3, lsr pc
    28ec:	240c0000 	strcs	r0, [ip], #-0
    28f0:	00020000 	andeq	r0, r2, r0
    28f4:	00009f34 	andeq	r9, r0, r4, lsr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	211c0000 	tstcs	ip, r0
    2900:	21240000 	teqcs	r4, r0
    2904:	00060000 	andeq	r0, r6, r0
    2908:	0813040c 	ldmdaeq	r3, {r2, r3, sl}
    290c:	21249f44 	teqcs	r4, r4, asr #30
    2910:	212c0000 	teqcs	ip, r0
    2914:	00060000 	andeq	r0, r6, r0
    2918:	0813080c 	ldmdaeq	r3, {r2, r3, fp}
    291c:	212c9f44 	teqcs	ip, r4, asr #30
    2920:	240c0000 	strcs	r0, [ip], #-0
    2924:	00060000 	andeq	r0, r6, r0
    2928:	0813100c 	ldmdaeq	r3, {r2, r3, ip}
    292c:	00009f44 	andeq	r9, r0, r4, asr #30
    2930:	00000000 	andeq	r0, r0, r0
    2934:	213c0000 	teqcs	ip, r0
    2938:	21440000 	mrscs	r0, (UNDEF: 68)
    293c:	00020000 	andeq	r0, r2, r0
    2940:	21449f30 	cmpcs	r4, r0, lsr pc
    2944:	214c0000 	mrscs	r0, (UNDEF: 76)
    2948:	00020000 	andeq	r0, r2, r0
    294c:	214c9f31 	cmpcs	ip, r1, lsr pc
    2950:	21540000 	cmpcs	r4, r0
    2954:	00020000 	andeq	r0, r2, r0
    2958:	21549f32 	cmpcs	r4, r2, lsr pc
    295c:	218c0000 	orrcs	r0, ip, r0
    2960:	00020000 	andeq	r0, r2, r0
    2964:	218c9f33 	orrcs	r9, ip, r3, lsr pc
    2968:	240c0000 	strcs	r0, [ip], #-0
    296c:	00020000 	andeq	r0, r2, r0
    2970:	00009f34 	andeq	r9, r0, r4, lsr pc
    2974:	00000000 	andeq	r0, r0, r0
    2978:	213c0000 	teqcs	ip, r0
    297c:	21440000 	mrscs	r0, (UNDEF: 68)
    2980:	00060000 	andeq	r0, r6, r0
    2984:	0813140c 	ldmdaeq	r3, {r2, r3, sl, ip}
    2988:	21449f44 	cmpcs	r4, r4, asr #30
    298c:	214c0000 	mrscs	r0, (UNDEF: 76)
    2990:	00060000 	andeq	r0, r6, r0
    2994:	0813180c 	ldmdaeq	r3, {r2, r3, fp, ip}
    2998:	214c9f44 	cmpcs	ip, r4, asr #30
    299c:	21540000 	cmpcs	r4, r0
    29a0:	00060000 	andeq	r0, r6, r0
    29a4:	08131c0c 	ldmdaeq	r3, {r2, r3, sl, fp, ip}
    29a8:	21549f44 	cmpcs	r4, r4, asr #30
    29ac:	240c0000 	strcs	r0, [ip], #-0
    29b0:	00060000 	andeq	r0, r6, r0
    29b4:	0813200c 	ldmdaeq	r3, {r2, r3, sp}
    29b8:	00009f44 	andeq	r9, r0, r4, asr #30
    29bc:	00000000 	andeq	r0, r0, r0
    29c0:	218c0000 	orrcs	r0, ip, r0
    29c4:	21c40000 	biccs	r0, r4, r0
    29c8:	00020000 	andeq	r0, r2, r0
    29cc:	21c49f31 	biccs	r9, r4, r1, lsr pc
    29d0:	21cc0000 	biccs	r0, ip, r0
    29d4:	00020000 	andeq	r0, r2, r0
    29d8:	21cc9f32 	biccs	r9, ip, r2, lsr pc
    29dc:	21d00000 	bicscs	r0, r0, r0
    29e0:	00020000 	andeq	r0, r2, r0
    29e4:	21d09f33 	bicscs	r9, r0, r3, lsr pc
    29e8:	240c0000 	strcs	r0, [ip], #-0
    29ec:	00020000 	andeq	r0, r2, r0
    29f0:	00009f34 	andeq	r9, r0, r4, lsr pc
    29f4:	00000000 	andeq	r0, r0, r0
    29f8:	218c0000 	orrcs	r0, ip, r0
    29fc:	21c40000 	biccs	r0, r4, r0
    2a00:	00060000 	andeq	r0, r6, r0
    2a04:	0813380c 	ldmdaeq	r3, {r2, r3, fp, ip, sp}
    2a08:	21c49f44 	biccs	r9, r4, r4, asr #30
    2a0c:	21cc0000 	biccs	r0, ip, r0
    2a10:	00060000 	andeq	r0, r6, r0
    2a14:	08133c0c 	ldmdaeq	r3, {r2, r3, sl, fp, ip, sp}
    2a18:	21cc9f44 	biccs	r9, ip, r4, asr #30
    2a1c:	240c0000 	strcs	r0, [ip], #-0
    2a20:	00060000 	andeq	r0, r6, r0
    2a24:	0813400c 	ldmdaeq	r3, {r2, r3, lr}
    2a28:	00009f44 	andeq	r9, r0, r4, asr #30
    2a2c:	00000000 	andeq	r0, r0, r0
    2a30:	21d00000 	bicscs	r0, r0, r0
    2a34:	21d40000 	bicscs	r0, r4, r0
    2a38:	00020000 	andeq	r0, r2, r0
    2a3c:	21d49f30 	bicscs	r9, r4, r0, lsr pc
    2a40:	21d80000 	bicscs	r0, r8, r0
    2a44:	00020000 	andeq	r0, r2, r0
    2a48:	21d89f31 	bicscs	r9, r8, r1, lsr pc
    2a4c:	21dc0000 	bicscs	r0, ip, r0
    2a50:	00020000 	andeq	r0, r2, r0
    2a54:	21dc9f32 	bicscs	r9, ip, r2, lsr pc
    2a58:	21e00000 	mvncs	r0, r0
    2a5c:	00020000 	andeq	r0, r2, r0
    2a60:	21e09f33 	mvncs	r9, r3, lsr pc
    2a64:	240c0000 	strcs	r0, [ip], #-0
    2a68:	00020000 	andeq	r0, r2, r0
    2a6c:	00009f34 	andeq	r9, r0, r4, lsr pc
    2a70:	00000000 	andeq	r0, r0, r0
    2a74:	21d00000 	bicscs	r0, r0, r0
    2a78:	21d40000 	bicscs	r0, r4, r0
    2a7c:	00060000 	andeq	r0, r6, r0
    2a80:	0813440c 	ldmdaeq	r3, {r2, r3, sl, lr}
    2a84:	21d49f44 	bicscs	r9, r4, r4, asr #30
    2a88:	21d80000 	bicscs	r0, r8, r0
    2a8c:	00060000 	andeq	r0, r6, r0
    2a90:	0813480c 	ldmdaeq	r3, {r2, r3, fp, lr}
    2a94:	21d89f44 	bicscs	r9, r8, r4, asr #30
    2a98:	21dc0000 	bicscs	r0, ip, r0
    2a9c:	00060000 	andeq	r0, r6, r0
    2aa0:	08134c0c 	ldmdaeq	r3, {r2, r3, sl, fp, lr}
    2aa4:	21dc9f44 	bicscs	r9, ip, r4, asr #30
    2aa8:	240c0000 	strcs	r0, [ip], #-0
    2aac:	00060000 	andeq	r0, r6, r0
    2ab0:	0813500c 	ldmdaeq	r3, {r2, r3, ip, lr}
    2ab4:	00009f44 	andeq	r9, r0, r4, asr #30
    2ab8:	00000000 	andeq	r0, r0, r0
    2abc:	21f00000 	mvnscs	r0, r0
    2ac0:	21f40000 	mvnscs	r0, r0
    2ac4:	00020000 	andeq	r0, r2, r0
    2ac8:	21f49f30 	mvnscs	r9, r0, lsr pc
    2acc:	21fc0000 	mvnscs	r0, r0
    2ad0:	00010000 	andeq	r0, r1, r0
    2ad4:	0021fc56 	eoreq	pc, r1, r6, asr ip	; <UNPREDICTABLE>
    2ad8:	00228800 	eoreq	r8, r2, r0, lsl #16
    2adc:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2ae0:	22ac9f78 	adccs	r9, ip, #120, 30	; 0x1e0
    2ae4:	22c00000 	sbccs	r0, r0, #0
    2ae8:	00010000 	andeq	r0, r1, r0
    2aec:	0022c056 	eoreq	ip, r2, r6, asr r0
    2af0:	0022d400 	eoreq	sp, r2, r0, lsl #8
    2af4:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2af8:	22d49f7f 	sbcscs	r9, r4, #508	; 0x1fc
    2afc:	22ec0000 	rsccs	r0, ip, #0
    2b00:	00010000 	andeq	r0, r1, r0
    2b04:	00000056 	andeq	r0, r0, r6, asr r0
    2b08:	00000000 	andeq	r0, r0, r0
    2b0c:	0021f000 	eoreq	pc, r1, r0
    2b10:	0021f400 	eoreq	pc, r1, r0, lsl #8
    2b14:	0c000600 	stceq	6, cr0, [r0], {-0}
    2b18:	44081360 	strmi	r1, [r8], #-864	; 0xfffffca0
    2b1c:	0021f49f 	mlaeq	r1, pc, r4, pc	; <UNPREDICTABLE>
    2b20:	00228800 	eoreq	r8, r2, r0, lsl #16
    2b24:	73000300 	movwvc	r0, #768	; 0x300
    2b28:	22889f64 	addcs	r9, r8, #100, 30	; 0x190
    2b2c:	22900000 	addscs	r0, r0, #0
    2b30:	00030000 	andeq	r0, r3, r0
    2b34:	909f6873 	addsls	r6, pc, r3, ror r8	; <UNPREDICTABLE>
    2b38:	94000022 	strls	r0, [r0], #-34	; 0xffffffde
    2b3c:	03000022 	movweq	r0, #34	; 0x22
    2b40:	9f6c7300 	svcls	0x006c7300
    2b44:	00002294 	muleq	r0, r4, r2
    2b48:	0000229c 	muleq	r0, ip, r2
    2b4c:	70730003 	rsbsvc	r0, r3, r3
    2b50:	00229c9f 	mlaeq	r2, pc, ip, r9	; <UNPREDICTABLE>
    2b54:	0022a000 	eoreq	sl, r2, r0
    2b58:	73000300 	movwvc	r0, #768	; 0x300
    2b5c:	22a09f74 	adccs	r9, r0, #116, 30	; 0x1d0
    2b60:	22a40000 	adccs	r0, r4, #0
    2b64:	00030000 	andeq	r0, r3, r0
    2b68:	b89f7472 	ldmlt	pc, {r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
    2b6c:	e0000022 	and	r0, r0, r2, lsr #32
    2b70:	01000022 	tsteq	r0, r2, lsr #32
    2b74:	00005200 	andeq	r5, r0, r0, lsl #4
    2b78:	00000000 	andeq	r0, r0, r0
    2b7c:	22ec0000 	rsccs	r0, ip, #0
    2b80:	232c0000 	teqcs	ip, #0
    2b84:	00010000 	andeq	r0, r1, r0
    2b88:	00232c53 	eoreq	r2, r3, r3, asr ip
    2b8c:	0023bc00 	eoreq	fp, r3, r0, lsl #24
    2b90:	73000300 	movwvc	r0, #768	; 0x300
    2b94:	23bc9f78 			; <UNDEFINED> instruction: 0x23bc9f78
    2b98:	23d40000 	bicscs	r0, r4, #0
    2b9c:	00010000 	andeq	r0, r1, r0
    2ba0:	0023d453 	eoreq	sp, r3, r3, asr r4
    2ba4:	0023e800 	eoreq	lr, r3, r0, lsl #16
    2ba8:	73000300 	movwvc	r0, #768	; 0x300
    2bac:	23e89f7f 	mvncs	r9, #508	; 0x1fc
    2bb0:	23f70000 	mvnscs	r0, #0
    2bb4:	00010000 	andeq	r0, r1, r0
    2bb8:	00000053 	andeq	r0, r0, r3, asr r0
    2bbc:	00000000 	andeq	r0, r0, r0
    2bc0:	0022ec00 	eoreq	lr, r2, r0, lsl #24
    2bc4:	0023ac00 	eoreq	sl, r3, r0, lsl #24
    2bc8:	72000300 	andvc	r0, r0, #0, 6
    2bcc:	23ac9f64 			; <UNDEFINED> instruction: 0x23ac9f64
    2bd0:	23bc0000 			; <UNDEFINED> instruction: 0x23bc0000
    2bd4:	00030000 	andeq	r0, r3, r0
    2bd8:	cc9f6471 	cfldrsgt	mvf6, [pc], {113}	; 0x71
    2bdc:	f7000023 			; <UNDEFINED> instruction: 0xf7000023
    2be0:	01000023 	tsteq	r0, r3, lsr #32
    2be4:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2bf0:	00100000 	andseq	r0, r0, r0
    2bf4:	00010000 	andeq	r0, r1, r0
    2bf8:	00001050 	andeq	r1, r0, r0, asr r0
    2bfc:	00001800 	andeq	r1, r0, r0, lsl #16
    2c00:	f3000400 	vshl.u8	d0, d0, d0
    2c04:	009f5001 	addseq	r5, pc, r1
    2c08:	00000000 	andeq	r0, r0, r0
    2c0c:	2c000000 	stccs	0, cr0, [r0], {-0}
    2c10:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2c14:	01000000 	mrseq	r0, (UNDEF: 0)
    2c18:	00385000 	eorseq	r5, r8, r0
    2c1c:	00440000 	subeq	r0, r4, r0
    2c20:	00040000 	andeq	r0, r4, r0
    2c24:	9f5001f3 	svcls	0x005001f3
	...
    2c30:	00000044 	andeq	r0, r0, r4, asr #32
    2c34:	0000005c 	andeq	r0, r0, ip, asr r0
    2c38:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
    2c3c:	74000000 	strvc	r0, [r0], #-0
    2c40:	04000000 	streq	r0, [r0], #-0
    2c44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c48:	0000749f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2c4c:	00008400 	andeq	r8, r0, r0, lsl #8
    2c50:	51000100 	mrspl	r0, (UNDEF: 16)
    2c54:	00000084 	andeq	r0, r0, r4, lsl #1
    2c58:	00000090 	muleq	r0, r0, r0
    2c5c:	01f30004 	mvnseq	r0, r4
    2c60:	00009f51 	andeq	r9, r0, r1, asr pc
    2c64:	00000000 	andeq	r0, r0, r0
    2c68:	00900000 	addseq	r0, r0, r0
    2c6c:	00a80000 	adceq	r0, r8, r0
    2c70:	00010000 	andeq	r0, r1, r0
    2c74:	0000a851 	andeq	sl, r0, r1, asr r8
    2c78:	0000c000 	andeq	ip, r0, r0
    2c7c:	f3000400 	vshl.u8	d0, d0, d0
    2c80:	c09f5101 	addsgt	r5, pc, r1, lsl #2
    2c84:	d0000000 	andle	r0, r0, r0
    2c88:	01000000 	mrseq	r0, (UNDEF: 0)
    2c8c:	00d05100 	sbcseq	r5, r0, r0, lsl #2
    2c90:	00dc0000 	sbcseq	r0, ip, r0
    2c94:	00040000 	andeq	r0, r4, r0
    2c98:	9f5101f3 	svcls	0x005101f3
	...
    2ca4:	000000dc 	ldrdeq	r0, [r0], -ip
    2ca8:	000000f4 	strdeq	r0, [r0], -r4
    2cac:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    2cb0:	1c000000 	stcne	0, cr0, [r0], {-0}
    2cb4:	04000001 	streq	r0, [r0], #-1
    2cb8:	5001f300 	andpl	pc, r1, r0, lsl #6
    2cbc:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2cc0:	00014400 	andeq	r4, r1, r0, lsl #8
    2cc4:	50000100 	andpl	r0, r0, r0, lsl #2
    2cc8:	00000144 	andeq	r0, r0, r4, asr #2
    2ccc:	00000160 	andeq	r0, r0, r0, ror #2
    2cd0:	01f30004 	mvnseq	r0, r4
    2cd4:	00009f50 	andeq	r9, r0, r0, asr pc
    2cd8:	00000000 	andeq	r0, r0, r0
    2cdc:	00dc0000 	sbcseq	r0, ip, r0
    2ce0:	00fc0000 	rscseq	r0, ip, r0
    2ce4:	00010000 	andeq	r0, r1, r0
    2ce8:	0000fc51 	andeq	pc, r0, r1, asr ip	; <UNPREDICTABLE>
    2cec:	00011c00 	andeq	r1, r1, r0, lsl #24
    2cf0:	f3000400 	vshl.u8	d0, d0, d0
    2cf4:	1c9f5101 	ldfnes	f5, [pc], {1}
    2cf8:	3c000001 	stccc	0, cr0, [r0], {1}
    2cfc:	01000001 	tsteq	r0, r1
    2d00:	013c5100 	teqeq	ip, r0, lsl #2
    2d04:	01600000 	cmneq	r0, r0
    2d08:	00040000 	andeq	r0, r4, r0
    2d0c:	9f5101f3 	svcls	0x005101f3
	...
    2d18:	000000dc 	ldrdeq	r0, [r0], -ip
    2d1c:	00000110 	andeq	r0, r0, r0, lsl r1
    2d20:	10520001 	subsne	r0, r2, r1
    2d24:	1c000001 	stcne	0, cr0, [r0], {1}
    2d28:	04000001 	streq	r0, [r0], #-1
    2d2c:	5201f300 	andpl	pc, r1, #0, 6
    2d30:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    2d34:	00015400 	andeq	r5, r1, r0, lsl #8
    2d38:	52000100 	andpl	r0, r0, #0, 2
    2d3c:	00000154 	andeq	r0, r0, r4, asr r1
    2d40:	00000160 	andeq	r0, r0, r0, ror #2
    2d44:	01f30004 	mvnseq	r0, r4
    2d48:	00009f52 	andeq	r9, r0, r2, asr pc
    2d4c:	00000000 	andeq	r0, r0, r0
    2d50:	01600000 	cmneq	r0, r0
    2d54:	01780000 	cmneq	r8, r0
    2d58:	00010000 	andeq	r0, r1, r0
    2d5c:	00017850 	andeq	r7, r1, r0, asr r8
    2d60:	0001a400 	andeq	sl, r1, r0, lsl #8
    2d64:	f3000400 	vshl.u8	d0, d0, d0
    2d68:	a49f5001 	ldrge	r5, [pc], #1	; 2d70 <ABORT_STACK_SIZE+0x2970>
    2d6c:	d0000001 	andle	r0, r0, r1
    2d70:	01000001 	tsteq	r0, r1
    2d74:	01d05000 	bicseq	r5, r0, r0
    2d78:	01ec0000 	mvneq	r0, r0
    2d7c:	00040000 	andeq	r0, r4, r0
    2d80:	9f5001f3 	svcls	0x005001f3
	...
    2d8c:	00000160 	andeq	r0, r0, r0, ror #2
    2d90:	00000180 	andeq	r0, r0, r0, lsl #3
    2d94:	80510001 	subshi	r0, r1, r1
    2d98:	a4000001 	strge	r0, [r0], #-1
    2d9c:	04000001 	streq	r0, [r0], #-1
    2da0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2da4:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    2da8:	0001c400 	andeq	ip, r1, r0, lsl #8
    2dac:	51000100 	mrspl	r0, (UNDEF: 16)
    2db0:	000001c4 	andeq	r0, r0, r4, asr #3
    2db4:	000001ec 	andeq	r0, r0, ip, ror #3
    2db8:	01f30004 	mvnseq	r0, r4
    2dbc:	00009f51 	andeq	r9, r0, r1, asr pc
    2dc0:	00000000 	andeq	r0, r0, r0
    2dc4:	01600000 	cmneq	r0, r0
    2dc8:	018c0000 	orreq	r0, ip, r0
    2dcc:	00010000 	andeq	r0, r1, r0
    2dd0:	00018c52 	andeq	r8, r1, r2, asr ip
    2dd4:	0001a400 	andeq	sl, r1, r0, lsl #8
    2dd8:	f3000400 	vshl.u8	d0, d0, d0
    2ddc:	a49f5201 	ldrge	r5, [pc], #513	; 2de4 <ABORT_STACK_SIZE+0x29e4>
    2de0:	c8000001 	stmdagt	r0, {r0}
    2de4:	01000001 	tsteq	r0, r1
    2de8:	01c85200 	biceq	r5, r8, r0, lsl #4
    2dec:	01ec0000 	mvneq	r0, r0
    2df0:	00040000 	andeq	r0, r4, r0
    2df4:	9f5201f3 	svcls	0x005201f3
	...
    2e00:	000001ec 	andeq	r0, r0, ip, ror #3
    2e04:	00000204 	andeq	r0, r0, r4, lsl #4
    2e08:	04500001 	ldrbeq	r0, [r0], #-1
    2e0c:	18000002 	stmdane	r0, {r1}
    2e10:	04000002 	streq	r0, [r0], #-2
    2e14:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e18:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2e1c:	00023400 	andeq	r3, r2, r0, lsl #8
    2e20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2e2c:	000001ec 	andeq	r0, r0, ip, ror #3
    2e30:	0000020c 	andeq	r0, r0, ip, lsl #4
    2e34:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    2e38:	18000002 	stmdane	r0, {r1}
    2e3c:	04000002 	streq	r0, [r0], #-2
    2e40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e44:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2e48:	00022800 	andeq	r2, r2, r0, lsl #16
    2e4c:	51000100 	mrspl	r0, (UNDEF: 16)
    2e50:	00000228 	andeq	r0, r0, r8, lsr #4
    2e54:	00000234 	andeq	r0, r0, r4, lsr r2
    2e58:	01f30004 	mvnseq	r0, r4
    2e5c:	00009f51 	andeq	r9, r0, r1, asr pc
    2e60:	00000000 	andeq	r0, r0, r0
    2e64:	02340000 	eorseq	r0, r4, #0
    2e68:	02400000 	subeq	r0, r0, #0
    2e6c:	00010000 	andeq	r0, r1, r0
    2e70:	00024050 	andeq	r4, r2, r0, asr r0
    2e74:	00025000 	andeq	r5, r2, r0
    2e78:	f3000400 	vshl.u8	d0, d0, d0
    2e7c:	009f5001 	addseq	r5, pc, r1
    2e80:	00000000 	andeq	r0, r0, r0
    2e84:	50000000 	andpl	r0, r0, r0
    2e88:	5c000002 	stcpl	0, cr0, [r0], {2}
    2e8c:	01000002 	tsteq	r0, r2
    2e90:	025c5000 	subseq	r5, ip, #0
    2e94:	02680000 	rsbeq	r0, r8, #0
    2e98:	00040000 	andeq	r0, r4, r0
    2e9c:	9f5001f3 	svcls	0x005001f3
	...
    2ea8:	00000268 	andeq	r0, r0, r8, ror #4
    2eac:	00000278 	andeq	r0, r0, r8, ror r2
    2eb0:	78500001 	ldmdavc	r0, {r0}^
    2eb4:	80000002 	andhi	r0, r0, r2
    2eb8:	04000002 	streq	r0, [r0], #-2
    2ebc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ec0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00026800 	andeq	r6, r2, r0, lsl #16
    2ecc:	00026c00 	andeq	r6, r2, r0, lsl #24
    2ed0:	52000100 	andpl	r0, r0, #0, 2
    2ed4:	0000026c 	andeq	r0, r0, ip, ror #4
    2ed8:	00000280 	andeq	r0, r0, r0, lsl #5
    2edc:	01f30004 	mvnseq	r0, r4
    2ee0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2eec:	00280000 	eoreq	r0, r8, r0
    2ef0:	00010000 	andeq	r0, r1, r0
    2ef4:	00002850 	andeq	r2, r0, r0, asr r8
    2ef8:	0007c400 	andeq	ip, r7, r0, lsl #8
    2efc:	f3000400 	vshl.u8	d0, d0, d0
    2f00:	009f5001 	addseq	r5, pc, r1
	...
    2f0c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2f10:	01000000 	mrseq	r0, (UNDEF: 0)
    2f14:	00085100 	andeq	r5, r8, r0, lsl #2
    2f18:	07c40000 	strbeq	r0, [r4, r0]
    2f1c:	00040000 	andeq	r0, r4, r0
    2f20:	9f5101f3 	svcls	0x005101f3
	...
    2f30:	00000030 	andeq	r0, r0, r0, lsr r0
    2f34:	30520001 	subscc	r0, r2, r1
    2f38:	c4000000 	strgt	r0, [r0], #-0
    2f3c:	04000007 	streq	r0, [r0], #-7
    2f40:	5201f300 	andpl	pc, r1, #0, 6
    2f44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f50:	00001400 	andeq	r1, r0, r0, lsl #8
    2f54:	53000100 	movwpl	r0, #256	; 0x100
    2f58:	00000014 	andeq	r0, r0, r4, lsl r0
    2f5c:	000007c4 	andeq	r0, r0, r4, asr #15
    2f60:	01f30004 	mvnseq	r0, r4
    2f64:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    2f70:	00040000 	andeq	r0, r4, r0
    2f74:	00020000 	andeq	r0, r2, r0
    2f78:	00040091 	muleq	r4, r1, r0
    2f7c:	003f0000 	eorseq	r0, pc, r0
    2f80:	00020000 	andeq	r0, r2, r0
    2f84:	003f007c 	eorseq	r0, pc, ip, ror r0	; <UNPREDICTABLE>
    2f88:	07c40000 	strbeq	r0, [r4, r0]
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00000091 	muleq	r0, r1, r0
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00400000 	subeq	r0, r0, r0
    2f9c:	00880000 	addeq	r0, r8, r0
    2fa0:	00020000 	andeq	r0, r2, r0
    2fa4:	00889f30 	addeq	r9, r8, r0, lsr pc
    2fa8:	04fc0000 	ldrbteq	r0, [ip], #0
    2fac:	00030000 	andeq	r0, r3, r0
    2fb0:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    2fb4:	04000004 	streq	r0, [r0], #-4
    2fb8:	01000005 	tsteq	r0, r5
    2fbc:	05045c00 	streq	r5, [r4, #-3072]	; 0xfffff400
    2fc0:	06fc0000 	ldrbteq	r0, [ip], r0
    2fc4:	00030000 	andeq	r0, r3, r0
    2fc8:	fc7d8c91 	ldc2l	12, cr8, [sp], #-580	; 0xfffffdbc
    2fcc:	00000006 	andeq	r0, r0, r6
    2fd0:	01000007 	tsteq	r0, r7
    2fd4:	07005400 	streq	r5, [r0, -r0, lsl #8]
    2fd8:	07c40000 	strbeq	r0, [r4, r0]
    2fdc:	00030000 	andeq	r0, r3, r0
    2fe0:	007d8c91 			; <UNDEFINED> instruction: 0x007d8c91
    2fe4:	00000000 	andeq	r0, r0, r0
    2fe8:	40000000 	andmi	r0, r0, r0
    2fec:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2ff0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ff4:	005c5400 	subseq	r5, ip, r0, lsl #8
    2ff8:	00880000 	addeq	r0, r8, r0
    2ffc:	00030000 	andeq	r0, r3, r0
    3000:	887d9c91 	ldmdahi	sp!, {r0, r4, r7, sl, fp, ip, pc}^
    3004:	a0000000 	andge	r0, r0, r0
    3008:	01000000 	mrseq	r0, (UNDEF: 0)
    300c:	00a05100 	adceq	r5, r0, r0, lsl #2
    3010:	00b80000 	adcseq	r0, r8, r0
    3014:	00010000 	andeq	r0, r1, r0
    3018:	0000b858 	andeq	fp, r0, r8, asr r8
    301c:	0000c400 	andeq	ip, r0, r0, lsl #8
    3020:	51000100 	mrspl	r0, (UNDEF: 16)
    3024:	000000c4 	andeq	r0, r0, r4, asr #1
    3028:	000004fc 	strdeq	r0, [r0], -ip
    302c:	e0910003 	adds	r0, r1, r3
    3030:	0004fc7c 	andeq	pc, r4, ip, ror ip	; <UNPREDICTABLE>
    3034:	00050c00 	andeq	r0, r5, r0, lsl #24
    3038:	51000100 	mrspl	r0, (UNDEF: 16)
    303c:	0000050c 	andeq	r0, r0, ip, lsl #10
    3040:	00000534 	andeq	r0, r0, r4, lsr r5
    3044:	34580001 	ldrbcc	r0, [r8], #-1
    3048:	00000005 	andeq	r0, r0, r5
    304c:	03000007 	movweq	r0, #7
    3050:	7d949100 	ldfvcd	f1, [r4]
    3054:	00000700 	andeq	r0, r0, r0, lsl #14
    3058:	000007c4 	andeq	r0, r0, r4, asr #15
    305c:	e0910003 	adds	r0, r1, r3
    3060:	0000007c 	andeq	r0, r0, ip, ror r0
    3064:	00000000 	andeq	r0, r0, r0
    3068:	0000a000 	andeq	sl, r0, r0
    306c:	0000a400 	andeq	sl, r0, r0, lsl #8
    3070:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    3074:	000000a4 	andeq	r0, r0, r4, lsr #1
    3078:	000000b8 	strheq	r0, [r0], -r8
    307c:	00750005 	rsbseq	r0, r5, r5
    3080:	b89f2438 	ldmlt	pc, {r3, r4, r5, sl, sp}	; <UNPREDICTABLE>
    3084:	cc000000 	stcgt	0, cr0, [r0], {-0}
    3088:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    308c:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    3090:	21007224 	tstcs	r0, r4, lsr #4
    3094:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    3098:	0000d800 	andeq	sp, r0, r0, lsl #16
    309c:	52000100 	andpl	r0, r0, #0, 2
    30a0:	0000050c 	andeq	r0, r0, ip, lsl #10
    30a4:	0000052c 	andeq	r0, r0, ip, lsr #10
    30a8:	00550001 	subseq	r0, r5, r1
    30ac:	00000000 	andeq	r0, r0, r0
    30b0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    30b4:	04000000 	streq	r0, [r0], #-0
    30b8:	02000005 	andeq	r0, r0, #5
    30bc:	009f3000 	addseq	r3, pc, r0
    30c0:	c4000007 	strgt	r0, [r0], #-7
    30c4:	02000007 	andeq	r0, r0, #7
    30c8:	009f3000 	addseq	r3, pc, r0
    30cc:	00000000 	andeq	r0, r0, r0
    30d0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    30d4:	04000000 	streq	r0, [r0], #-0
    30d8:	04000005 	streq	r0, [r0], #-5
    30dc:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    30e0:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    30e4:	0007c400 	andeq	ip, r7, r0, lsl #8
    30e8:	0a000400 	beq	40f0 <SVC_STACK_SIZE+0xf0>
    30ec:	009fffff 			; <UNDEFINED> instruction: 0x009fffff
    30f0:	00000000 	andeq	r0, r0, r0
    30f4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    30f8:	04000000 	streq	r0, [r0], #-0
    30fc:	02000005 	andeq	r0, r0, #5
    3100:	009f3300 	addseq	r3, pc, r0, lsl #6
    3104:	c4000007 	strgt	r0, [r0], #-7
    3108:	02000007 	andeq	r0, r0, #7
    310c:	009f3300 	addseq	r3, pc, r0, lsl #6
    3110:	00000000 	andeq	r0, r0, r0
    3114:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3118:	cc000000 	stcgt	0, cr0, [r0], {-0}
    311c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3120:	38007500 	stmdacc	r0, {r8, sl, ip, sp, lr}
    3124:	21007224 	tstcs	r0, r4, lsr #4
    3128:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    312c:	0000d800 	andeq	sp, r0, r0, lsl #16
    3130:	52000100 	andpl	r0, r0, #0, 2
    3134:	000000f8 	strdeq	r0, [r0], -r8
    3138:	00000108 	andeq	r0, r0, r8, lsl #2
    313c:	00530001 	subseq	r0, r3, r1
    3140:	00000000 	andeq	r0, r0, r0
    3144:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3148:	fc000000 	stc2	0, cr0, [r0], {-0}
    314c:	03000004 	movweq	r0, #4
    3150:	7d8c9100 	stfvcd	f1, [ip]
    3154:	00000700 	andeq	r0, r0, r0, lsl #14
    3158:	000007c4 	andeq	r0, r0, r4, asr #15
    315c:	8c910003 	ldchi	0, cr0, [r1], {3}
    3160:	0000007d 	andeq	r0, r0, sp, ror r0
    3164:	00000000 	andeq	r0, r0, r0
    3168:	0000e800 	andeq	lr, r0, r0, lsl #16
    316c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3170:	72001000 	andvc	r1, r0, #0
    3174:	03243100 	teqeq	r4, #0, 2
    3178:	4000f7e0 	andmi	pc, r0, r0, ror #15
    317c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3180:	1c9f1aff 	vldmiane	pc, {s2-s256}
    3184:	78000001 	stmdavc	r0, {r0}
    3188:	01000001 	tsteq	r0, r1
    318c:	07005300 	streq	r5, [r0, -r0, lsl #6]
    3190:	07700000 	ldrbeq	r0, [r0, -r0]!
    3194:	00010000 	andeq	r0, r1, r0
    3198:	00000053 	andeq	r0, r0, r3, asr r0
    319c:	00000000 	andeq	r0, r0, r0
    31a0:	0000e800 	andeq	lr, r0, r0, lsl #16
    31a4:	0000ec00 	andeq	lr, r0, r0, lsl #24
    31a8:	72001000 	andvc	r1, r0, #0
    31ac:	03243100 	teqeq	r4, #0, 2
    31b0:	4000f7e1 	andmi	pc, r0, r1, ror #15
    31b4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    31b8:	1c9f1aff 	vldmiane	pc, {s2-s256}
    31bc:	48000001 	stmdami	r0, {r0}
    31c0:	01000001 	tsteq	r0, r1
    31c4:	07005200 	streq	r5, [r0, -r0, lsl #4]
    31c8:	071c0000 	ldreq	r0, [ip, -r0]
    31cc:	00010000 	andeq	r0, r1, r0
    31d0:	00000052 	andeq	r0, r0, r2, asr r0
    31d4:	00000000 	andeq	r0, r0, r0
    31d8:	00011c00 	andeq	r1, r1, r0, lsl #24
    31dc:	0001b800 	andeq	fp, r1, r0, lsl #16
    31e0:	76000600 	strvc	r0, [r0], -r0, lsl #12
    31e4:	1aff0800 	bne	fffc51ec <IRQ_STACK_BASE+0xbbfc51ec>
    31e8:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    31ec:	00072800 	andeq	r2, r7, r0, lsl #16
    31f0:	76000600 	strvc	r0, [r0], -r0, lsl #12
    31f4:	1aff0800 	bne	fffc51fc <IRQ_STACK_BASE+0xbbfc51fc>
    31f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    31fc:	00000000 	andeq	r0, r0, r0
    3200:	00012800 	andeq	r2, r1, r0, lsl #16
    3204:	00014000 	andeq	r4, r1, r0
    3208:	72001700 	andvc	r1, r0, #0, 14
    320c:	6a480300 	bvs	1203e14 <STACK_SIZE+0xa03e14>
    3210:	94224001 	strtls	r4, [r2], #-1
    3214:	1aff0801 	bne	fffc5220 <IRQ_STACK_BASE+0xbbfc5220>
    3218:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    321c:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    3220:	01409f22 	cmpeq	r0, r2, lsr #30
    3224:	01480000 	mrseq	r0, (UNDEF: 72)
    3228:	00080000 	andeq	r0, r8, r0
    322c:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    3230:	9f220070 	svcls	0x00220070
    3234:	00000700 	andeq	r0, r0, r0, lsl #14
    3238:	00000714 	andeq	r0, r0, r4, lsl r7
    323c:	00720017 	rsbseq	r0, r2, r7, lsl r0
    3240:	016a6003 	cmneq	sl, r3
    3244:	01942240 	orrseq	r2, r4, r0, asr #4
    3248:	0a1aff08 	beq	6c2e70 <IRQ_STACK_SIZE+0x6bae70>
    324c:	731e0280 	tstvc	lr, #128, 4
    3250:	22243500 	eorcs	r3, r4, #0, 10
    3254:	0007149f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
    3258:	00071c00 	andeq	r1, r7, r0, lsl #24
    325c:	72000800 	andvc	r0, r0, #0, 16
    3260:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3264:	009f2200 	addseq	r2, pc, r0, lsl #4
    3268:	00000000 	andeq	r0, r0, r0
    326c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3270:	40000001 	andmi	r0, r0, r1
    3274:	02000001 	andeq	r0, r0, #1
    3278:	009f3000 	addseq	r3, pc, r0
    327c:	14000007 	strne	r0, [r0], #-7
    3280:	02000007 	andeq	r0, r0, #7
    3284:	009f3000 	addseq	r3, pc, r0
    3288:	00000000 	andeq	r0, r0, r0
    328c:	04000000 	streq	r0, [r0], #-0
    3290:	48000002 	stmdami	r0, {r1}
    3294:	02000002 	andeq	r0, r0, #2
    3298:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    329c:	60000002 	andvs	r0, r0, r2
    32a0:	0b000002 	bleq	32b0 <ABORT_STACK_SIZE+0x2eb0>
    32a4:	7d909100 	ldfvcd	f1, [r0]
    32a8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    32ac:	9f55231c 	svcls	0x0055231c
    32b0:	000004c0 	andeq	r0, r0, r0, asr #9
    32b4:	00000504 	andeq	r0, r0, r4, lsl #10
    32b8:	9091000b 	addsls	r0, r1, fp
    32bc:	9101947d 	tstls	r1, sp, ror r4
    32c0:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    32c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32c8:	00000000 	andeq	r0, r0, r0
    32cc:	0001b800 	andeq	fp, r1, r0, lsl #16
    32d0:	00020400 	andeq	r0, r2, r0, lsl #8
    32d4:	30000200 	andcc	r0, r0, r0, lsl #4
    32d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32dc:	00000000 	andeq	r0, r0, r0
    32e0:	00027800 	andeq	r7, r2, r0, lsl #16
    32e4:	0002b000 	andeq	fp, r2, r0
    32e8:	30000200 	andcc	r0, r0, r0, lsl #4
    32ec:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    32f0:	0002cc00 	andeq	ip, r2, r0, lsl #24
    32f4:	31000200 	mrscc	r0, R8_usr
    32f8:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    32fc:	0002ec00 	andeq	lr, r2, r0, lsl #24
    3300:	32000200 	andcc	r0, r0, #0, 4
    3304:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3308:	00030c00 	andeq	r0, r3, r0, lsl #24
    330c:	30000200 	andcc	r0, r0, r0, lsl #4
    3310:	00030c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    3314:	00032800 	andeq	r2, r3, r0, lsl #16
    3318:	31000200 	mrscc	r0, R8_usr
    331c:	0003289f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    3320:	00034800 	andeq	r4, r3, r0, lsl #16
    3324:	32000200 	andcc	r0, r0, #0, 4
    3328:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    332c:	00037000 	andeq	r7, r3, r0
    3330:	30000200 	andcc	r0, r0, r0, lsl #4
    3334:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3338:	00039000 	andeq	r9, r3, r0
    333c:	31000200 	mrscc	r0, R8_usr
    3340:	0003909f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3344:	0003b800 	andeq	fp, r3, r0, lsl #16
    3348:	32000200 	andcc	r0, r0, #0, 4
    334c:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    3350:	0003d400 	andeq	sp, r3, r0, lsl #8
    3354:	30000200 	andcc	r0, r0, r0, lsl #4
    3358:	0003d49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    335c:	0003f000 	andeq	pc, r3, r0
    3360:	31000200 	mrscc	r0, R8_usr
    3364:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3368:	00040c00 	andeq	r0, r4, r0, lsl #24
    336c:	32000200 	andcc	r0, r0, #0, 4
    3370:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3374:	00042800 	andeq	r2, r4, r0, lsl #16
    3378:	30000200 	andcc	r0, r0, r0, lsl #4
    337c:	0004289f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    3380:	00044400 	andeq	r4, r4, r0, lsl #8
    3384:	31000200 	mrscc	r0, R8_usr
    3388:	0004449f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    338c:	00046000 	andeq	r6, r4, r0
    3390:	32000200 	andcc	r0, r0, #0, 4
    3394:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3398:	00048000 	andeq	r8, r4, r0
    339c:	30000200 	andcc	r0, r0, r0, lsl #4
    33a0:	0004809f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    33a4:	0004a000 	andeq	sl, r4, r0
    33a8:	31000200 	mrscc	r0, R8_usr
    33ac:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    33b0:	0004c000 	andeq	ip, r4, r0
    33b4:	32000200 	andcc	r0, r0, #0, 4
    33b8:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    33bc:	00050400 	andeq	r0, r5, r0, lsl #8
    33c0:	33000200 	movwcc	r0, #512	; 0x200
    33c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    33c8:	00000000 	andeq	r0, r0, r0
    33cc:	00027800 	andeq	r7, r2, r0, lsl #16
    33d0:	0002ec00 	andeq	lr, r2, r0, lsl #24
    33d4:	30000200 	andcc	r0, r0, r0, lsl #4
    33d8:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    33dc:	00034800 	andeq	r4, r3, r0, lsl #16
    33e0:	31000200 	mrscc	r0, R8_usr
    33e4:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    33e8:	0003b800 	andeq	fp, r3, r0, lsl #16
    33ec:	32000200 	andcc	r0, r0, #0, 4
    33f0:	0003b89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    33f4:	00040c00 	andeq	r0, r4, r0, lsl #24
    33f8:	30000200 	andcc	r0, r0, r0, lsl #4
    33fc:	00040c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3400:	00046000 	andeq	r6, r4, r0
    3404:	31000200 	mrscc	r0, R8_usr
    3408:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    340c:	0004c000 	andeq	ip, r4, r0
    3410:	32000200 	andcc	r0, r0, #0, 4
    3414:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    3418:	00050400 	andeq	r0, r5, r0, lsl #8
    341c:	33000200 	movwcc	r0, #512	; 0x200
    3420:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3424:	00000000 	andeq	r0, r0, r0
    3428:	00027800 	andeq	r7, r2, r0, lsl #16
    342c:	0003bc00 	andeq	fp, r3, r0, lsl #24
    3430:	52000100 	andpl	r0, r0, #0, 2
    3434:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    3438:	00000504 	andeq	r0, r0, r4, lsl #10
    343c:	90910012 	addsls	r0, r1, r2, lsl r0
    3440:	0194067d 	orrseq	r0, r4, sp, ror r6
    3444:	911aff08 	tstls	sl, r8, lsl #30
    3448:	1a067d88 	bne	1a2a70 <IRQ_STACK_SIZE+0x19aa70>
    344c:	9f1f2e30 	svcls	0x001f2e30
	...
    3458:	00000278 	andeq	r0, r0, r8, ror r2
    345c:	000002ec 	andeq	r0, r0, ip, ror #5
    3460:	ec590001 	mrrc	0, 0, r0, r9, cr1
    3464:	48000002 	stmdami	r0, {r1}
    3468:	03000003 	movweq	r0, #3
    346c:	9f017900 	svcls	0x00017900
    3470:	00000348 	andeq	r0, r0, r8, asr #6
    3474:	000004cc 	andeq	r0, r0, ip, asr #9
    3478:	02790003 	rsbseq	r0, r9, #3
    347c:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3480:	00050400 	andeq	r0, r5, r0, lsl #8
    3484:	79000300 	stmdbvc	r0, {r8, r9}
    3488:	00009f7f 	andeq	r9, r0, pc, ror pc
    348c:	00000000 	andeq	r0, r0, r0
    3490:	02780000 	rsbseq	r0, r8, #0
    3494:	02b00000 	adcseq	r0, r0, #0
    3498:	00030000 	andeq	r0, r3, r0
    349c:	b09f6876 	addslt	r6, pc, r6, ror r8	; <UNPREDICTABLE>
    34a0:	cc000002 	stcgt	0, cr0, [r0], {2}
    34a4:	03000002 	movweq	r0, #2
    34a8:	9f697600 	svcls	0x00697600
    34ac:	000002cc 	andeq	r0, r0, ip, asr #5
    34b0:	000002ec 	andeq	r0, r0, ip, ror #5
    34b4:	6a760003 	bvs	1d834c8 <STACK_SIZE+0x15834c8>
    34b8:	0002ec9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    34bc:	00030c00 	andeq	r0, r3, r0, lsl #24
    34c0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    34c4:	030c9f68 	movweq	r9, #53096	; 0xcf68
    34c8:	03280000 	teqeq	r8, #0
    34cc:	00030000 	andeq	r0, r3, r0
    34d0:	289f6976 	ldmcs	pc, {r1, r2, r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    34d4:	48000003 	stmdami	r0, {r0, r1}
    34d8:	03000003 	movweq	r0, #3
    34dc:	9f6a7600 	svcls	0x006a7600
    34e0:	00000348 	andeq	r0, r0, r8, asr #6
    34e4:	00000370 	andeq	r0, r0, r0, ror r3
    34e8:	68760003 	ldmdavs	r6!, {r0, r1}^
    34ec:	0003709f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    34f0:	00039000 	andeq	r9, r3, r0
    34f4:	76000300 	strvc	r0, [r0], -r0, lsl #6
    34f8:	03909f69 	orrseq	r9, r0, #420	; 0x1a4
    34fc:	04780000 	ldrbteq	r0, [r8], #-0
    3500:	00030000 	andeq	r0, r3, r0
    3504:	789f6a76 	ldmvc	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    3508:	04000004 	streq	r0, [r0], #-4
    350c:	03000005 	movweq	r0, #5
    3510:	9f677600 	svcls	0x00677600
	...
    351c:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    3520:	00000504 	andeq	r0, r0, r4, lsl #10
    3524:	00530001 	subseq	r0, r3, r1
    3528:	00000000 	andeq	r0, r0, r0
    352c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3530:	0c000003 	stceq	0, cr0, [r0], {3}
    3534:	01000004 	tsteq	r0, r4
    3538:	040c5900 	streq	r5, [ip], #-2304	; 0xfffff700
    353c:	04600000 	strbteq	r0, [r0], #-0
    3540:	00030000 	andeq	r0, r3, r0
    3544:	609f0179 	addsvs	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    3548:	cc000004 	stcgt	0, cr0, [r0], {4}
    354c:	03000004 	movweq	r0, #4
    3550:	9f027900 	svcls	0x00027900
    3554:	000004cc 	andeq	r0, r0, ip, asr #9
    3558:	00000504 	andeq	r0, r0, r4, lsl #10
    355c:	7f790003 	svcvc	0x00790003
    3560:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3564:	00000000 	andeq	r0, r0, r0
    3568:	0003b800 	andeq	fp, r3, r0, lsl #16
    356c:	0003d400 	andeq	sp, r3, r0, lsl #8
    3570:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3574:	000003d4 	ldrdeq	r0, [r0], -r4
    3578:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    357c:	01760003 	cmneq	r6, r3
    3580:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    3584:	00040c00 	andeq	r0, r4, r0, lsl #24
    3588:	76000300 	strvc	r0, [r0], -r0, lsl #6
    358c:	040c9f02 	streq	r9, [ip], #-3842	; 0xfffff0fe
    3590:	04280000 	strteq	r0, [r8], #-0
    3594:	00010000 	andeq	r0, r1, r0
    3598:	00042856 	andeq	r2, r4, r6, asr r8
    359c:	00044400 	andeq	r4, r4, r0, lsl #8
    35a0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    35a4:	04449f01 	strbeq	r9, [r4], #-3841	; 0xfffff0ff
    35a8:	04600000 	strbteq	r0, [r0], #-0
    35ac:	00030000 	andeq	r0, r3, r0
    35b0:	609f0276 	addsvs	r0, pc, r6, ror r2	; <UNPREDICTABLE>
    35b4:	78000004 	stmdavc	r0, {r2}
    35b8:	01000004 	tsteq	r0, r4
    35bc:	04785600 	ldrbteq	r5, [r8], #-1536	; 0xfffffa00
    35c0:	04800000 	streq	r0, [r0], #0
    35c4:	00030000 	andeq	r0, r3, r0
    35c8:	009f7d76 	addseq	r7, pc, r6, ror sp	; <UNPREDICTABLE>
    35cc:	00000000 	andeq	r0, r0, r0
    35d0:	0c000000 	stceq	0, cr0, [r0], {-0}
    35d4:	00000005 	andeq	r0, r0, r5
    35d8:	02000007 	andeq	r0, r0, #7
    35dc:	009f3000 	addseq	r3, pc, r0
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	0c000000 	stceq	0, cr0, [r0], {-0}
    35e8:	00000005 	andeq	r0, r0, r5
    35ec:	04000007 	streq	r0, [r0], #-7
    35f0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    35f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35f8:	00000000 	andeq	r0, r0, r0
    35fc:	00050c00 	andeq	r0, r5, r0, lsl #24
    3600:	00070000 	andeq	r0, r7, r0
    3604:	33000200 	movwcc	r0, #512	; 0x200
    3608:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    360c:	00000000 	andeq	r0, r0, r0
    3610:	00050c00 	andeq	r0, r5, r0, lsl #24
    3614:	00052c00 	andeq	r2, r5, r0, lsl #24
    3618:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    3624:	0000050c 	andeq	r0, r0, ip, lsl #10
    3628:	000006fc 	strdeq	r0, [r0], -ip
    362c:	8c910003 	ldchi	0, cr0, [r1], {3}
    3630:	0006fc7d 	andeq	pc, r6, sp, ror ip	; <UNPREDICTABLE>
    3634:	00070000 	andeq	r0, r7, r0
    3638:	91000700 	tstls	r0, r0, lsl #14
    363c:	31067ce8 	smlattcc	r6, r8, ip, r7
    3640:	00009f1c 	andeq	r9, r0, ip, lsl pc
    3644:	00000000 	andeq	r0, r0, r0
    3648:	053c0000 	ldreq	r0, [ip, #-0]!
    364c:	07000000 	streq	r0, [r0, -r0]
    3650:	00020000 	andeq	r0, r2, r0
    3654:	00009f30 	andeq	r9, r0, r0, lsr pc
    3658:	00000000 	andeq	r0, r0, r0
    365c:	05840000 	streq	r0, [r4]
    3660:	05ac0000 	streq	r0, [ip, #0]!
    3664:	000b0000 	andeq	r0, fp, r0
    3668:	947d9091 	ldrbtls	r9, [sp], #-145	; 0xffffff6f
    366c:	1c7c9101 	ldfnep	f1, [ip], #-4
    3670:	d89f4b23 	ldmle	pc, {r0, r1, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    3674:	00000006 	andeq	r0, r0, r6
    3678:	0b000007 	bleq	369c <ABORT_STACK_SIZE+0x329c>
    367c:	7d909100 	ldfvcd	f1, [r0]
    3680:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3684:	9f4b231c 	svcls	0x004b231c
	...
    3690:	00000584 	andeq	r0, r0, r4, lsl #11
    3694:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    3698:	9f300002 	svcls	0x00300002
    369c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
    36a0:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    36a4:	00760008 	rsbseq	r0, r6, r8
    36a8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    36ac:	05b89f55 	ldreq	r9, [r8, #3925]!	; 0xf55
    36b0:	06d40000 	ldrbeq	r0, [r4], r0
    36b4:	00080000 	andeq	r0, r8, r0
    36b8:	7c910076 	ldcvc	0, cr0, [r1], {118}	; 0x76
    36bc:	9f54231c 	svcls	0x0054231c
    36c0:	000006d4 	ldrdeq	r0, [r0], -r4
    36c4:	00000700 	andeq	r0, r0, r0, lsl #14
    36c8:	00760008 	rsbseq	r0, r6, r8
    36cc:	231c7c91 	tstcs	ip, #37120	; 0x9100
    36d0:	00009f55 	andeq	r9, r0, r5, asr pc
    36d4:	00000000 	andeq	r0, r0, r0
    36d8:	05dc0000 	ldrbeq	r0, [ip]
    36dc:	06200000 	strteq	r0, [r0], -r0
    36e0:	00020000 	andeq	r0, r2, r0
    36e4:	06209f30 	qasxeq	r9, r0, r0
    36e8:	06740000 	ldrbteq	r0, [r4], -r0
    36ec:	00020000 	andeq	r0, r2, r0
    36f0:	06749f31 	uhasxeq	r9, r4, r1
    36f4:	06d40000 	ldrbeq	r0, [r4], r0
    36f8:	00020000 	andeq	r0, r2, r0
    36fc:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    3700:	07000000 	streq	r0, [r0, -r0]
    3704:	00020000 	andeq	r0, r2, r0
    3708:	00009f33 	andeq	r9, r0, r3, lsr pc
    370c:	00000000 	andeq	r0, r0, r0
    3710:	05dc0000 	ldrbeq	r0, [ip]
    3714:	05e80000 	strbeq	r0, [r8, #0]!
    3718:	00020000 	andeq	r0, r2, r0
    371c:	05e89f30 	strbeq	r9, [r8, #3888]!	; 0xf30
    3720:	06040000 	streq	r0, [r4], -r0
    3724:	00020000 	andeq	r0, r2, r0
    3728:	06049f31 			; <UNDEFINED> instruction: 0x06049f31
    372c:	06200000 	strteq	r0, [r0], -r0
    3730:	00020000 	andeq	r0, r2, r0
    3734:	06209f32 	qasxeq	r9, r0, r2
    3738:	063c0000 	ldrteq	r0, [ip], -r0
    373c:	00020000 	andeq	r0, r2, r0
    3740:	063c9f30 	shasxeq	r9, ip, r0
    3744:	06580000 	ldrbeq	r0, [r8], -r0
    3748:	00020000 	andeq	r0, r2, r0
    374c:	06589f31 	uasxeq	r9, r8, r1
    3750:	06740000 	ldrbteq	r0, [r4], -r0
    3754:	00020000 	andeq	r0, r2, r0
    3758:	06749f32 	uhasxeq	r9, r4, r2
    375c:	06940000 	ldreq	r0, [r4], r0
    3760:	00020000 	andeq	r0, r2, r0
    3764:	06949f30 			; <UNDEFINED> instruction: 0x06949f30
    3768:	06b40000 	ldrteq	r0, [r4], r0
    376c:	00020000 	andeq	r0, r2, r0
    3770:	06b49f31 			; <UNDEFINED> instruction: 0x06b49f31
    3774:	06d40000 	ldrbeq	r0, [r4], r0
    3778:	00020000 	andeq	r0, r2, r0
    377c:	06d49f32 			; <UNDEFINED> instruction: 0x06d49f32
    3780:	07000000 	streq	r0, [r0, -r0]
    3784:	00020000 	andeq	r0, r2, r0
    3788:	00009f33 	andeq	r9, r0, r3, lsr pc
    378c:	00000000 	andeq	r0, r0, r0
    3790:	05dc0000 	ldrbeq	r0, [ip]
    3794:	07000000 	streq	r0, [r0, -r0]
    3798:	00010000 	andeq	r0, r1, r0
    379c:	00000053 	andeq	r0, r0, r3, asr r0
    37a0:	00000000 	andeq	r0, r0, r0
    37a4:	0005dc00 	andeq	sp, r5, r0, lsl #24
    37a8:	00062000 	andeq	r2, r6, r0
    37ac:	7c000300 	stcvc	3, cr0, [r0], {-0}
    37b0:	06209f7f 	qsub16eq	r9, r0, pc	; <UNPREDICTABLE>
    37b4:	06740000 	ldrbteq	r0, [r4], -r0
    37b8:	00010000 	andeq	r0, r1, r0
    37bc:	0006745c 	andeq	r7, r6, ip, asr r4
    37c0:	0006e000 	andeq	lr, r6, r0
    37c4:	7c000300 	stcvc	3, cr0, [r0], {-0}
    37c8:	06e09f01 	strbteq	r9, [r0], r1, lsl #30
    37cc:	06e40000 	strbteq	r0, [r4], r0
    37d0:	00030000 	andeq	r0, r3, r0
    37d4:	e49f0275 	ldr	r0, [pc], #629	; 37dc <ABORT_STACK_SIZE+0x33dc>
    37d8:	00000006 	andeq	r0, r0, r6
    37dc:	03000007 	movweq	r0, #7
    37e0:	9f7e7c00 	svcls	0x007e7c00
	...
    37ec:	000005dc 	ldrdeq	r0, [r0], -ip
    37f0:	000005e8 	andeq	r0, r0, r8, ror #11
    37f4:	e8500001 	ldmda	r0, {r0}^
    37f8:	04000005 	streq	r0, [r0], #-5
    37fc:	03000006 	movweq	r0, #6
    3800:	9f017000 	svcls	0x00017000
    3804:	00000604 	andeq	r0, r0, r4, lsl #12
    3808:	00000620 	andeq	r0, r0, r0, lsr #12
    380c:	02700003 	rsbseq	r0, r0, #3
    3810:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    3814:	00063c00 	andeq	r3, r6, r0, lsl #24
    3818:	50000100 	andpl	r0, r0, r0, lsl #2
    381c:	0000063c 	andeq	r0, r0, ip, lsr r6
    3820:	00000658 	andeq	r0, r0, r8, asr r6
    3824:	01700003 	cmneq	r0, r3
    3828:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    382c:	00067400 	andeq	r7, r6, r0, lsl #8
    3830:	70000300 	andvc	r0, r0, r0, lsl #6
    3834:	06749f02 	ldrbteq	r9, [r4], -r2, lsl #30
    3838:	068c0000 	streq	r0, [ip], r0
    383c:	00010000 	andeq	r0, r1, r0
    3840:	00068c50 	andeq	r8, r6, r0, asr ip
    3844:	00069400 	andeq	r9, r6, r0, lsl #8
    3848:	70000300 	andvc	r0, r0, r0, lsl #6
    384c:	00009f7d 	andeq	r9, r0, sp, ror pc
    3850:	00000000 	andeq	r0, r0, r0
    3854:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    3858:	0af80000 	beq	ffe03860 <IRQ_STACK_BASE+0xbbe03860>
    385c:	00010000 	andeq	r0, r1, r0
    3860:	000af850 	andeq	pc, sl, r0, asr r8	; <UNPREDICTABLE>
    3864:	000b3800 	andeq	r3, fp, r0, lsl #16
    3868:	7a000600 	bvc	5070 <SVC_STACK_SIZE+0x1070>
    386c:	5cbfffc0 	ldcpl	15, cr15, [pc], #768	; 3b74 <ABORT_STACK_SIZE+0x3774>
    3870:	000b389f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    3874:	000b3c00 	andeq	r3, fp, r0, lsl #24
    3878:	f3000400 	vshl.u8	d0, d0, d0
    387c:	3c9f5001 	ldccc	0, cr5, [pc], {1}
    3880:	5800000b 	stmdapl	r0, {r0, r1, r3}
    3884:	0100000b 	tsteq	r0, fp
    3888:	0b585000 	bleq	1617890 <STACK_SIZE+0xe17890>
    388c:	0b740000 	bleq	1d03894 <STACK_SIZE+0x1503894>
    3890:	00060000 	andeq	r0, r6, r0
    3894:	bfffc07a 	svclt	0x00ffc07a
    3898:	00009f5c 	andeq	r9, r0, ip, asr pc
    389c:	00000000 	andeq	r0, r0, r0
    38a0:	0a600000 	beq	18038a8 <STACK_SIZE+0x10038a8>
    38a4:	0b080000 	bleq	2038ac <IRQ_STACK_SIZE+0x1fb8ac>
    38a8:	00010000 	andeq	r0, r1, r0
    38ac:	000b3c59 	andeq	r3, fp, r9, asr ip
    38b0:	000b6c00 	andeq	r6, fp, r0, lsl #24
    38b4:	59000100 	stmdbpl	r0, {r8}
	...
    38c0:	00000a60 	andeq	r0, r0, r0, ror #20
    38c4:	00000a64 	andeq	r0, r0, r4, ror #20
    38c8:	54910002 	ldrpl	r0, [r1], #2
	...
    38d4:	00000a68 	andeq	r0, r0, r8, ror #20
    38d8:	00000ae0 	andeq	r0, r0, r0, ror #21
    38dc:	3c5c0001 	mrrccc	0, 0, r0, ip, cr1
    38e0:	5800000b 	stmdapl	r0, {r0, r1, r3}
    38e4:	0100000b 	tsteq	r0, fp
    38e8:	00005c00 	andeq	r5, r0, r0, lsl #24
    38ec:	00000000 	andeq	r0, r0, r0
    38f0:	0b740000 	bleq	1d038f8 <STACK_SIZE+0x15038f8>
    38f4:	0b940000 	bleq	fe5038fc <IRQ_STACK_BASE+0xba5038fc>
    38f8:	00010000 	andeq	r0, r1, r0
    38fc:	000b9451 	andeq	r9, fp, r1, asr r4
    3900:	000ba400 	andeq	sl, fp, r0, lsl #8
    3904:	f3000400 	vshl.u8	d0, d0, d0
    3908:	009f5101 	addseq	r5, pc, r1, lsl #2
    390c:	00000000 	andeq	r0, r0, r0
    3910:	a4000000 	strge	r0, [r0], #-0
    3914:	c800000b 	stmdagt	r0, {r0, r1, r3}
    3918:	0100000b 	tsteq	r0, fp
    391c:	0bc85000 	bleq	ff217924 <IRQ_STACK_BASE+0xbb217924>
    3920:	0bcc0000 	bleq	ff303928 <IRQ_STACK_BASE+0xbb303928>
    3924:	00040000 	andeq	r0, r4, r0
    3928:	9f5001f3 	svcls	0x005001f3
	...
    3934:	00000ba4 	andeq	r0, r0, r4, lsr #23
    3938:	00000bc0 	andeq	r0, r0, r0, asr #23
    393c:	c0510001 	subsgt	r0, r1, r1
    3940:	cc00000b 	stcgt	0, cr0, [r0], {11}
    3944:	0400000b 	streq	r0, [r0], #-11
    3948:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    394c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3950:	00000000 	andeq	r0, r0, r0
    3954:	000bcc00 	andeq	ip, fp, r0, lsl #24
    3958:	000be800 	andeq	lr, fp, r0, lsl #16
    395c:	50000100 	andpl	r0, r0, r0, lsl #2
    3960:	00000be8 	andeq	r0, r0, r8, ror #23
    3964:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3968:	01f30004 	mvnseq	r0, r4
    396c:	00009f50 	andeq	r9, r0, r0, asr pc
    3970:	00000000 	andeq	r0, r0, r0
    3974:	0c200000 	stceq	0, cr0, [r0], #-0
    3978:	0c300000 	ldceq	0, cr0, [r0], #-0
    397c:	00020000 	andeq	r0, r2, r0
    3980:	0c309f30 	ldceq	15, cr9, [r0], #-192	; 0xffffff40
    3984:	0c600000 	stcleq	0, cr0, [r0], #-0
    3988:	00010000 	andeq	r0, r1, r0
    398c:	00000053 	andeq	r0, r0, r3, asr r0
    3990:	00000000 	andeq	r0, r0, r0
    3994:	000bf000 	andeq	pc, fp, r0
    3998:	000c2000 	andeq	r2, ip, r0
    399c:	30000200 	andcc	r0, r0, r0, lsl #4
    39a0:	000c209f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
    39a4:	000c7000 	andeq	r7, ip, r0
    39a8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    39b4:	00000c30 	andeq	r0, r0, r0, lsr ip
    39b8:	00000c60 	andeq	r0, r0, r0, ror #24
    39bc:	9f300002 	svcls	0x00300002
	...
    39c8:	00000c30 	andeq	r0, r0, r0, lsr ip
    39cc:	00000c3c 	andeq	r0, r0, ip, lsr ip
    39d0:	3c530001 	mrrccc	0, 0, r0, r3, cr1
    39d4:	6000000c 	andvs	r0, r0, ip
    39d8:	0300000c 	movweq	r0, #12
    39dc:	9f7f7300 	svcls	0x007f7300
	...
    39e8:	00000c78 	andeq	r0, r0, r8, ror ip
    39ec:	00000ca8 	andeq	r0, r0, r8, lsr #25
    39f0:	a8500001 	ldmdage	r0, {r0}^
    39f4:	0000000c 	andeq	r0, r0, ip
    39f8:	0400000d 	streq	r0, [r0], #-13
    39fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    3a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a04:	00000000 	andeq	r0, r0, r0
    3a08:	000ca800 	andeq	sl, ip, r0, lsl #16
    3a0c:	000cb800 	andeq	fp, ip, r0, lsl #16
    3a10:	30000200 	andcc	r0, r0, r0, lsl #4
    3a14:	000cb89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    3a18:	000ce800 	andeq	lr, ip, r0, lsl #16
    3a1c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3a28:	00000c78 	andeq	r0, r0, r8, ror ip
    3a2c:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3a30:	9f300002 	svcls	0x00300002
    3a34:	00000ca8 	andeq	r0, r0, r8, lsr #25
    3a38:	00000cf8 	strdeq	r0, [r0], -r8
    3a3c:	00560001 	subseq	r0, r6, r1
    3a40:	00000000 	andeq	r0, r0, r0
    3a44:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3a48:	c400000c 	strgt	r0, [r0], #-12
    3a4c:	0100000c 	tsteq	r0, ip
    3a50:	0cc45300 	stcleq	3, cr5, [r4], {0}
    3a54:	0ce80000 	stcleq	0, cr0, [r8]
    3a58:	00030000 	andeq	r0, r3, r0
    3a5c:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	14000000 	strne	r0, [r0], #-0
    3a68:	4400000d 	strmi	r0, [r0], #-13
    3a6c:	0100000d 	tsteq	r0, sp
    3a70:	0d445100 	stfeqe	f5, [r4, #-0]
    3a74:	0db80000 	ldceq	0, cr0, [r8]
    3a78:	00020000 	andeq	r0, r2, r0
    3a7c:	00005491 	muleq	r0, r1, r4
    3a80:	00000000 	andeq	r0, r0, r0
    3a84:	0d140000 	ldceq	0, cr0, [r4, #-0]
    3a88:	0d440000 	stcleq	0, cr0, [r4, #-0]
    3a8c:	00010000 	andeq	r0, r1, r0
    3a90:	000d4452 	andeq	r4, sp, r2, asr r4
    3a94:	000db800 	andeq	fp, sp, r0, lsl #16
    3a98:	f3000400 	vshl.u8	d0, d0, d0
    3a9c:	009f5201 	addseq	r5, pc, r1, lsl #4
    3aa0:	00000000 	andeq	r0, r0, r0
    3aa4:	2c000000 	stccs	0, cr0, [r0], {-0}
    3aa8:	b400000d 	strlt	r0, [r0], #-13
    3aac:	0100000d 	tsteq	r0, sp
    3ab0:	00005700 	andeq	r5, r0, r0, lsl #14
    3ab4:	00000000 	andeq	r0, r0, r0
    3ab8:	0d2c0000 	stceq	0, cr0, [ip, #-0]
    3abc:	0db40000 	ldceq	0, cr0, [r4]
    3ac0:	00010000 	andeq	r0, r1, r0
    3ac4:	0000005a 	andeq	r0, r0, sl, asr r0
    3ac8:	00000000 	andeq	r0, r0, r0
    3acc:	000d4400 	andeq	r4, sp, r0, lsl #8
    3ad0:	000d6000 	andeq	r6, sp, r0
    3ad4:	30000200 	andcc	r0, r0, r0, lsl #4
    3ad8:	000d609f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    3adc:	000d9800 	andeq	r9, sp, r0, lsl #16
    3ae0:	53000100 	movwpl	r0, #256	; 0x100
	...
    3aec:	00000d2c 	andeq	r0, r0, ip, lsr #26
    3af0:	00000d44 	andeq	r0, r0, r4, asr #26
    3af4:	9f300002 	svcls	0x00300002
    3af8:	00000d44 	andeq	r0, r0, r4, asr #26
    3afc:	00000dac 	andeq	r0, r0, ip, lsr #27
    3b00:	00590001 	subseq	r0, r9, r1
    3b04:	00000000 	andeq	r0, r0, r0
    3b08:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3b0c:	7800000d 	stmdavc	r0, {r0, r2, r3}
    3b10:	0200000d 	andeq	r0, r0, #13
    3b14:	78047100 	stmdavc	r4, {r8, ip, sp, lr}
    3b18:	9000000d 	andls	r0, r0, sp
    3b1c:	0200000d 	andeq	r0, r0, #13
    3b20:	90027100 	andls	r7, r2, r0, lsl #2
    3b24:	9800000d 	stmdals	r0, {r0, r2, r3}
    3b28:	0100000d 	tsteq	r0, sp
    3b2c:	00005400 	andeq	r5, r0, r0, lsl #8
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
    3b38:	0d840000 	stceq	0, cr0, [r4]
    3b3c:	00010000 	andeq	r0, r1, r0
    3b40:	000d8455 	andeq	r8, sp, r5, asr r4
    3b44:	000d9800 	andeq	r9, sp, r0, lsl #16
    3b48:	70000800 	andvc	r0, r0, r0, lsl #16
    3b4c:	22007300 	andcs	r7, r0, #0, 6
    3b50:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    3b54:	00000000 	andeq	r0, r0, r0
    3b58:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3b5c:	e400000d 	str	r0, [r0], #-13
    3b60:	0100000d 	tsteq	r0, sp
    3b64:	0de45100 	stfeqe	f5, [r4]
    3b68:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    3b6c:	00040000 	andeq	r0, r4, r0
    3b70:	9f5101f3 	svcls	0x005101f3
	...
    3b7c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3b80:	00000de4 	andeq	r0, r0, r4, ror #27
    3b84:	e4520001 	ldrb	r0, [r2], #-1
    3b88:	4400000d 	strmi	r0, [r0], #-13
    3b8c:	0400000e 	streq	r0, [r0], #-14
    3b90:	5201f300 	andpl	pc, r1, #0, 6
    3b94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b98:	00000000 	andeq	r0, r0, r0
    3b9c:	000db800 	andeq	fp, sp, r0, lsl #16
    3ba0:	000de400 	andeq	lr, sp, r0, lsl #8
    3ba4:	53000100 	movwpl	r0, #256	; 0x100
    3ba8:	00000de4 	andeq	r0, r0, r4, ror #27
    3bac:	00000e44 	andeq	r0, r0, r4, asr #28
    3bb0:	01f30004 	mvnseq	r0, r4
    3bb4:	00009f53 	andeq	r9, r0, r3, asr pc
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	0de40000 	stcleq	0, cr0, [r4]
    3bc0:	0df80000 	ldcleq	0, cr0, [r8]
    3bc4:	00020000 	andeq	r0, r2, r0
    3bc8:	00009f30 	andeq	r9, r0, r0, lsr pc
    3bcc:	00000000 	andeq	r0, r0, r0
    3bd0:	0dc40000 	stcleq	0, cr0, [r4]
    3bd4:	0de40000 	stcleq	0, cr0, [r4]
    3bd8:	00020000 	andeq	r0, r2, r0
    3bdc:	0de49f30 	stcleq	15, cr9, [r4, #192]!	; 0xc0
    3be0:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3be4:	00070000 	andeq	r0, r7, r0
    3be8:	01f30071 	mvnseq	r0, r1, ror r0
    3bec:	289f1c51 	ldmcs	pc, {r0, r4, r6, sl, fp, ip}	; <UNPREDICTABLE>
    3bf0:	2c00000e 	stccs	0, cr0, [r0], {14}
    3bf4:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    3bf8:	f3007100 	vrhadd.u8	d7, d0, d0
    3bfc:	231c5101 	tstcs	ip, #1073741824	; 0x40000000
    3c00:	0e2c9f01 	cdpeq	15, 2, cr9, cr12, cr1, {0}
    3c04:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
    3c08:	00070000 	andeq	r0, r7, r0
    3c0c:	01f30071 	mvnseq	r0, r1, ror r0
    3c10:	009f1c51 	addseq	r1, pc, r1, asr ip	; <UNPREDICTABLE>
	...
    3c1c:	2000000e 	andcs	r0, r0, lr
    3c20:	0200000e 	andeq	r0, r0, #14
    3c24:	20007400 	andcs	r7, r0, r0, lsl #8
    3c28:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3c2c:	0100000e 	tsteq	r0, lr
    3c30:	00005600 	andeq	r5, r0, r0, lsl #12
    3c34:	00000000 	andeq	r0, r0, r0
    3c38:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3c3c:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000051 	andeq	r0, r0, r1, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	000e0000 	andeq	r0, lr, r0
    3c50:	000e1400 	andeq	r1, lr, r0, lsl #8
    3c54:	52000100 	andpl	r0, r0, #0, 2
    3c58:	00000e14 	andeq	r0, r0, r4, lsl lr
    3c5c:	00000e28 	andeq	r0, r0, r8, lsr #28
    3c60:	7f720003 	svcvc	0x00720003
    3c64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c68:	00000000 	andeq	r0, r0, r0
    3c6c:	000ea000 	andeq	sl, lr, r0
    3c70:	000eb400 	andeq	fp, lr, r0, lsl #8
    3c74:	50000600 	andpl	r0, r0, r0, lsl #12
    3c78:	93510493 	cmpls	r1, #-1828716544	; 0x93000000
    3c7c:	000eb404 	andeq	fp, lr, r4, lsl #8
    3c80:	000ebc00 	andeq	fp, lr, r0, lsl #24
    3c84:	90000500 	andls	r0, r0, r0, lsl #10
    3c88:	08930290 	ldmeq	r3, {r4, r7, r9}
	...
    3c94:	00000ee0 	andeq	r0, r0, r0, ror #29
    3c98:	00000ef8 	strdeq	r0, [r0], -r8
    3c9c:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    3ca0:	2400000e 	strcs	r0, [r0], #-14
    3ca4:	01000010 	tsteq	r0, r0, lsl r0
    3ca8:	00005800 	andeq	r5, r0, r0, lsl #16
    3cac:	00000000 	andeq	r0, r0, r0
    3cb0:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3cb4:	0f280000 	svceq	0x00280000
    3cb8:	00010000 	andeq	r0, r1, r0
    3cbc:	000f2851 	andeq	r2, pc, r1, asr r8	; <UNPREDICTABLE>
    3cc0:	00102400 	andseq	r2, r0, r0, lsl #8
    3cc4:	7b000200 	blvc	44cc <SVC_STACK_SIZE+0x4cc>
    3cc8:	00000048 	andeq	r0, r0, r8, asr #32
    3ccc:	00000000 	andeq	r0, r0, r0
    3cd0:	000ee000 	andeq	lr, lr, r0
    3cd4:	000f7400 	andeq	r7, pc, r0, lsl #8
    3cd8:	52000100 	andpl	r0, r0, #0, 2
    3cdc:	00000f74 	andeq	r0, r0, r4, ror pc
    3ce0:	00000f7f 	andeq	r0, r0, pc, ror pc
    3ce4:	7f510001 	svcvc	0x00510001
    3ce8:	2400000f 	strcs	r0, [r0], #-15
    3cec:	04000010 	streq	r0, [r0], #-16
    3cf0:	5201f300 	andpl	pc, r1, #0, 6
    3cf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cf8:	00000000 	andeq	r0, r0, r0
    3cfc:	000f9000 	andeq	r9, pc, r0
    3d00:	000fac00 	andeq	sl, pc, r0, lsl #24
    3d04:	30000200 	andcc	r0, r0, r0, lsl #4
    3d08:	000fac9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    3d0c:	000fbc00 	andeq	fp, pc, r0, lsl #24
    3d10:	52000100 	andpl	r0, r0, #0, 2
    3d14:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    3d18:	00000ff8 	strdeq	r0, [r0], -r8
    3d1c:	7f720003 	svcvc	0x00720003
    3d20:	000ff89f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    3d24:	00100c00 	andseq	r0, r0, r0, lsl #24
    3d28:	52000100 	andpl	r0, r0, #0, 2
	...
    3d34:	00000f80 	andeq	r0, r0, r0, lsl #31
    3d38:	00000f84 	andeq	r0, r0, r4, lsl #31
    3d3c:	7f7a0003 	svcvc	0x007a0003
    3d40:	000f849f 	muleq	pc, pc, r4	; <UNPREDICTABLE>
    3d44:	00101400 	andseq	r1, r0, r0, lsl #8
    3d48:	5a000100 	bpl	4150 <SVC_STACK_SIZE+0x150>
    3d4c:	00001014 	andeq	r1, r0, r4, lsl r0
    3d50:	00001018 	andeq	r1, r0, r8, lsl r0
    3d54:	017a0003 	cmneq	sl, r3
    3d58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d5c:	00000000 	andeq	r0, r0, r0
    3d60:	000fac00 	andeq	sl, pc, r0, lsl #24
    3d64:	000fcc00 	andeq	ip, pc, r0, lsl #24
    3d68:	73002400 	movwvc	r2, #1024	; 0x400
    3d6c:	09019401 	stmdbeq	r1, {r0, sl, ip, pc}
    3d70:	ff081afc 			; <UNDEFINED> instruction: 0xff081afc
    3d74:	7324331a 	teqvc	r4, #1744830464	; 0x68000000
    3d78:	33019400 	movwcc	r9, #5120	; 0x1400
    3d7c:	1aff0825 	bne	fffc5e18 <IRQ_STACK_BASE+0xbbfc5e18>
    3d80:	94027322 	strls	r7, [r2], #-802	; 0xfffffcde
    3d84:	1af80901 	bne	ffe06190 <IRQ_STACK_BASE+0xbbe06190>
    3d88:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3d8c:	cc9f2224 	lfmgt	f2, 4, [pc], {36}	; 0x24
    3d90:	fc00000f 	stc2	0, cr0, [r0], {15}
    3d94:	2400000f 	strcs	r0, [r0], #-15
    3d98:	947e7300 	ldrbtls	r7, [lr], #-768	; 0xfffffd00
    3d9c:	1afc0901 	bne	fff061a8 <IRQ_STACK_BASE+0xbbf061a8>
    3da0:	331aff08 	tstcc	sl, #8, 30
    3da4:	947d7324 	ldrbtls	r7, [sp], #-804	; 0xfffffcdc
    3da8:	08253301 	stmdaeq	r5!, {r0, r8, r9, ip, sp}
    3dac:	73221aff 	teqvc	r2, #1044480	; 0xff000
    3db0:	0901947f 	stmdbeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    3db4:	ff081af8 			; <UNDEFINED> instruction: 0xff081af8
    3db8:	2224381a 	eorcs	r3, r4, #1703936	; 0x1a0000
    3dbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3dc0:	00000000 	andeq	r0, r0, r0
    3dc4:	000efc00 	andeq	pc, lr, r0, lsl #24
    3dc8:	000f6000 	andeq	r6, pc, r0
    3dcc:	72000300 	andvc	r0, r0, #0, 6
    3dd0:	0f609f0a 	svceq	0x00609f0a
    3dd4:	0f740000 	svceq	0x00740000
    3dd8:	00030000 	andeq	r0, r3, r0
    3ddc:	749f1672 	ldrvc	r1, [pc], #1650	; 3de4 <ABORT_STACK_SIZE+0x39e4>
    3de0:	7f00000f 	svcvc	0x0000000f
    3de4:	0300000f 	movweq	r0, #15
    3de8:	9f167100 	svcls	0x00167100
    3dec:	00000f7f 	andeq	r0, r0, pc, ror pc
    3df0:	00001024 	andeq	r1, r0, r4, lsr #32
    3df4:	01f30006 	mvnseq	r0, r6
    3df8:	9f162352 	svcls	0x00162352
	...
    3e04:	00000f60 	andeq	r0, r0, r0, ror #30
    3e08:	00000fac 	andeq	r0, r0, ip, lsr #31
    3e0c:	ac590001 	mrrcge	0, 0, r0, r9, cr1
    3e10:	cc00000f 	stcgt	0, cr0, [r0], {15}
    3e14:	0100000f 	tsteq	r0, pc
    3e18:	0fcc5300 	svceq	0x00cc5300
    3e1c:	0ff80000 	svceq	0x00f80000
    3e20:	00030000 	andeq	r0, r3, r0
    3e24:	f89f7d73 			; <UNDEFINED> instruction: 0xf89f7d73
    3e28:	0c00000f 	stceq	0, cr0, [r0], {15}
    3e2c:	01000010 	tsteq	r0, r0, lsl r0
    3e30:	10185300 	andsne	r5, r8, r0, lsl #6
    3e34:	10240000 	eorne	r0, r4, r0
    3e38:	00010000 	andeq	r0, r1, r0
    3e3c:	00000059 	andeq	r0, r0, r9, asr r0
    3e40:	00000000 	andeq	r0, r0, r0
    3e44:	000f6000 	andeq	r6, pc, r0
    3e48:	000f8400 	andeq	r8, pc, r0, lsl #8
    3e4c:	5a000100 	bpl	4254 <SVC_STACK_SIZE+0x254>
    3e50:	00000f84 	andeq	r0, r0, r4, lsl #31
    3e54:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3e58:	017a0003 	cmneq	sl, r3
    3e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e60:	00000000 	andeq	r0, r0, r0
    3e64:	000f7c00 	andeq	r7, pc, r0, lsl #24
    3e68:	000f7f00 	andeq	r7, pc, r0, lsl #30
    3e6c:	5c000100 	stfpls	f0, [r0], {-0}
    3e70:	00000f7f 	andeq	r0, r0, pc, ror pc
    3e74:	00001024 	andeq	r1, r0, r4, lsr #32
    3e78:	507b0002 	rsbspl	r0, fp, r2
	...
    3e84:	00000ff8 	strdeq	r0, [r0], -r8
    3e88:	0000100c 	andeq	r1, r0, ip
    3e8c:	00510001 	subseq	r0, r1, r1
    3e90:	00000000 	andeq	r0, r0, r0
    3e94:	24000000 	strcs	r0, [r0], #-0
    3e98:	58000010 	stmdapl	r0, {r4}
    3e9c:	01000010 	tsteq	r0, r0, lsl r0
    3ea0:	10585000 	subsne	r5, r8, r0
    3ea4:	13ec0000 	mvnne	r0, #0
    3ea8:	00030000 	andeq	r0, r3, r0
    3eac:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    3eb0:	00000000 	andeq	r0, r0, r0
    3eb4:	24000000 	strcs	r0, [r0], #-0
    3eb8:	4c000010 	stcmi	0, cr0, [r0], {16}
    3ebc:	01000010 	tsteq	r0, r0, lsl r0
    3ec0:	104c5100 	subne	r5, ip, r0, lsl #2
    3ec4:	11840000 	orrne	r0, r4, r0
    3ec8:	00010000 	andeq	r0, r1, r0
    3ecc:	00118459 	andseq	r8, r1, r9, asr r4
    3ed0:	00131c00 	andseq	r1, r3, r0, lsl #24
    3ed4:	f3000400 	vshl.u8	d0, d0, d0
    3ed8:	1c9f5101 	ldfnes	f5, [pc], {1}
    3edc:	ec000013 	stc	0, cr0, [r0], {19}
    3ee0:	01000013 	tsteq	r0, r3, lsl r0
    3ee4:	00005900 	andeq	r5, r0, r0, lsl #18
    3ee8:	00000000 	andeq	r0, r0, r0
    3eec:	10240000 	eorne	r0, r4, r0
    3ef0:	10700000 	rsbsne	r0, r0, r0
    3ef4:	00010000 	andeq	r0, r1, r0
    3ef8:	00107052 	andseq	r7, r0, r2, asr r0
    3efc:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3f00:	91000300 	mrsls	r0, LR_irq
    3f04:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    3f08:	00000000 	andeq	r0, r0, r0
    3f0c:	10240000 	eorne	r0, r4, r0
    3f10:	108c0000 	addne	r0, ip, r0
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00108c53 	andseq	r8, r0, r3, asr ip
    3f1c:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3f20:	91000300 	mrsls	r0, LR_irq
    3f24:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    3f28:	00000000 	andeq	r0, r0, r0
    3f2c:	10240000 	eorne	r0, r4, r0
    3f30:	10900000 	addsne	r0, r0, r0
    3f34:	00020000 	andeq	r0, r2, r0
    3f38:	10900091 	umullsne	r0, r0, r1, r0	; <UNPREDICTABLE>
    3f3c:	10a00000 	adcne	r0, r0, r0
    3f40:	00010000 	andeq	r0, r1, r0
    3f44:	0010a053 	andseq	sl, r0, r3, asr r0
    3f48:	0010d400 	andseq	sp, r0, r0, lsl #8
    3f4c:	74001200 	strvc	r1, [r0], #-512	; 0xfffffe00
    3f50:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    3f54:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3f58:	01940974 	orrseq	r0, r4, r4, ror r9
    3f5c:	221aff08 	andscs	pc, sl, #8, 30
    3f60:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3f64:	00118400 	andseq	r8, r1, r0, lsl #8
    3f68:	91004e00 	tstls	r0, r0, lsl #28
    3f6c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3f70:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3f74:	911e5e08 	tstls	lr, r8, lsl #28
    3f78:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3f7c:	0a221aff 	beq	88ab80 <STACK_SIZE+0x8ab80>
    3f80:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3f84:	f7e00324 			; <UNDEFINED> instruction: 0xf7e00324
    3f88:	94224000 	strtls	r4, [r2], #-0
    3f8c:	1aff0801 	bne	fffc5f98 <IRQ_STACK_BASE+0xbbfc5f98>
    3f90:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3f94:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3f98:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3f9c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3fa0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3fa4:	bf0a221a 	svclt	0x000a221a
    3fa8:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3fac:	00f7e103 	rscseq	lr, r7, r3, lsl #2
    3fb0:	01942240 	orrseq	r2, r4, r0, asr #4
    3fb4:	221aff08 	andscs	pc, sl, #8, 30
    3fb8:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3fbc:	00133400 	andseq	r3, r3, r0, lsl #8
    3fc0:	74001200 	strvc	r1, [r0], #-512	; 0xfffffe00
    3fc4:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    3fc8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3fcc:	01940974 	orrseq	r0, r4, r4, ror r9
    3fd0:	221aff08 	andscs	pc, sl, #8, 30
    3fd4:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3fd8:	0013ec00 	andseq	lr, r3, r0, lsl #24
    3fdc:	91004e00 	tstls	r0, r0, lsl #28
    3fe0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3fe4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3fe8:	911e5e08 	tstls	lr, r8, lsl #28
    3fec:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3ff0:	0a221aff 	beq	88abf4 <STACK_SIZE+0x8abf4>
    3ff4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3ff8:	f7e00324 			; <UNDEFINED> instruction: 0xf7e00324
    3ffc:	94224000 	strtls	r4, [r2], #-0
    4000:	1aff0801 	bne	fffc600c <IRQ_STACK_BASE+0xbbfc600c>
    4004:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4008:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    400c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4010:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4014:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4018:	bf0a221a 	svclt	0x000a221a
    401c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4020:	00f7e103 	rscseq	lr, r7, r3, lsl #2
    4024:	01942240 	orrseq	r2, r4, r0, asr #4
    4028:	221aff08 	andscs	pc, sl, #8, 30
    402c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4030:	00000000 	andeq	r0, r0, r0
    4034:	00108000 	andseq	r8, r0, r0
    4038:	00108800 	andseq	r8, r0, r0, lsl #16
    403c:	72001000 	andvc	r1, r0, #0
    4040:	03243100 	teqeq	r4, #0, 2
    4044:	4000f7e0 	andmi	pc, r0, r0, ror #15
    4048:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    404c:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    4050:	a4000010 	strge	r0, [r0], #-16
    4054:	26000010 			; <UNDEFINED> instruction: 0x26000010
    4058:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    405c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4060:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    4064:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4068:	1aff0801 	bne	fffc6074 <IRQ_STACK_BASE+0xbbfc6074>
    406c:	3bbf0a22 	blcc	fefc68fc <IRQ_STACK_BASE+0xbafc68fc>
    4070:	0324311c 	teqeq	r4, #28, 2
    4074:	4000f7e0 	andmi	pc, r0, r0, ror #15
    4078:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    407c:	a49f1aff 	ldrge	r1, [pc], #2815	; 4084 <SVC_STACK_SIZE+0x84>
    4080:	b0000010 	andlt	r0, r0, r0, lsl r0
    4084:	26000010 			; <UNDEFINED> instruction: 0x26000010
    4088:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    408c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4090:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4094:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4098:	1aff0801 	bne	fffc60a4 <IRQ_STACK_BASE+0xbbfc60a4>
    409c:	3bbf0a22 	blcc	fefc692c <IRQ_STACK_BASE+0xbafc692c>
    40a0:	0324311c 	teqeq	r4, #28, 2
    40a4:	4000f7e0 	andmi	pc, r0, r0, ror #15
    40a8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    40ac:	b09f1aff 			; <UNDEFINED> instruction: 0xb09f1aff
    40b0:	18000010 	stmdane	r0, {r4}
    40b4:	01000011 	tsteq	r0, r1, lsl r0
    40b8:	11185300 	tstne	r8, r0, lsl #6
    40bc:	11580000 	cmpne	r8, r0
    40c0:	005f0000 	subseq	r0, pc, r0
    40c4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    40c8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    40cc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    40d0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    40d4:	221aff08 	andscs	pc, sl, #8, 30
    40d8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    40dc:	e0032431 	and	r2, r3, r1, lsr r4
    40e0:	224000f7 	subcs	r0, r0, #247	; 0xf7
    40e4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    40e8:	9124381a 	teqls	r4, sl, lsl r8
    40ec:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    40f0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    40f4:	911e5e08 	tstls	lr, r8, lsl #28
    40f8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    40fc:	0a221aff 	beq	88ad00 <STACK_SIZE+0x8ad00>
    4100:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4104:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    4108:	94224000 	strtls	r4, [r2], #-0
    410c:	1aff0801 	bne	fffc6118 <IRQ_STACK_BASE+0xbbfc6118>
    4110:	24f50922 	ldrbtcs	r0, [r5], #2338	; 0x922
    4114:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    4118:	a0232200 	eorge	r2, r3, r0, lsl #4
    411c:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    4120:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    4124:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    4128:	5f000011 	svcpl	0x00000011
    412c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4130:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4134:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4138:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    413c:	1aff0801 	bne	fffc6148 <IRQ_STACK_BASE+0xbbfc6148>
    4140:	3bbf0a22 	blcc	fefc69d0 <IRQ_STACK_BASE+0xbafc69d0>
    4144:	0324311c 	teqeq	r4, #28, 2
    4148:	4000f7e0 	andmi	pc, r0, r0, ror #15
    414c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4150:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4154:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4158:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    415c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4160:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4164:	221aff08 	andscs	pc, sl, #8, 30
    4168:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    416c:	e1032431 	tst	r3, r1, lsr r4
    4170:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4174:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4178:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    417c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4aa8 <SVC_STACK_SIZE+0xaa8>
    4180:	013ce803 	teqeq	ip, r3, lsl #16
    4184:	01942240 	orrseq	r2, r4, r0, asr #4
    4188:	9f1aff08 	svcls	0x001aff08
    418c:	0000131c 	andeq	r1, r0, ip, lsl r3
    4190:	00001398 	muleq	r0, r8, r3
    4194:	98530001 	ldmdals	r3, {r0}^
    4198:	ec000013 	stc	0, cr0, [r0], {19}
    419c:	5f000013 	svcpl	0x00000013
    41a0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    41a4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    41a8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    41ac:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    41b0:	1aff0801 	bne	fffc61bc <IRQ_STACK_BASE+0xbbfc61bc>
    41b4:	3bbf0a22 	blcc	fefc6a44 <IRQ_STACK_BASE+0xbafc6a44>
    41b8:	0324311c 	teqeq	r4, #28, 2
    41bc:	4000f7e0 	andmi	pc, r0, r0, ror #15
    41c0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    41c4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    41c8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    41cc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    41d0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    41d4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    41d8:	221aff08 	andscs	pc, sl, #8, 30
    41dc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    41e0:	e1032431 	tst	r3, r1, lsr r4
    41e4:	224000f7 	subcs	r0, r0, #247	; 0xf7
    41e8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    41ec:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    41f0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4b1c <SVC_STACK_SIZE+0xb1c>
    41f4:	013ce803 	teqeq	ip, r3, lsl #16
    41f8:	01942240 	orrseq	r2, r4, r0, asr #4
    41fc:	9f1aff08 	svcls	0x001aff08
	...
    4208:	00001080 	andeq	r1, r0, r0, lsl #1
    420c:	00001088 	andeq	r1, r0, r8, lsl #1
    4210:	00720010 	rsbseq	r0, r2, r0, lsl r0
    4214:	e1032431 	tst	r3, r1, lsr r4
    4218:	224000f7 	subcs	r0, r0, #247	; 0xf7
    421c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4220:	10889f1a 	addne	r9, r8, sl, lsl pc
    4224:	10a40000 	adcne	r0, r4, r0
    4228:	00260000 	eoreq	r0, r6, r0
    422c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4230:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4234:	1e007825 	cdpne	8, 0, cr7, cr0, cr5, {1}
    4238:	01947891 			; <UNDEFINED> instruction: 0x01947891
    423c:	221aff08 	andscs	pc, sl, #8, 30
    4240:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4244:	e1032431 	tst	r3, r1, lsr r4
    4248:	224000f7 	subcs	r0, r0, #247	; 0xf7
    424c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4250:	10a49f1a 	adcne	r9, r4, sl, lsl pc
    4254:	10b40000 	adcsne	r0, r4, r0
    4258:	00260000 	eoreq	r0, r6, r0
    425c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4260:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4264:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4268:	01947891 			; <UNDEFINED> instruction: 0x01947891
    426c:	221aff08 	andscs	pc, sl, #8, 30
    4270:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4274:	e1032431 	tst	r3, r1, lsr r4
    4278:	224000f7 	subcs	r0, r0, #247	; 0xf7
    427c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4280:	10b49f1a 	adcsne	r9, r4, sl, lsl pc
    4284:	10dc0000 	sbcsne	r0, ip, r0
    4288:	00010000 	andeq	r0, r1, r0
    428c:	0010dc51 	andseq	sp, r0, r1, asr ip
    4290:	00115800 	andseq	r5, r1, r0, lsl #16
    4294:	91005f00 	tstls	r0, r0, lsl #30
    4298:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    429c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    42a0:	911e5e08 	tstls	lr, r8, lsl #28
    42a4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    42a8:	0a221aff 	beq	88aeac <STACK_SIZE+0x8aeac>
    42ac:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    42b0:	f7e00324 			; <UNDEFINED> instruction: 0xf7e00324
    42b4:	94224000 	strtls	r4, [r2], #-0
    42b8:	1aff0801 	bne	fffc62c4 <IRQ_STACK_BASE+0xbbfc62c4>
    42bc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    42c0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    42c4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    42c8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    42cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42d0:	bf0a221a 	svclt	0x000a221a
    42d4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    42d8:	00f7e103 	rscseq	lr, r7, r3, lsl #2
    42dc:	01942240 	orrseq	r2, r4, r0, asr #4
    42e0:	221aff08 	andscs	pc, sl, #8, 30
    42e4:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    42e8:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    42ec:	0ab82322 	beq	fee0cf7c <IRQ_STACK_BASE+0xbae0cf7c>
    42f0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42f4:	11589f1a 	cmpne	r8, sl, lsl pc
    42f8:	11840000 	orrne	r0, r4, r0
    42fc:	005f0000 	subseq	r0, pc, r0
    4300:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4304:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4308:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    430c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4310:	221aff08 	andscs	pc, sl, #8, 30
    4314:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4318:	e0032431 	and	r2, r3, r1, lsr r4
    431c:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4320:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4324:	9124381a 	teqls	r4, sl, lsl r8
    4328:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    432c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4330:	911e5e08 	tstls	lr, r8, lsl #28
    4334:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4338:	0a221aff 	beq	88af3c <STACK_SIZE+0x8af3c>
    433c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4340:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    4344:	94224000 	strtls	r4, [r2], #-0
    4348:	1aff0801 	bne	fffc6354 <IRQ_STACK_BASE+0xbbfc6354>
    434c:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4350:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    4354:	40013d00 	andmi	r3, r1, r0, lsl #26
    4358:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    435c:	1c9f1aff 	vldmiane	pc, {s2-s256}
    4360:	4c000013 	stcmi	0, cr0, [r0], {19}
    4364:	01000013 	tsteq	r0, r3, lsl r0
    4368:	134c5100 	movtne	r5, #49408	; 0xc100
    436c:	13840000 	orrne	r0, r4, #0
    4370:	005f0000 	subseq	r0, pc, r0
    4374:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4378:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    437c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4380:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4384:	221aff08 	andscs	pc, sl, #8, 30
    4388:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    438c:	e0032431 	and	r2, r3, r1, lsr r4
    4390:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4394:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4398:	9124381a 	teqls	r4, sl, lsl r8
    439c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    43a0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    43a4:	911e5e08 	tstls	lr, r8, lsl #28
    43a8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    43ac:	0a221aff 	beq	88afb0 <STACK_SIZE+0x8afb0>
    43b0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    43b4:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    43b8:	94224000 	strtls	r4, [r2], #-0
    43bc:	1aff0801 	bne	fffc63c8 <IRQ_STACK_BASE+0xbbfc63c8>
    43c0:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    43c4:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    43c8:	b8232200 	stmdalt	r3!, {r9, sp}
    43cc:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    43d0:	849f1aff 	ldrhi	r1, [pc], #2815	; 43d8 <SVC_STACK_SIZE+0x3d8>
    43d4:	ec000013 	stc	0, cr0, [r0], {19}
    43d8:	5f000013 	svcpl	0x00000013
    43dc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    43e0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    43e4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    43e8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    43ec:	1aff0801 	bne	fffc63f8 <IRQ_STACK_BASE+0xbbfc63f8>
    43f0:	3bbf0a22 	blcc	fefc6c80 <IRQ_STACK_BASE+0xbafc6c80>
    43f4:	0324311c 	teqeq	r4, #28, 2
    43f8:	4000f7e0 	andmi	pc, r0, r0, ror #15
    43fc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4400:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4404:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4408:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    440c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4410:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4414:	221aff08 	andscs	pc, sl, #8, 30
    4418:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    441c:	e1032431 	tst	r3, r1, lsr r4
    4420:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4424:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4428:	fa09221a 	blx	24cc98 <IRQ_STACK_SIZE+0x244c98>
    442c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4d58 <SVC_STACK_SIZE+0xd58>
    4430:	013d0003 	teqeq	sp, r3
    4434:	01942240 	orrseq	r2, r4, r0, asr #4
    4438:	9f1aff08 	svcls	0x001aff08
	...
    4444:	000010b4 	strheq	r1, [r0], -r4
    4448:	00001158 	andeq	r1, r0, r8, asr r1
    444c:	00780006 	rsbseq	r0, r8, r6
    4450:	9f1aff08 	svcls	0x001aff08
    4454:	00001158 	andeq	r1, r0, r8, asr r1
    4458:	00001184 	andeq	r1, r0, r4, lsl #3
    445c:	7891005b 	ldmvc	r1, {r0, r1, r3, r4, r6}
    4460:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4464:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4468:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    446c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4470:	bf0a221a 	svclt	0x000a221a
    4474:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4478:	00f7e003 	rscseq	lr, r7, r3
    447c:	01942240 	orrseq	r2, r4, r0, asr #4
    4480:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4484:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4488:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    448c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4490:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4494:	1aff0801 	bne	fffc64a0 <IRQ_STACK_BASE+0xbbfc64a0>
    4498:	3bbf0a22 	blcc	fefc6d28 <IRQ_STACK_BASE+0xbafc6d28>
    449c:	0324311c 	teqeq	r4, #28, 2
    44a0:	4000f7e1 	andmi	pc, r0, r1, ror #15
    44a4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    44a8:	4f221aff 	svcmi	0x00221aff
    44ac:	3d20031a 	stccc	3, cr0, [r0, #-104]!	; 0xffffff98
    44b0:	94224001 	strtls	r4, [r2], #-1
    44b4:	1aff0801 	bne	fffc64c0 <IRQ_STACK_BASE+0xbbfc64c0>
    44b8:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    44bc:	00133c00 	andseq	r3, r3, r0, lsl #24
    44c0:	78000600 	stmdavc	r0, {r9, sl}
    44c4:	1aff0800 	bne	fffc64cc <IRQ_STACK_BASE+0xbbfc64cc>
    44c8:	00133c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    44cc:	00138400 	andseq	r8, r3, r0, lsl #8
    44d0:	91005b00 	tstls	r0, r0, lsl #22
    44d4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    44d8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    44dc:	911e5e08 	tstls	lr, r8, lsl #28
    44e0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    44e4:	0a221aff 	beq	88b0e8 <STACK_SIZE+0x8b0e8>
    44e8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    44ec:	f7e00324 			; <UNDEFINED> instruction: 0xf7e00324
    44f0:	94224000 	strtls	r4, [r2], #-0
    44f4:	1aff0801 	bne	fffc6500 <IRQ_STACK_BASE+0xbbfc6500>
    44f8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    44fc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4500:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4504:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4508:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    450c:	bf0a221a 	svclt	0x000a221a
    4510:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4514:	00f7e103 	rscseq	lr, r7, r3, lsl #2
    4518:	01942240 	orrseq	r2, r4, r0, asr #4
    451c:	221aff08 	andscs	pc, sl, #8, 30
    4520:	00771a4f 	rsbseq	r1, r7, pc, asr #20
    4524:	0ad82322 	beq	ff60d1b4 <IRQ_STACK_BASE+0xbb60d1b4>
    4528:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    452c:	13849f1a 	orrne	r9, r4, #26, 30	; 0x68
    4530:	13ec0000 	mvnne	r0, #0
    4534:	005b0000 	subseq	r0, fp, r0
    4538:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    453c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4540:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4544:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4548:	221aff08 	andscs	pc, sl, #8, 30
    454c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4550:	e0032431 	and	r2, r3, r1, lsr r4
    4554:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4558:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    455c:	9124381a 	teqls	r4, sl, lsl r8
    4560:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4564:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4568:	911e5e08 	tstls	lr, r8, lsl #28
    456c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4570:	0a221aff 	beq	88b174 <STACK_SIZE+0x8b174>
    4574:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4578:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    457c:	94224000 	strtls	r4, [r2], #-0
    4580:	1aff0801 	bne	fffc658c <IRQ_STACK_BASE+0xbbfc658c>
    4584:	031a4f22 	tsteq	sl, #34, 30	; 0x88
    4588:	40013d20 	andmi	r3, r1, r0, lsr #26
    458c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4590:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4594:	00000000 	andeq	r0, r0, r0
    4598:	bc000000 	stclt	0, cr0, [r0], {-0}
    459c:	d4000010 	strle	r0, [r0], #-16
    45a0:	17000010 	smladne	r0, r0, r0, r0
    45a4:	03007100 	movweq	r7, #256	; 0x100
    45a8:	40016a48 	andmi	r6, r1, r8, asr #20
    45ac:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    45b0:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    45b4:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    45b8:	9f222435 	svcls	0x00222435
    45bc:	000010d4 	ldrdeq	r1, [r0], -r4
    45c0:	000010dc 	ldrdeq	r1, [r0], -ip
    45c4:	00710008 	rsbseq	r0, r1, r8
    45c8:	00742435 	rsbseq	r2, r4, r5, lsr r4
    45cc:	10dc9f22 	sbcsne	r9, ip, r2, lsr #30
    45d0:	10f40000 	rscsne	r0, r4, r0
    45d4:	00640000 	rsbeq	r0, r4, r0
    45d8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    45dc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    45e0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    45e4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    45e8:	221aff08 	andscs	pc, sl, #8, 30
    45ec:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    45f0:	e0032431 	and	r2, r3, r1, lsr r4
    45f4:	224000f7 	subcs	r0, r0, #247	; 0xf7
    45f8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45fc:	9124381a 	teqls	r4, sl, lsl r8
    4600:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4604:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4608:	911e5e08 	tstls	lr, r8, lsl #28
    460c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4610:	0a221aff 	beq	88b214 <STACK_SIZE+0x8b214>
    4614:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4618:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    461c:	94224000 	strtls	r4, [r2], #-0
    4620:	1aff0801 	bne	fffc662c <IRQ_STACK_BASE+0xbbfc662c>
    4624:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4628:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    462c:	b8232200 	stmdalt	r3!, {r9, sp}
    4630:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    4634:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    4638:	9f220074 	svcls	0x00220074
    463c:	000010f4 	strdeq	r1, [r0], -r4
    4640:	00001158 	andeq	r1, r0, r8, asr r1
    4644:	78910061 	ldmvc	r1, {r0, r5, r6}
    4648:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    464c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4650:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4654:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4658:	bf0a221a 	svclt	0x000a221a
    465c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4660:	00f7e003 	rscseq	lr, r7, r3
    4664:	01942240 	orrseq	r2, r4, r0, asr #4
    4668:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    466c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4670:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4674:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4678:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    467c:	1aff0801 	bne	fffc6688 <IRQ_STACK_BASE+0xbbfc6688>
    4680:	3bbf0a22 	blcc	fefc6f10 <IRQ_STACK_BASE+0xbafc6f10>
    4684:	0324311c 	teqeq	r4, #28, 2
    4688:	4000f7e1 	andmi	pc, r0, r1, ror #15
    468c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4690:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4694:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4698:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    469c:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    46a0:	1aff0801 	bne	fffc66ac <IRQ_STACK_BASE+0xbbfc66ac>
    46a4:	1c9f2435 	cfldrsne	mvf2, [pc], {53}	; 0x35
    46a8:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    46ac:	17000013 	smladne	r0, r3, r0, r0
    46b0:	03007100 	movweq	r7, #256	; 0x100
    46b4:	40016a60 	andmi	r6, r1, r0, ror #20
    46b8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    46bc:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    46c0:	00731e02 	rsbseq	r1, r3, r2, lsl #28
    46c4:	9f222435 	svcls	0x00222435
    46c8:	00001334 	andeq	r1, r0, r4, lsr r3
    46cc:	0000134c 	andeq	r1, r0, ip, asr #6
    46d0:	00710008 	rsbseq	r0, r1, r8
    46d4:	00742435 	rsbseq	r2, r4, r5, lsr r4
    46d8:	134c9f22 	movtne	r9, #53026	; 0xcf22
    46dc:	13600000 	cmnne	r0, #0
    46e0:	00640000 	rsbeq	r0, r4, r0
    46e4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    46e8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    46ec:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    46f0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    46f4:	221aff08 	andscs	pc, sl, #8, 30
    46f8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    46fc:	e0032431 	and	r2, r3, r1, lsr r4
    4700:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4704:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4708:	9124381a 	teqls	r4, sl, lsl r8
    470c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4710:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4714:	911e5e08 	tstls	lr, r8, lsl #28
    4718:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    471c:	0a221aff 	beq	88b320 <STACK_SIZE+0x8b320>
    4720:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4724:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    4728:	94224000 	strtls	r4, [r2], #-0
    472c:	1aff0801 	bne	fffc6738 <IRQ_STACK_BASE+0xbbfc6738>
    4730:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4734:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    4738:	b8232200 	stmdalt	r3!, {r9, sp}
    473c:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    4740:	24351aff 	ldrtcs	r1, [r5], #-2815	; 0xfffff501
    4744:	9f220074 	svcls	0x00220074
    4748:	00001360 	andeq	r1, r0, r0, ror #6
    474c:	00001384 	andeq	r1, r0, r4, lsl #7
    4750:	78910061 	ldmvc	r1, {r0, r5, r6}
    4754:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4758:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    475c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4760:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4764:	bf0a221a 	svclt	0x000a221a
    4768:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    476c:	00f7e003 	rscseq	lr, r7, r3
    4770:	01942240 	orrseq	r2, r4, r0, asr #4
    4774:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4778:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    477c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4780:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4784:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4788:	1aff0801 	bne	fffc6794 <IRQ_STACK_BASE+0xbbfc6794>
    478c:	3bbf0a22 	blcc	fefc701c <IRQ_STACK_BASE+0xbafc701c>
    4790:	0324311c 	teqeq	r4, #28, 2
    4794:	4000f7e1 	andmi	pc, r0, r1, ror #15
    4798:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    479c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    47a0:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    47a4:	22007725 	andcs	r7, r0, #9699328	; 0x940000
    47a8:	940ab823 	strls	fp, [sl], #-2083	; 0xfffff7dd
    47ac:	1aff0801 	bne	fffc67b8 <IRQ_STACK_BASE+0xbbfc67b8>
    47b0:	849f2435 	ldrhi	r2, [pc], #1077	; 47b8 <SVC_STACK_SIZE+0x7b8>
    47b4:	d0000013 	andle	r0, r0, r3, lsl r0
    47b8:	61000013 	tstvs	r0, r3, lsl r0
    47bc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    47c0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    47c4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    47c8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    47cc:	1aff0801 	bne	fffc67d8 <IRQ_STACK_BASE+0xbbfc67d8>
    47d0:	3bbf0a22 	blcc	fefc7060 <IRQ_STACK_BASE+0xbafc7060>
    47d4:	0324311c 	teqeq	r4, #28, 2
    47d8:	4000f7e0 	andmi	pc, r0, r0, ror #15
    47dc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    47e0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    47e4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    47e8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    47ec:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    47f0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    47f4:	221aff08 	andscs	pc, sl, #8, 30
    47f8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    47fc:	e1032431 	tst	r3, r1, lsr r4
    4800:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4804:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4808:	fa09221a 	blx	24d078 <IRQ_STACK_SIZE+0x245078>
    480c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 5138 <SVC_STACK_SIZE+0x1138>
    4810:	013d0003 	teqeq	sp, r3
    4814:	01942240 	orrseq	r2, r4, r0, asr #4
    4818:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    481c:	13d09f24 	bicsne	r9, r0, #36, 30	; 0x90
    4820:	13ec0000 	mvnne	r0, #0
    4824:	00ce0000 	sbceq	r0, lr, r0
    4828:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    482c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4830:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4834:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4838:	221aff08 	andscs	pc, sl, #8, 30
    483c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4840:	e0032431 	and	r2, r3, r1, lsr r4
    4844:	224000f7 	subcs	r0, r0, #247	; 0xf7
    4848:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    484c:	9124381a 	teqls	r4, sl, lsl r8
    4850:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4854:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4858:	911e5e08 	tstls	lr, r8, lsl #28
    485c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4860:	0a221aff 	beq	88b464 <STACK_SIZE+0x8b464>
    4864:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4868:	f7e10324 			; <UNDEFINED> instruction: 0xf7e10324
    486c:	94224000 	strtls	r4, [r2], #-0
    4870:	1aff0801 	bne	fffc687c <IRQ_STACK_BASE+0xbbfc687c>
    4874:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    4878:	0325ff09 	msreq	CPSR_sc, #9, 30	; 0x24
    487c:	40013d00 	andmi	r3, r1, r0, lsl #26
    4880:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4884:	78031aff 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4888:	2240016a 	subcs	r0, r0, #-2147483622	; 0x8000001a
    488c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4890:	03800a1a 	orreq	r0, r0, #106496	; 0x1a000
    4894:	0678911e 			; <UNDEFINED> instruction: 0x0678911e
    4898:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    489c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    48a0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    48a4:	1aff0801 	bne	fffc68b0 <IRQ_STACK_BASE+0xbbfc68b0>
    48a8:	3bbf0a22 	blcc	fefc7138 <IRQ_STACK_BASE+0xbafc7138>
    48ac:	0324311c 	teqeq	r4, #28, 2
    48b0:	4000f7e0 	andmi	pc, r0, r0, ror #15
    48b4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    48b8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    48bc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    48c0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    48c4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    48c8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    48cc:	221aff08 	andscs	pc, sl, #8, 30
    48d0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    48d4:	e1032431 	tst	r3, r1, lsr r4
    48d8:	224000f7 	subcs	r0, r0, #247	; 0xf7
    48dc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    48e0:	1a4f221a 	bne	13cd150 <STACK_SIZE+0xbcd150>
    48e4:	013d2003 	teqeq	sp, r3
    48e8:	01942240 	orrseq	r2, r4, r0, asr #4
    48ec:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    48f0:	80232224 	eorhi	r2, r3, r4, lsr #4
    48f4:	00009f3e 	andeq	r9, r0, lr, lsr pc
    48f8:	00000000 	andeq	r0, r0, r0
    48fc:	10bc0000 	adcsne	r0, ip, r0
    4900:	10d40000 	sbcsne	r0, r4, r0
    4904:	00020000 	andeq	r0, r2, r0
    4908:	131c9f30 	tstne	ip, #48, 30	; 0xc0
    490c:	13340000 	teqne	r4, #0
    4910:	00020000 	andeq	r0, r2, r0
    4914:	00009f30 	andeq	r9, r0, r0, lsr pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	11840000 	orrne	r0, r4, r0
    4920:	11a40000 			; <UNDEFINED> instruction: 0x11a40000
    4924:	00020000 	andeq	r0, r2, r0
    4928:	11a49f30 			; <UNDEFINED> instruction: 0x11a49f30
    492c:	11bc0000 			; <UNDEFINED> instruction: 0x11bc0000
    4930:	000b0000 	andeq	r0, fp, r0
    4934:	947f8c91 	ldrbtls	r8, [pc], #-3217	; 493c <SVC_STACK_SIZE+0x93c>
    4938:	1c7c9101 	ldfnep	f1, [ip], #-4
    493c:	d89f4d23 	ldmle	pc, {r0, r1, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
    4940:	1c000012 	stcne	0, cr0, [r0], {18}
    4944:	0b000013 	bleq	4998 <SVC_STACK_SIZE+0x998>
    4948:	7f8c9100 	svcvc	0x008c9100
    494c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4950:	9f4d231c 	svcls	0x004d231c
	...
    495c:	00001158 	andeq	r1, r0, r8, asr r1
    4960:	00001184 	andeq	r1, r0, r4, lsl #3
    4964:	9f300002 	svcls	0x00300002
	...
    4970:	000011dc 	ldrdeq	r1, [r0], -ip
    4974:	000011f0 	strdeq	r1, [r0], -r0
    4978:	9f300002 	svcls	0x00300002
    497c:	000011f0 	strdeq	r1, [r0], -r0
    4980:	000011fc 	strdeq	r1, [r0], -ip
    4984:	fc520001 	mrrc2	0, 0, r0, r2, cr1
    4988:	00000011 	andeq	r0, r0, r1, lsl r0
    498c:	03000012 	movweq	r0, #18
    4990:	9f7f7200 	svcls	0x007f7200
    4994:	00001200 	andeq	r1, r0, r0, lsl #4
    4998:	00001224 	andeq	r1, r0, r4, lsr #4
    499c:	78520001 	ldmdavc	r2, {r0}^
    49a0:	8c000012 	stchi	0, cr0, [r0], {18}
    49a4:	02000012 	andeq	r0, r0, #18
    49a8:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    49ac:	98000012 	stmdals	r0, {r1, r4}
    49b0:	01000012 	tsteq	r0, r2, lsl r0
    49b4:	12985200 	addsne	r5, r8, #0, 4
    49b8:	129c0000 	addsne	r0, ip, #0
    49bc:	00030000 	andeq	r0, r3, r0
    49c0:	9c9f7f72 	ldcls	15, cr7, [pc], {114}	; 0x72
    49c4:	c0000012 	andgt	r0, r0, r2, lsl r0
    49c8:	01000012 	tsteq	r0, r2, lsl r0
    49cc:	00005200 	andeq	r5, r0, r0, lsl #4
    49d0:	00000000 	andeq	r0, r0, r0
    49d4:	11c00000 	bicne	r0, r0, r0
    49d8:	11dc0000 	bicsne	r0, ip, r0
    49dc:	00020000 	andeq	r0, r2, r0
    49e0:	11dc9f30 	bicsne	r9, ip, r0, lsr pc
    49e4:	12280000 	eorne	r0, r8, #0
    49e8:	00010000 	andeq	r0, r1, r0
    49ec:	00122859 	andseq	r2, r2, r9, asr r8
    49f0:	00122c00 	andseq	r2, r2, r0, lsl #24
    49f4:	79000300 	stmdbvc	r0, {r8, r9}
    49f8:	122c9f7f 	eorne	r9, ip, #508	; 0x1fc
    49fc:	12400000 	subne	r0, r0, #0
    4a00:	00010000 	andeq	r0, r1, r0
    4a04:	00125059 	andseq	r5, r2, r9, asr r0
    4a08:	00127800 	andseq	r7, r2, r0, lsl #16
    4a0c:	30000200 	andcc	r0, r0, r0, lsl #4
    4a10:	0012789f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    4a14:	0012c400 	andseq	ip, r2, r0, lsl #8
    4a18:	5a000100 	bpl	4e20 <SVC_STACK_SIZE+0xe20>
    4a1c:	000012c4 	andeq	r1, r0, r4, asr #5
    4a20:	000012c8 	andeq	r1, r0, r8, asr #5
    4a24:	7f7a0003 	svcvc	0x007a0003
    4a28:	0012c89f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    4a2c:	0012d800 	andseq	sp, r2, r0, lsl #16
    4a30:	5a000100 	bpl	4e38 <SVC_STACK_SIZE+0xe38>
	...
    4a3c:	000011c0 	andeq	r1, r0, r0, asr #3
    4a40:	000011d8 	ldrdeq	r1, [r0], -r8
    4a44:	d8580001 	ldmdale	r8, {r0}^
    4a48:	dc000011 	stcle	0, cr0, [r0], {17}
    4a4c:	15000011 	strne	r0, [r0, #-17]	; 0xffffffef
    4a50:	7f989100 	svcvc	0x00989100
    4a54:	91007406 	tstls	r0, r6, lsl #8
    4a58:	72067f88 	andvc	r7, r6, #136, 30	; 0x220
    4a5c:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4a60:	16000128 	strne	r0, [r0], -r8, lsr #2
    4a64:	11dc9f13 	bicsne	r9, ip, r3, lsl pc
    4a68:	12400000 	subne	r0, r0, #0
    4a6c:	00190000 	andseq	r0, r9, r0
    4a70:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4a74:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4a78:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    4a7c:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    4a80:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4a84:	13160001 	tstne	r6, #1
    4a88:	0012409f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    4a8c:	00125000 	andseq	r5, r2, r0
    4a90:	91001e00 	tstls	r0, r0, lsl #28
    4a94:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    4a98:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    4a9c:	94067f8c 	strls	r7, [r6], #-3980	; 0xfffff074
    4aa0:	1aff0801 	bne	fffc6aac <IRQ_STACK_BASE+0xbbfc6aac>
    4aa4:	067fa091 			; <UNDEFINED> instruction: 0x067fa091
    4aa8:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4aac:	13160001 	tstne	r6, #1
    4ab0:	0012509f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    4ab4:	00126c00 	andseq	r6, r2, r0, lsl #24
    4ab8:	59000100 	stmdbpl	r0, {r8}
	...
    4ac4:	000011f0 	strdeq	r1, [r0], -r0
    4ac8:	000011f8 	strdeq	r1, [r0], -r8
    4acc:	00710006 	rsbseq	r0, r1, r6
    4ad0:	9f220075 	svcls	0x00220075
    4ad4:	000011f8 	strdeq	r1, [r0], -r8
    4ad8:	00001214 	andeq	r1, r0, r4, lsl r2
    4adc:	00500001 	subseq	r0, r0, r1
    4ae0:	00000000 	andeq	r0, r0, r0
    4ae4:	8c000000 	stchi	0, cr0, [r0], {-0}
    4ae8:	94000012 	strls	r0, [r0], #-18	; 0xffffffee
    4aec:	06000012 			; <UNDEFINED> instruction: 0x06000012
    4af0:	78007100 	stmdavc	r0, {r8, ip, sp, lr}
    4af4:	949f2200 	ldrls	r2, [pc], #512	; 4afc <SVC_STACK_SIZE+0xafc>
    4af8:	b0000012 	andlt	r0, r0, r2, lsl r0
    4afc:	01000012 	tsteq	r0, r2, lsl r0
    4b00:	00005000 	andeq	r5, r0, r0
    4b04:	00000000 	andeq	r0, r0, r0
    4b08:	13ec0000 	mvnne	r0, #0
    4b0c:	14200000 	strtne	r0, [r0], #-0
    4b10:	00010000 	andeq	r0, r1, r0
    4b14:	00142050 	andseq	r2, r4, r0, asr r0
    4b18:	00156000 	andseq	r6, r5, r0
    4b1c:	91000300 	mrsls	r0, LR_irq
    4b20:	00007fac 	andeq	r7, r0, ip, lsr #31
    4b24:	00000000 	andeq	r0, r0, r0
    4b28:	13ec0000 	mvnne	r0, #0
    4b2c:	14100000 	ldrne	r0, [r0], #-0
    4b30:	00010000 	andeq	r0, r1, r0
    4b34:	00141051 	andseq	r1, r4, r1, asr r0
    4b38:	00143400 	andseq	r3, r4, r0, lsl #8
    4b3c:	5c000100 	stfpls	f0, [r0], {-0}
    4b40:	00001434 	andeq	r1, r0, r4, lsr r4
    4b44:	00001484 	andeq	r1, r0, r4, lsl #9
    4b48:	84590001 	ldrbhi	r0, [r9], #-1
    4b4c:	60000014 	andvs	r0, r0, r4, lsl r0
    4b50:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    4b54:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4b58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b5c:	00000000 	andeq	r0, r0, r0
    4b60:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4b64:	00145400 	andseq	r5, r4, r0, lsl #8
    4b68:	52000100 	andpl	r0, r0, #0, 2
    4b6c:	00001454 	andeq	r1, r0, r4, asr r4
    4b70:	00001560 	andeq	r1, r0, r0, ror #10
    4b74:	a0910003 	addsge	r0, r1, r3
    4b78:	0000007f 	andeq	r0, r0, pc, ror r0
    4b7c:	00000000 	andeq	r0, r0, r0
    4b80:	0013ec00 	andseq	lr, r3, r0, lsl #24
    4b84:	00145800 	andseq	r5, r4, r0, lsl #16
    4b88:	53000100 	movwpl	r0, #256	; 0x100
    4b8c:	00001458 	andeq	r1, r0, r8, asr r4
    4b90:	00001560 	andeq	r1, r0, r0, ror #10
    4b94:	a4910003 	ldrge	r0, [r1], #3
    4b98:	0000007f 	andeq	r0, r0, pc, ror r0
    4b9c:	00000000 	andeq	r0, r0, r0
    4ba0:	00143800 	andseq	r3, r4, r0, lsl #16
    4ba4:	00155c00 	andseq	r5, r5, r0, lsl #24
    4ba8:	91000600 	tstls	r0, r0, lsl #12
    4bac:	24340678 	ldrtcs	r0, [r4], #-1656	; 0xfffff988
    4bb0:	00155c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    4bb4:	00156000 	andseq	r6, r5, r0
    4bb8:	7d000600 	stcvc	6, cr0, [r0, #-0]
    4bbc:	24340600 	ldrtcs	r0, [r4], #-1536	; 0xfffffa00
    4bc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4bc4:	00000000 	andeq	r0, r0, r0
    4bc8:	00148400 	andseq	r8, r4, r0, lsl #8
    4bcc:	00149400 	andseq	r9, r4, r0, lsl #8
    4bd0:	91000b00 	tstls	r0, r0, lsl #22
    4bd4:	01947fa8 	orrseq	r7, r4, r8, lsr #31
    4bd8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4bdc:	15409f43 	strbne	r9, [r0, #-3907]	; 0xfffff0bd
    4be0:	15600000 	strbne	r0, [r0, #-0]!
    4be4:	000b0000 	andeq	r0, fp, r0
    4be8:	947fa891 	ldrbtls	sl, [pc], #-2193	; 4bf0 <SVC_STACK_SIZE+0xbf0>
    4bec:	1c7c9101 	ldfnep	f1, [ip], #-4
    4bf0:	009f4323 	addseq	r4, pc, r3, lsr #6
    4bf4:	00000000 	andeq	r0, r0, r0
    4bf8:	84000000 	strhi	r0, [r0], #-0
    4bfc:	9c000014 	stcls	0, cr0, [r0], {20}
    4c00:	02000014 	andeq	r0, r0, #20
    4c04:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    4c08:	b0000014 	andlt	r0, r0, r4, lsl r0
    4c0c:	0b000014 	bleq	4c64 <SVC_STACK_SIZE+0xc64>
    4c10:	7f989100 	svcvc	0x00989100
    4c14:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4c18:	9f4d231c 	svcls	0x004d231c
    4c1c:	0000152c 	andeq	r1, r0, ip, lsr #10
    4c20:	00001560 	andeq	r1, r0, r0, ror #10
    4c24:	9891000b 	ldmls	r1, {r0, r1, r3}
    4c28:	9101947f 	tstls	r1, pc, ror r4
    4c2c:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    4c30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c34:	00000000 	andeq	r0, r0, r0
    4c38:	0014bc00 	andseq	fp, r4, r0, lsl #24
    4c3c:	0014d000 	andseq	sp, r4, r0
    4c40:	30000200 	andcc	r0, r0, r0, lsl #4
    4c44:	0014d09f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    4c48:	00151c00 	andseq	r1, r5, r0, lsl #24
    4c4c:	58000100 	stmdapl	r0, {r8}
    4c50:	0000151c 	andeq	r1, r0, ip, lsl r5
    4c54:	00001520 	andeq	r1, r0, r0, lsr #10
    4c58:	7f780003 	svcvc	0x00780003
    4c5c:	0015209f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    4c60:	00152c00 	andseq	r2, r5, r0, lsl #24
    4c64:	58000100 	stmdapl	r0, {r8}
	...
    4c70:	000014d0 	ldrdeq	r1, [r0], -r0
    4c74:	000014e4 	andeq	r1, r0, r4, ror #9
    4c78:	9f300002 	svcls	0x00300002
    4c7c:	000014e4 	andeq	r1, r0, r4, ror #9
    4c80:	000014f0 	strdeq	r1, [r0], -r0
    4c84:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    4c88:	f4000014 	vst4.8	{d0-d3}, [r0 :64], r4
    4c8c:	03000014 	movweq	r0, #20
    4c90:	9f7f7300 	svcls	0x007f7300
    4c94:	000014f4 	strdeq	r1, [r0], -r4
    4c98:	00001518 	andeq	r1, r0, r8, lsl r5
    4c9c:	00530001 	subseq	r0, r3, r1
    4ca0:	00000000 	andeq	r0, r0, r0
    4ca4:	bc000000 	stclt	0, cr0, [r0], {-0}
    4ca8:	cc000014 	stcgt	0, cr0, [r0], {20}
    4cac:	01000014 	tsteq	r0, r4, lsl r0
    4cb0:	14cc5700 	strbne	r5, [ip], #1792	; 0x700
    4cb4:	14d00000 	ldrbne	r0, [r0], #0
    4cb8:	00130000 	andseq	r0, r3, r0
    4cbc:	067fa491 			; <UNDEFINED> instruction: 0x067fa491
    4cc0:	00700072 	rsbseq	r0, r0, r2, ror r0
    4cc4:	301a0073 	andscc	r0, sl, r3, ror r0
    4cc8:	00012829 	andeq	r2, r1, r9, lsr #16
    4ccc:	d09f1316 	addsle	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4cd0:	60000014 	andvs	r0, r0, r4, lsl r0
    4cd4:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    4cd8:	7fa49100 	svcvc	0x00a49100
    4cdc:	7fa09106 	svcvc	0x00a09106
    4ce0:	7f989106 	svcvc	0x00989106
    4ce4:	08019406 	stmdaeq	r1, {r1, r2, sl, ip, pc}
    4ce8:	9c911aff 	vldmials	r1, {s2-s256}
    4cec:	301a067f 	andscc	r0, sl, pc, ror r6
    4cf0:	00012829 	andeq	r2, r1, r9, lsr #16
    4cf4:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    4cf8:	00000000 	andeq	r0, r0, r0
    4cfc:	e4000000 	str	r0, [r0], #-0
    4d00:	ec000014 	stc	0, cr0, [r0], {20}
    4d04:	06000014 			; <UNDEFINED> instruction: 0x06000014
    4d08:	76007200 	strvc	r7, [r0], -r0, lsl #4
    4d0c:	ec9f2200 	lfm	f2, 4, [pc], {0}
    4d10:	08000014 	stmdaeq	r0, {r2, r4}
    4d14:	01000015 	tsteq	r0, r5, lsl r0
    4d18:	00005100 	andeq	r5, r0, r0, lsl #2
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	15600000 	strbne	r0, [r0, #-0]!
    4d24:	15c00000 	strbne	r0, [r0]
    4d28:	00010000 	andeq	r0, r1, r0
    4d2c:	0015c050 	andseq	ip, r5, r0, asr r0
    4d30:	00177400 	andseq	r7, r7, r0, lsl #8
    4d34:	91000300 	mrsls	r0, LR_irq
    4d38:	17747f8c 	ldrbne	r7, [r4, -ip, lsl #31]!
    4d3c:	17780000 	ldrbne	r0, [r8, -r0]!
    4d40:	00010000 	andeq	r0, r1, r0
    4d44:	00177855 	andseq	r7, r7, r5, asr r8
    4d48:	00177c00 	andseq	r7, r7, r0, lsl #24
    4d4c:	91000300 	mrsls	r0, LR_irq
    4d50:	00007f8c 	andeq	r7, r0, ip, lsl #31
    4d54:	00000000 	andeq	r0, r0, r0
    4d58:	15600000 	strbne	r0, [r0, #-0]!
    4d5c:	15c00000 	strbne	r0, [r0]
    4d60:	00010000 	andeq	r0, r1, r0
    4d64:	0015c051 	andseq	ip, r5, r1, asr r0
    4d68:	00177c00 	andseq	r7, r7, r0, lsl #24
    4d6c:	91000300 	mrsls	r0, LR_irq
    4d70:	00007efc 	strdeq	r7, [r0], -ip
    4d74:	00000000 	andeq	r0, r0, r0
    4d78:	15600000 	strbne	r0, [r0, #-0]!
    4d7c:	15c00000 	strbne	r0, [r0]
    4d80:	00010000 	andeq	r0, r1, r0
    4d84:	0015c052 	andseq	ip, r5, r2, asr r0
    4d88:	00177c00 	andseq	r7, r7, r0, lsl #24
    4d8c:	91000300 	mrsls	r0, LR_irq
    4d90:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	15600000 	strbne	r0, [r0, #-0]!
    4d9c:	15c00000 	strbne	r0, [r0]
    4da0:	00010000 	andeq	r0, r1, r0
    4da4:	0015c053 	andseq	ip, r5, r3, asr r0
    4da8:	00177c00 	andseq	r7, r7, r0, lsl #24
    4dac:	91000300 	mrsls	r0, LR_irq
    4db0:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	15600000 	strbne	r0, [r0, #-0]!
    4dbc:	15640000 	strbne	r0, [r4, #-0]!
    4dc0:	00020000 	andeq	r0, r2, r0
    4dc4:	15640091 	strbne	r0, [r4, #-145]!	; 0xffffff6f
    4dc8:	15900000 	ldrne	r0, [r0]
    4dcc:	00020000 	andeq	r0, r2, r0
    4dd0:	1590007c 	ldrne	r0, [r0, #124]	; 0x7c
    4dd4:	15c00000 	strbne	r0, [r0]
    4dd8:	00020000 	andeq	r0, r2, r0
    4ddc:	15c00091 	strbne	r0, [r0, #145]	; 0x91
    4de0:	15d80000 	ldrbne	r0, [r8]
    4de4:	00010000 	andeq	r0, r1, r0
    4de8:	0015d855 	andseq	sp, r5, r5, asr r8
    4dec:	0015e000 	andseq	lr, r5, r0
    4df0:	5c000100 	stfpls	f0, [r0], {-0}
    4df4:	000015e0 	andeq	r1, r0, r0, ror #11
    4df8:	000015e4 	andeq	r1, r0, r4, ror #11
    4dfc:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    4e00:	0015e47e 	andseq	lr, r5, lr, ror r4
    4e04:	00162400 	andseq	r2, r6, r0, lsl #8
    4e08:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4e0c:	00001624 	andeq	r1, r0, r4, lsr #12
    4e10:	0000162c 	andeq	r1, r0, ip, lsr #12
    4e14:	2c550001 	mrrccs	0, 0, r0, r5, cr1
    4e18:	30000016 	andcc	r0, r0, r6, lsl r0
    4e1c:	01000016 	tsteq	r0, r6, lsl r0
    4e20:	16305c00 	ldrtne	r5, [r0], -r0, lsl #24
    4e24:	177c0000 	ldrbne	r0, [ip, -r0]!
    4e28:	00030000 	andeq	r0, r3, r0
    4e2c:	007ef891 			; <UNDEFINED> instruction: 0x007ef891
    4e30:	00000000 	andeq	r0, r0, r0
    4e34:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    4e38:	dc000015 	stcle	0, cr0, [r0], {21}
    4e3c:	01000015 	tsteq	r0, r5, lsl r0
    4e40:	15dc5300 	ldrbne	r5, [ip, #768]	; 0x300
    4e44:	15e40000 	strbne	r0, [r4, #0]!
    4e48:	00050000 	andeq	r0, r5, r0
    4e4c:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    4e50:	0015e49f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    4e54:	0015f000 	andseq	pc, r5, r0
    4e58:	73000d00 	movwvc	r0, #3328	; 0xd00
    4e5c:	75243800 	strvc	r3, [r4, #-2048]!	; 0xfffff800
    4e60:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    4e64:	9f211aff 	svcls	0x00211aff
    4e68:	0000162c 	andeq	r1, r0, ip, lsr #12
    4e6c:	00001650 	andeq	r1, r0, r0, asr r6
    4e70:	00530001 	subseq	r0, r3, r1
    4e74:	00000000 	andeq	r0, r0, r0
    4e78:	2c000000 	stccs	0, cr0, [r0], {-0}
    4e7c:	50000016 	andpl	r0, r0, r6, lsl r0
    4e80:	01000016 	tsteq	r0, r6, lsl r0
    4e84:	00005300 	andeq	r5, r0, r0, lsl #6
    4e88:	00000000 	andeq	r0, r0, r0
    4e8c:	162c0000 	strtne	r0, [ip], -r0
    4e90:	17740000 	ldrbne	r0, [r4, -r0]!
    4e94:	00030000 	andeq	r0, r3, r0
    4e98:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    4e9c:	00000000 	andeq	r0, r0, r0
    4ea0:	94000000 	strls	r0, [r0], #-0
    4ea4:	a4000016 	strge	r0, [r0], #-22	; 0xffffffea
    4ea8:	0b000016 	bleq	4f08 <SVC_STACK_SIZE+0xf08>
    4eac:	7f849100 	svcvc	0x00849100
    4eb0:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4eb4:	9f4b231c 	svcls	0x004b231c
    4eb8:	00001750 	andeq	r1, r0, r0, asr r7
    4ebc:	0000177c 	andeq	r1, r0, ip, ror r7
    4ec0:	8491000b 	ldrhi	r0, [r1], #11
    4ec4:	9101947f 	tstls	r1, pc, ror r4
    4ec8:	4b231c7c 	blmi	8cc0c0 <STACK_SIZE+0xcc0c0>
    4ecc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ed0:	00000000 	andeq	r0, r0, r0
    4ed4:	00169400 	andseq	r9, r6, r0, lsl #8
    4ed8:	0016ac00 	andseq	sl, r6, r0, lsl #24
    4edc:	30000200 	andcc	r0, r0, r0, lsl #4
    4ee0:	0016ac9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4ee4:	0016c000 	andseq	ip, r6, r0
    4ee8:	91000b00 	tstls	r0, r0, lsl #22
    4eec:	01947f9c 			; <UNDEFINED> instruction: 0x01947f9c
    4ef0:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4ef4:	173c9f55 			; <UNDEFINED> instruction: 0x173c9f55
    4ef8:	177c0000 	ldrbne	r0, [ip, -r0]!
    4efc:	000b0000 	andeq	r0, fp, r0
    4f00:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4f08 <SVC_STACK_SIZE+0xf08>
    4f04:	1c7c9101 	ldfnep	f1, [ip], #-4
    4f08:	009f5523 	addseq	r5, pc, r3, lsr #10
    4f0c:	00000000 	andeq	r0, r0, r0
    4f10:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4f14:	e0000016 	and	r0, r0, r6, lsl r0
    4f18:	02000016 	andeq	r0, r0, #22
    4f1c:	e09f3000 	adds	r3, pc, r0
    4f20:	2c000016 	stccs	0, cr0, [r0], {22}
    4f24:	01000017 	tsteq	r0, r7, lsl r0
    4f28:	172c5700 	strne	r5, [ip, -r0, lsl #14]!
    4f2c:	17300000 	ldrne	r0, [r0, -r0]!
    4f30:	00030000 	andeq	r0, r3, r0
    4f34:	309f7f77 	addscc	r7, pc, r7, ror pc	; <UNPREDICTABLE>
    4f38:	3c000017 	stccc	0, cr0, [r0], {23}
    4f3c:	01000017 	tsteq	r0, r7, lsl r0
    4f40:	00005700 	andeq	r5, r0, r0, lsl #14
    4f44:	00000000 	andeq	r0, r0, r0
    4f48:	16e00000 	strbtne	r0, [r0], r0
    4f4c:	16f40000 	ldrbtne	r0, [r4], r0
    4f50:	00020000 	andeq	r0, r2, r0
    4f54:	16f49f30 			; <UNDEFINED> instruction: 0x16f49f30
    4f58:	17000000 	strne	r0, [r0, -r0]
    4f5c:	00010000 	andeq	r0, r1, r0
    4f60:	00170053 	andseq	r0, r7, r3, asr r0
    4f64:	00170400 	andseq	r0, r7, r0, lsl #8
    4f68:	73000300 	movwvc	r0, #768	; 0x300
    4f6c:	17049f7f 	smlsdxne	r4, pc, pc, r9	; <UNPREDICTABLE>
    4f70:	17280000 	strne	r0, [r8, -r0]!
    4f74:	00010000 	andeq	r0, r1, r0
    4f78:	00000053 	andeq	r0, r0, r3, asr r0
    4f7c:	00000000 	andeq	r0, r0, r0
    4f80:	0016cc00 	andseq	ip, r6, r0, lsl #24
    4f84:	0016dc00 	andseq	sp, r6, r0, lsl #24
    4f88:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4f8c:	000016dc 	ldrdeq	r1, [r0], -ip
    4f90:	000016e0 	andeq	r1, r0, r0, ror #13
    4f94:	94910013 	ldrls	r0, [r1], #19
    4f98:	007c067f 	rsbseq	r0, ip, pc, ror r6
    4f9c:	00730070 	rsbseq	r0, r3, r0, ror r0
    4fa0:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4fa4:	13160001 	tstne	r6, #1
    4fa8:	0016e09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    4fac:	00177c00 	andseq	r7, r7, r0, lsl #24
    4fb0:	91001e00 	tstls	r0, r0, lsl #28
    4fb4:	91067f94 			; <UNDEFINED> instruction: 0x91067f94
    4fb8:	91067f98 			; <UNDEFINED> instruction: 0x91067f98
    4fbc:	94067f9c 	strls	r7, [r6], #-3996	; 0xfffff064
    4fc0:	1aff0801 	bne	fffc6fcc <IRQ_STACK_BASE+0xbbfc6fcc>
    4fc4:	067f9091 			; <UNDEFINED> instruction: 0x067f9091
    4fc8:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4fcc:	13160001 	tstne	r6, #1
    4fd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	0016f400 	andseq	pc, r6, r0, lsl #8
    4fdc:	0016fc00 	andseq	pc, r6, r0, lsl #24
    4fe0:	72000600 	andvc	r0, r0, #0, 12
    4fe4:	22007500 	andcs	r7, r0, #0, 10
    4fe8:	0016fc9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4fec:	00171800 	andseq	r1, r7, r0, lsl #16
    4ff0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ffc:	0000177c 	andeq	r1, r0, ip, ror r7
    5000:	0000178c 	andeq	r1, r0, ip, lsl #15
    5004:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5008:	fc000017 	stc2	0, cr0, [r0], {23}
    500c:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    5010:	5001f300 	andpl	pc, r1, r0, lsl #6
    5014:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5018:	00000000 	andeq	r0, r0, r0
    501c:	00177c00 	andseq	r7, r7, r0, lsl #24
    5020:	0017a000 	andseq	sl, r7, r0
    5024:	51000100 	mrspl	r0, (UNDEF: 16)
    5028:	000017a0 	andeq	r1, r0, r0, lsr #15
    502c:	000017a4 	andeq	r1, r0, r4, lsr #15
    5030:	a45c0001 	ldrbge	r0, [ip], #-1
    5034:	fc000017 	stc2	0, cr0, [r0], {23}
    5038:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    503c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5040:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5044:	00000000 	andeq	r0, r0, r0
    5048:	00177c00 	andseq	r7, r7, r0, lsl #24
    504c:	00179000 	andseq	r9, r7, r0
    5050:	52000100 	andpl	r0, r0, #0, 2
    5054:	00001790 	muleq	r0, r0, r7
    5058:	000017fc 	strdeq	r1, [r0], -ip
    505c:	01f30004 	mvnseq	r0, r4
    5060:	00009f52 	andeq	r9, r0, r2, asr pc
    5064:	00000000 	andeq	r0, r0, r0
    5068:	177c0000 	ldrbne	r0, [ip, -r0]!
    506c:	17a40000 	strne	r0, [r4, r0]!
    5070:	00010000 	andeq	r0, r1, r0
    5074:	0017a453 	andseq	sl, r7, r3, asr r4
    5078:	0017fc00 	andseq	pc, r7, r0, lsl #24
    507c:	f3000400 	vshl.u8	d0, d0, d0
    5080:	009f5301 	addseq	r5, pc, r1, lsl #6
    5084:	00000000 	andeq	r0, r0, r0
    5088:	b4000000 	strlt	r0, [r0], #-0
    508c:	c0000017 	andgt	r0, r0, r7, lsl r0
    5090:	01000017 	tsteq	r0, r7, lsl r0
    5094:	17c05000 	strbne	r5, [r0, r0]
    5098:	17e80000 	strbne	r0, [r8, r0]!
    509c:	00010000 	andeq	r0, r1, r0
    50a0:	0000005c 	andeq	r0, r0, ip, asr r0
    50a4:	00000000 	andeq	r0, r0, r0
    50a8:	0017a400 	andseq	sl, r7, r0, lsl #8
    50ac:	0017b400 	andseq	fp, r7, r0, lsl #8
    50b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    50bc:	000017c0 	andeq	r1, r0, r0, asr #15
    50c0:	000017e8 	andeq	r1, r0, r8, ror #15
    50c4:	00510001 	subseq	r0, r1, r1
    50c8:	00000000 	andeq	r0, r0, r0
    50cc:	c0000000 	andgt	r0, r0, r0
    50d0:	d8000017 	stmdale	r0, {r0, r1, r2, r4}
    50d4:	01000017 	tsteq	r0, r7, lsl r0
    50d8:	17d85c00 	ldrbne	r5, [r8, r0, lsl #24]
    50dc:	17e80000 	strbne	r0, [r8, r0]!
    50e0:	00030000 	andeq	r0, r3, r0
    50e4:	009f7f7c 	addseq	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    50e8:	00000000 	andeq	r0, r0, r0
    50ec:	fc000000 	stc2	0, cr0, [r0], {-0}
    50f0:	a0000017 	andge	r0, r0, r7, lsl r0
    50f4:	01000018 	tsteq	r0, r8, lsl r0
    50f8:	18a05000 	stmiane	r0!, {ip, lr}
    50fc:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    5100:	00040000 	andeq	r0, r4, r0
    5104:	9f5001f3 	svcls	0x005001f3
    5108:	00001914 	andeq	r1, r0, r4, lsl r9
    510c:	00001960 	andeq	r1, r0, r0, ror #18
    5110:	60500001 	subsvs	r0, r0, r1
    5114:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    5118:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    511c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5120:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    5124:	0019b000 	andseq	fp, r9, r0
    5128:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5134:	000017fc 	strdeq	r1, [r0], -ip
    5138:	000018a0 	andeq	r1, r0, r0, lsr #17
    513c:	a0510001 	subsge	r0, r1, r1
    5140:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    5144:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    5148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    514c:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    5150:	00196000 	andseq	r6, r9, r0
    5154:	51000100 	mrspl	r0, (UNDEF: 16)
    5158:	00001960 	andeq	r1, r0, r0, ror #18
    515c:	000019a4 	andeq	r1, r0, r4, lsr #19
    5160:	01f30004 	mvnseq	r0, r4
    5164:	19a49f51 	stmibne	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    5168:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    516c:	00010000 	andeq	r0, r1, r0
    5170:	00000051 	andeq	r0, r0, r1, asr r0
    5174:	00000000 	andeq	r0, r0, r0
    5178:	0017fc00 	andseq	pc, r7, r0, lsl #24
    517c:	00188c00 	andseq	r8, r8, r0, lsl #24
    5180:	52000100 	andpl	r0, r0, #0, 2
    5184:	0000188c 	andeq	r1, r0, ip, lsl #17
    5188:	00001914 	andeq	r1, r0, r4, lsl r9
    518c:	01f30004 	mvnseq	r0, r4
    5190:	19149f52 	ldmdbne	r4, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    5194:	19400000 	stmdbne	r0, {}^	; <UNPREDICTABLE>
    5198:	00010000 	andeq	r0, r1, r0
    519c:	00194052 	andseq	r4, r9, r2, asr r0
    51a0:	00196000 	andseq	r6, r9, r0
    51a4:	90000200 	andls	r0, r0, r0, lsl #4
    51a8:	0019604f 	andseq	r6, r9, pc, asr #32
    51ac:	0019a400 	andseq	sl, r9, r0, lsl #8
    51b0:	f3000400 	vshl.u8	d0, d0, d0
    51b4:	a49f5201 	ldrge	r5, [pc], #513	; 51bc <SVC_STACK_SIZE+0x11bc>
    51b8:	b0000019 	andlt	r0, r0, r9, lsl r0
    51bc:	01000019 	tsteq	r0, r9, lsl r0
    51c0:	00005200 	andeq	r5, r0, r0, lsl #4
    51c4:	00000000 	andeq	r0, r0, r0
    51c8:	17fc0000 	ldrbne	r0, [ip, r0]!
    51cc:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
    51d0:	00010000 	andeq	r0, r1, r0
    51d4:	00188053 	andseq	r8, r8, r3, asr r0
    51d8:	0018a000 	andseq	sl, r8, r0
    51dc:	90000200 	andls	r0, r0, r0, lsl #4
    51e0:	0018a04f 	andseq	sl, r8, pc, asr #32
    51e4:	00191400 	andseq	r1, r9, r0, lsl #8
    51e8:	f3000400 	vshl.u8	d0, d0, d0
    51ec:	149f5301 	ldrne	r5, [pc], #769	; 51f4 <SVC_STACK_SIZE+0x11f4>
    51f0:	2c000019 	stccs	0, cr0, [r0], {25}
    51f4:	01000019 	tsteq	r0, r9, lsl r0
    51f8:	192c5300 	stmdbne	ip!, {r8, r9, ip, lr}
    51fc:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    5200:	00040000 	andeq	r0, r4, r0
    5204:	9f5301f3 	svcls	0x005301f3
    5208:	000019a4 	andeq	r1, r0, r4, lsr #19
    520c:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    5210:	00530001 	subseq	r0, r3, r1
    5214:	00000000 	andeq	r0, r0, r0
    5218:	fc000000 	stc2	0, cr0, [r0], {-0}
    521c:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    5220:	02000018 	andeq	r0, r0, #24
    5224:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    5228:	0c000018 	stceq	0, cr0, [r0], {24}
    522c:	02000019 	andeq	r0, r0, #25
    5230:	14047d00 	strne	r7, [r4], #-3328	; 0xfffff300
    5234:	b0000019 	andlt	r0, r0, r9, lsl r0
    5238:	02000019 	andeq	r0, r0, #25
    523c:	00047d00 	andeq	r7, r4, r0, lsl #26
    5240:	00000000 	andeq	r0, r0, r0
    5244:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5248:	70000018 	andvc	r0, r0, r8, lsl r0
    524c:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5250:	02909000 	addseq	r9, r0, #0
    5254:	19800893 	stmibne	r0, {r0, r1, r4, r7, fp}
    5258:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    525c:	00050000 	andeq	r0, r5, r0
    5260:	93029090 	movwls	r9, #8336	; 0x2090
    5264:	00000008 	andeq	r0, r0, r8
    5268:	00000000 	andeq	r0, r0, r0
    526c:	00184000 	andseq	r4, r8, r0
    5270:	00187800 	andseq	r7, r8, r0, lsl #16
    5274:	90000500 	andls	r0, r0, r0, lsl #10
    5278:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    527c:	00001878 	andeq	r1, r0, r8, ror r8
    5280:	00001880 	andeq	r1, r0, r0, lsl #17
    5284:	0073000a 	rsbseq	r0, r3, sl
    5288:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    528c:	9f25f72c 	svcls	0x0025f72c
    5290:	00001880 	andeq	r1, r0, r0, lsl #17
    5294:	000018a0 	andeq	r1, r0, r0, lsr #17
    5298:	4f92000b 	svcmi	0x0092000b
    529c:	1c007100 	stfnes	f7, [r0], {-0}
    52a0:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    52a4:	0018a09f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    52a8:	00191400 	andseq	r1, r9, r0, lsl #8
    52ac:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    52b0:	01f35301 	mvnseq	r5, r1, lsl #6
    52b4:	2cf71c51 	ldclcs	12, cr1, [r7], #324	; 0x144
    52b8:	149f25f7 	ldrne	r2, [pc], #1527	; 52c0 <SVC_STACK_SIZE+0x12c0>
    52bc:	5c000019 	stcpl	0, cr0, [r0], {25}
    52c0:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    52c4:	02949000 	addseq	r9, r4, #0
    52c8:	195c0893 	ldmdbne	ip, {r0, r1, r4, r7, fp}^
    52cc:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    52d0:	000b0000 	andeq	r0, fp, r0
    52d4:	715301f3 	ldrshvc	r0, [r3, #-19]	; 0xffffffed
    52d8:	2cf71c00 	ldclcs	12, cr1, [r7]
    52dc:	609f25f7 			; <UNDEFINED> instruction: 0x609f25f7
    52e0:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    52e4:	0c000019 	stceq	0, cr0, [r0], {25}
    52e8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    52ec:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    52f0:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    52f4:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    52f8:	0019a800 	andseq	sl, r9, r0, lsl #16
    52fc:	90000500 	andls	r0, r0, r0, lsl #10
    5300:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    5304:	000019a8 	andeq	r1, r0, r8, lsr #19
    5308:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    530c:	0073000a 	rsbseq	r0, r3, sl
    5310:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    5314:	9f25f72c 	svcls	0x0025f72c
	...
    5320:	00001840 	andeq	r1, r0, r0, asr #16
    5324:	000018e0 	andeq	r1, r0, r0, ror #17
    5328:	95900005 	ldrls	r0, [r0, #5]
    532c:	e0089302 	and	r9, r8, r2, lsl #6
    5330:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    5334:	0c000019 	stceq	0, cr0, [r0], {25}
    5338:	5201f300 	andpl	pc, r1, #0, 6
    533c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
    5340:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5344:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    5348:	00194800 	andseq	r4, r9, r0, lsl #16
    534c:	90000500 	andls	r0, r0, r0, lsl #10
    5350:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    5354:	00001948 	andeq	r1, r0, r8, asr #18
    5358:	00001960 	andeq	r1, r0, r0, ror #18
    535c:	007c0007 	rsbseq	r0, ip, r7
    5360:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5364:	0019609f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    5368:	0019a400 	andseq	sl, r9, r0, lsl #8
    536c:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    5370:	01f35201 	mvnseq	r5, r1, lsl #4
    5374:	2cf71c50 	ldclcs	12, cr1, [r7], #320	; 0x140
    5378:	a49f25f7 	ldrge	r2, [pc], #1527	; 5380 <SVC_STACK_SIZE+0x1380>
    537c:	b0000019 	andlt	r0, r0, r9, lsl r0
    5380:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5384:	02959000 	addseq	r9, r5, #0
    5388:	00000893 	muleq	r0, r3, r8
    538c:	00000000 	andeq	r0, r0, r0
    5390:	195c0000 	ldmdbne	ip, {}^	; <UNPREDICTABLE>
    5394:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    5398:	00050000 	andeq	r0, r5, r0
    539c:	93029490 	movwls	r9, #9360	; 0x2490
    53a0:	0019a408 	andseq	sl, r9, r8, lsl #8
    53a4:	0019b000 	andseq	fp, r9, r0
    53a8:	9e000a00 	vmlals.f32	s0, s0, s0
    53ac:	00000008 	andeq	r0, r0, r8
    53b0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    53b4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    53b8:	00000000 	andeq	r0, r0, r0
    53bc:	00189000 	andseq	r9, r8, r0
    53c0:	0018e000 	andseq	lr, r8, r0
    53c4:	90000500 	andls	r0, r0, r0, lsl #10
    53c8:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    53cc:	0000195c 	andeq	r1, r0, ip, asr r9
    53d0:	000019a4 	andeq	r1, r0, r4, lsr #19
    53d4:	93900005 	orrsls	r0, r0, #5
    53d8:	00089302 	andeq	r9, r8, r2, lsl #6
    53dc:	00000000 	andeq	r0, r0, r0
    53e0:	14000000 	strne	r0, [r0], #-0
    53e4:	24000019 	strcs	r0, [r0], #-25	; 0xffffffe7
    53e8:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    53ec:	02959000 	addseq	r9, r5, #0
    53f0:	00000893 	muleq	r0, r3, r8
    53f4:	00000000 	andeq	r0, r0, r0
    53f8:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    53fc:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    5400:	00010000 	andeq	r0, r1, r0
    5404:	00000054 	andeq	r0, r0, r4, asr r0
    5408:	00000000 	andeq	r0, r0, r0
    540c:	0018a000 	andseq	sl, r8, r0
    5410:	0018ac00 	andseq	sl, r8, r0, lsl #24
    5414:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    5418:	f7250290 			; <UNDEFINED> instruction: 0xf7250290
    541c:	9f00f72c 	svcls	0x0000f72c
	...
    5428:	000018a0 	andeq	r1, r0, r0, lsr #17
    542c:	000018d0 	ldrdeq	r1, [r0], -r0
    5430:	91f50009 	mvnsls	r0, r9
    5434:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    5438:	009f00f7 	ldrsheq	r0, [pc], r7
    543c:	00000000 	andeq	r0, r0, r0
    5440:	e0000000 	and	r0, r0, r0
    5444:	10000018 	andne	r0, r0, r8, lsl r0
    5448:	01000019 	tsteq	r0, r9, lsl r0
    544c:	00005400 	andeq	r5, r0, r0, lsl #8
    5450:	00000000 	andeq	r0, r0, r0
    5454:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    5458:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    545c:	00090000 	andeq	r0, r9, r0
    5460:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    5464:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    5468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    546c:	00000000 	andeq	r0, r0, r0
    5470:	0018e000 	andseq	lr, r8, r0
    5474:	00191400 	andseq	r1, r9, r0, lsl #8
    5478:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    547c:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    5480:	9f00f72c 	svcls	0x0000f72c
	...
    548c:	00001960 	andeq	r1, r0, r0, ror #18
    5490:	000019a4 	andeq	r1, r0, r4, lsr #19
    5494:	00540001 	subseq	r0, r4, r1
    5498:	00000000 	andeq	r0, r0, r0
    549c:	60000000 	andvs	r0, r0, r0
    54a0:	70000019 	andvc	r0, r0, r9, lsl r0
    54a4:	09000019 	stmdbeq	r0, {r0, r3, r4}
    54a8:	0290f500 	addseq	pc, r0, #0, 10
    54ac:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    54b0:	00009f00 	andeq	r9, r0, r0, lsl #30
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    54bc:	19800000 	stmibne	r0, {}	; <UNPREDICTABLE>
    54c0:	00090000 	andeq	r0, r9, r0
    54c4:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    54c8:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    54cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54d0:	00000000 	andeq	r0, r0, r0
    54d4:	0019a400 	andseq	sl, r9, r0, lsl #8
    54d8:	0019a800 	andseq	sl, r9, r0, lsl #16
    54dc:	90000500 	andls	r0, r0, r0, lsl #10
    54e0:	08930294 	ldmeq	r3, {r2, r4, r7, r9}
    54e4:	000019a8 	andeq	r1, r0, r8, lsr #19
    54e8:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    54ec:	0073000a 	rsbseq	r0, r3, sl
    54f0:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    54f4:	9f25f72c 	svcls	0x0025f72c
	...
    5500:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    5504:	000019f0 	strdeq	r1, [r0], -r0
    5508:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
    550c:	2c000019 	stccs	0, cr0, [r0], {25}
    5510:	0300001a 	movweq	r0, #26
    5514:	7d889100 	stfvcd	f1, [r8]
    5518:	00001a2c 	andeq	r1, r0, ip, lsr #20
    551c:	00001be8 	andeq	r1, r0, r8, ror #23
    5520:	01f30004 	mvnseq	r0, r4
    5524:	00009f50 	andeq	r9, r0, r0, asr pc
    5528:	00000000 	andeq	r0, r0, r0
    552c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5530:	19f40000 	ldmibne	r4!, {}^	; <UNPREDICTABLE>
    5534:	00010000 	andeq	r0, r1, r0
    5538:	0019f451 	andseq	pc, r9, r1, asr r4	; <UNPREDICTABLE>
    553c:	001be800 	andseq	lr, fp, r0, lsl #16
    5540:	91000300 	mrsls	r0, LR_irq
    5544:	00007cf8 	strdeq	r7, [r0], -r8
    5548:	00000000 	andeq	r0, r0, r0
    554c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5550:	19d80000 	ldmibne	r8, {}^	; <UNPREDICTABLE>
    5554:	00010000 	andeq	r0, r1, r0
    5558:	0019d852 	andseq	sp, r9, r2, asr r8
    555c:	001be800 	andseq	lr, fp, r0, lsl #16
    5560:	91000300 	mrsls	r0, LR_irq
    5564:	00007d98 	muleq	r0, r8, sp
    5568:	00000000 	andeq	r0, r0, r0
    556c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5570:	1a0f0000 	bne	3c5578 <IRQ_STACK_SIZE+0x3bd578>
    5574:	00010000 	andeq	r0, r1, r0
    5578:	001a0f53 	andseq	r0, sl, r3, asr pc
    557c:	001be800 	andseq	lr, fp, r0, lsl #16
    5580:	91000300 	mrsls	r0, LR_irq
    5584:	00007d94 	muleq	r0, r4, sp
    5588:	00000000 	andeq	r0, r0, r0
    558c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5590:	19b40000 	ldmibne	r4!, {}	; <UNPREDICTABLE>
    5594:	00020000 	andeq	r0, r2, r0
    5598:	19b40091 	ldmibne	r4!, {r0, r4, r7}
    559c:	19c40000 	stmibne	r4, {}^	; <UNPREDICTABLE>
    55a0:	00020000 	andeq	r0, r2, r0
    55a4:	19c4007c 	stmibne	r4, {r2, r3, r4, r5, r6}^
    55a8:	1be80000 	blne	ffa055b0 <IRQ_STACK_BASE+0xbba055b0>
    55ac:	00020000 	andeq	r0, r2, r0
    55b0:	00000091 	muleq	r0, r1, r0
    55b4:	00000000 	andeq	r0, r0, r0
    55b8:	1a100000 	bne	4055c0 <IRQ_STACK_SIZE+0x3fd5c0>
    55bc:	1a1c0000 	bne	7055c4 <IRQ_STACK_SIZE+0x6fd5c4>
    55c0:	00040000 	andeq	r0, r4, r0
    55c4:	9f7dd091 	svcls	0x007dd091
    55c8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    55cc:	00001a44 	andeq	r1, r0, r4, asr #20
    55d0:	44560001 	ldrbmi	r0, [r6], #-1
    55d4:	5000001a 	andpl	r0, r0, sl, lsl r0
    55d8:	0100001a 	tsteq	r0, sl, lsl r0
    55dc:	1a505c00 	bne	141c5e4 <STACK_SIZE+0xc1c5e4>
    55e0:	1a940000 	bne	fe5055e8 <IRQ_STACK_BASE+0xba5055e8>
    55e4:	00010000 	andeq	r0, r1, r0
    55e8:	001a9456 	andseq	r9, sl, r6, asr r4
    55ec:	001aa000 	andseq	sl, sl, r0
    55f0:	5c000100 	stfpls	f0, [r0], {-0}
    55f4:	00001aa0 	andeq	r1, r0, r0, lsr #21
    55f8:	00001be8 	andeq	r1, r0, r8, ror #23
    55fc:	f4910003 			; <UNDEFINED> instruction: 0xf4910003
    5600:	0000007c 	andeq	r0, r0, ip, ror r0
    5604:	00000000 	andeq	r0, r0, r0
    5608:	001a1000 	andseq	r1, sl, r0
    560c:	001be000 	andseq	lr, fp, r0
    5610:	91000300 	mrsls	r0, LR_irq
    5614:	1be07d88 	blne	ff824c3c <IRQ_STACK_BASE+0xbb824c3c>
    5618:	1be40000 	blne	ff905620 <IRQ_STACK_BASE+0xbb905620>
    561c:	00010000 	andeq	r0, r1, r0
    5620:	001be456 	andseq	lr, fp, r6, asr r4
    5624:	001be800 	andseq	lr, fp, r0, lsl #16
    5628:	91000300 	mrsls	r0, LR_irq
    562c:	00007d88 	andeq	r7, r0, r8, lsl #27
    5630:	00000000 	andeq	r0, r0, r0
    5634:	1a440000 	bne	110563c <STACK_SIZE+0x90563c>
    5638:	1a480000 	bne	1205640 <STACK_SIZE+0xa05640>
    563c:	00010000 	andeq	r0, r1, r0
    5640:	001a4855 	andseq	r4, sl, r5, asr r8
    5644:	001a5000 	andseq	r5, sl, r0
    5648:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    564c:	9f243800 	svcls	0x00243800
    5650:	00001a50 	andeq	r1, r0, r0, asr sl
    5654:	00001a5c 	andeq	r1, r0, ip, asr sl
    5658:	0075000d 	rsbseq	r0, r5, sp
    565c:	7f762438 	svcvc	0x00762438
    5660:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    5664:	949f211a 	ldrls	r2, [pc], #282	; 566c <SVC_STACK_SIZE+0x166c>
    5668:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    566c:	0100001a 	tsteq	r0, sl, lsl r0
    5670:	00005500 	andeq	r5, r0, r0, lsl #10
    5674:	00000000 	andeq	r0, r0, r0
    5678:	1a940000 	bne	fe505680 <IRQ_STACK_BASE+0xba505680>
    567c:	1ab40000 	bne	fed05684 <IRQ_STACK_BASE+0xbad05684>
    5680:	00010000 	andeq	r0, r1, r0
    5684:	00000055 	andeq	r0, r0, r5, asr r0
    5688:	00000000 	andeq	r0, r0, r0
    568c:	001a9400 	andseq	r9, sl, r0, lsl #8
    5690:	001be000 	andseq	lr, fp, r0
    5694:	91000300 	mrsls	r0, LR_irq
    5698:	00007d88 	andeq	r7, r0, r8, lsl #27
    569c:	00000000 	andeq	r0, r0, r0
    56a0:	1af80000 	bne	ffe056a8 <IRQ_STACK_BASE+0xbbe056a8>
    56a4:	1b140000 	blne	5056ac <IRQ_STACK_SIZE+0x4fd6ac>
    56a8:	000b0000 	andeq	r0, fp, r0
    56ac:	947d8091 	ldrbtls	r8, [sp], #-145	; 0xffffff6f
    56b0:	1c7c9101 	ldfnep	f1, [ip], #-4
    56b4:	bc9f4b23 	fldmiaxlt	pc, {d4-d20}	;@ Deprecated
    56b8:	e800001b 	stmda	r0, {r0, r1, r3, r4}
    56bc:	0b00001b 	bleq	5730 <SVC_STACK_SIZE+0x1730>
    56c0:	7d809100 	stfvcd	f1, [r0]
    56c4:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    56c8:	9f4b231c 	svcls	0x004b231c
	...
    56d4:	00001af8 	strdeq	r1, [r0], -r8
    56d8:	00001b18 	andeq	r1, r0, r8, lsl fp
    56dc:	9f300002 	svcls	0x00300002
    56e0:	00001b18 	andeq	r1, r0, r8, lsl fp
    56e4:	00001b2c 	andeq	r1, r0, ip, lsr #22
    56e8:	9c91000b 	ldcls	0, cr0, [r1], {11}
    56ec:	9101947d 	tstls	r1, sp, ror r4
    56f0:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    56f4:	001ba89f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    56f8:	001be800 	andseq	lr, fp, r0, lsl #16
    56fc:	91000b00 	tstls	r0, r0, lsl #22
    5700:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    5704:	231c7c91 	tstcs	ip, #37120	; 0x9100
    5708:	00009f55 	andeq	r9, r0, r5, asr pc
    570c:	00000000 	andeq	r0, r0, r0
    5710:	1b380000 	blne	e05718 <STACK_SIZE+0x605718>
    5714:	1b4c0000 	blne	130571c <STACK_SIZE+0xb0571c>
    5718:	00020000 	andeq	r0, r2, r0
    571c:	1b4c9f30 	blne	132d3e4 <STACK_SIZE+0xb2d3e4>
    5720:	1b980000 	blne	fe605728 <IRQ_STACK_BASE+0xba605728>
    5724:	00010000 	andeq	r0, r1, r0
    5728:	001b9857 	andseq	r9, fp, r7, asr r8
    572c:	001b9c00 	andseq	r9, fp, r0, lsl #24
    5730:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    5734:	1b9c9f7f 	blne	fe72d538 <IRQ_STACK_BASE+0xba72d538>
    5738:	1ba80000 	blne	fea05740 <IRQ_STACK_BASE+0xbaa05740>
    573c:	00010000 	andeq	r0, r1, r0
    5740:	00000057 	andeq	r0, r0, r7, asr r0
    5744:	00000000 	andeq	r0, r0, r0
    5748:	001b4c00 	andseq	r4, fp, r0, lsl #24
    574c:	001b6000 	andseq	r6, fp, r0
    5750:	30000200 	andcc	r0, r0, r0, lsl #4
    5754:	001b609f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    5758:	001b6c00 	andseq	r6, fp, r0, lsl #24
    575c:	53000100 	movwpl	r0, #256	; 0x100
    5760:	00001b6c 	andeq	r1, r0, ip, ror #22
    5764:	00001b70 	andeq	r1, r0, r0, ror fp
    5768:	7f730003 	svcvc	0x00730003
    576c:	001b709f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    5770:	001b9400 	andseq	r9, fp, r0, lsl #8
    5774:	53000100 	movwpl	r0, #256	; 0x100
	...
    5780:	00001b38 	andeq	r1, r0, r8, lsr fp
    5784:	00001b48 	andeq	r1, r0, r8, asr #22
    5788:	48560001 	ldmdami	r6, {r0}^
    578c:	4c00001b 	stcmi	0, cr0, [r0], {27}
    5790:	1300001b 	movwne	r0, #27
    5794:	7d949100 	ldfvcd	f1, [r4]
    5798:	70007c06 	andvc	r7, r0, r6, lsl #24
    579c:	1a007300 	bne	223a4 <IRQ_STACK_SIZE+0x1a3a4>
    57a0:	01282930 	teqeq	r8, r0, lsr r9
    57a4:	9f131600 	svcls	0x00131600
    57a8:	00001b4c 	andeq	r1, r0, ip, asr #22
    57ac:	00001be8 	andeq	r1, r0, r8, ror #23
    57b0:	9491001e 	ldrls	r0, [r1], #30
    57b4:	9891067d 	ldmls	r1, {r0, r2, r3, r4, r5, r6, r9, sl}
    57b8:	9c91067d 	ldcls	6, cr0, [r1], {125}	; 0x7d
    57bc:	0194067d 	orrseq	r0, r4, sp, ror r6
    57c0:	911aff08 	tstls	sl, r8, lsl #30
    57c4:	1a067d90 	bne	1a4e0c <IRQ_STACK_SIZE+0x19ce0c>
    57c8:	01282930 	teqeq	r8, r0, lsr r9
    57cc:	9f131600 	svcls	0x00131600
	...
    57d8:	00001b60 	andeq	r1, r0, r0, ror #22
    57dc:	00001b68 	andeq	r1, r0, r8, ror #22
    57e0:	00720006 	rsbseq	r0, r2, r6
    57e4:	9f220075 	svcls	0x00220075
    57e8:	00001b68 	andeq	r1, r0, r8, ror #22
    57ec:	00001b84 	andeq	r1, r0, r4, lsl #23
    57f0:	00510001 	subseq	r0, r1, r1
    57f4:	00000000 	andeq	r0, r0, r0
    57f8:	8c000000 	stchi	0, cr0, [r0], {-0}
    57fc:	a7000000 	strge	r0, [r0, -r0]
    5800:	01000000 	mrseq	r0, (UNDEF: 0)
    5804:	00a75000 	adceq	r5, r7, r0
    5808:	00b80000 	adcseq	r0, r8, r0
    580c:	00010000 	andeq	r0, r1, r0
    5810:	0000b854 	andeq	fp, r0, r4, asr r8
    5814:	0000bb00 	andeq	fp, r0, r0, lsl #22
    5818:	50000100 	andpl	r0, r0, r0, lsl #2
    581c:	000000bb 	strheq	r0, [r0], -fp
    5820:	000000bc 	strheq	r0, [r0], -ip
    5824:	01f30004 	mvnseq	r0, r4
    5828:	00bc9f50 	adcseq	r9, ip, r0, asr pc
    582c:	00cc0000 	sbceq	r0, ip, r0
    5830:	00010000 	andeq	r0, r1, r0
    5834:	0000cc50 	andeq	ip, r0, r0, asr ip
    5838:	00013000 	andeq	r3, r1, r0
    583c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    5840:	00000130 	andeq	r0, r0, r0, lsr r1
    5844:	00000134 	andeq	r0, r0, r4, lsr r1
    5848:	01f30004 	mvnseq	r0, r4
    584c:	00009f50 	andeq	r9, r0, r0, asr pc
    5850:	00000000 	andeq	r0, r0, r0
    5854:	00240000 	eoreq	r0, r4, r0
    5858:	002c0000 	eoreq	r0, ip, r0
    585c:	00010000 	andeq	r0, r1, r0
    5860:	00002c50 	andeq	r2, r0, r0, asr ip
    5864:	00004000 	andeq	r4, r0, r0
    5868:	f3000400 	vshl.u8	d0, d0, d0
    586c:	009f5001 	addseq	r5, pc, r1
	...
    5878:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    587c:	01000000 	mrseq	r0, (UNDEF: 0)
    5880:	00285000 	eoreq	r5, r8, r0
    5884:	004c0000 	subeq	r0, ip, r0
    5888:	00040000 	andeq	r0, r4, r0
    588c:	9f5001f3 	svcls	0x005001f3
	...
    589c:	00000004 	andeq	r0, r0, r4
    58a0:	04510001 	ldrbeq	r0, [r1], #-1
    58a4:	0c000000 	stceq	0, cr0, [r0], {-0}
    58a8:	04000000 	streq	r0, [r0], #-0
    58ac:	7c847100 	stfvcs	f7, [r4], {0}
    58b0:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    58b4:	00002800 	andeq	r2, r0, r0, lsl #16
    58b8:	71000400 	tstvc	r0, r0, lsl #8
    58bc:	289f7c81 	ldmcs	pc, {r0, r7, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    58c0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    58c4:	04000000 	streq	r0, [r0], #-0
    58c8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    58d8:	00002800 	andeq	r2, r0, r0, lsl #16
    58dc:	52000100 	andpl	r0, r0, #0, 2
    58e0:	00000028 	andeq	r0, r0, r8, lsr #32
    58e4:	0000004c 	andeq	r0, r0, ip, asr #32
    58e8:	00550001 	subseq	r0, r5, r1
    58ec:	00000000 	andeq	r0, r0, r0
    58f0:	1c000000 	stcne	0, cr0, [r0], {-0}
    58f4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    58f8:	01000000 	mrseq	r0, (UNDEF: 0)
    58fc:	00285000 	eoreq	r5, r8, r0
    5900:	00380000 	eorseq	r0, r8, r0
    5904:	00010000 	andeq	r0, r1, r0
    5908:	00003854 	andeq	r3, r0, r4, asr r8
    590c:	00003b00 	andeq	r3, r0, r0, lsl #22
    5910:	50000100 	andpl	r0, r0, r0, lsl #2
    5914:	0000003b 	andeq	r0, r0, fp, lsr r0
    5918:	00000044 	andeq	r0, r0, r4, asr #32
    591c:	7f740003 	svcvc	0x00740003
    5920:	0000449f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    5924:	00004c00 	andeq	r4, r0, r0, lsl #24
    5928:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5938:	00000023 	andeq	r0, r0, r3, lsr #32
    593c:	23500001 	cmpcs	r0, #1
    5940:	5c000000 	stcpl	0, cr0, [r0], {-0}
    5944:	01000002 	tsteq	r0, r2
    5948:	025c5500 	subseq	r5, ip, #0, 10
    594c:	02980000 	addseq	r0, r8, #0
    5950:	00040000 	andeq	r0, r4, r0
    5954:	9f5001f3 	svcls	0x005001f3
    5958:	00000298 	muleq	r0, r8, r2
    595c:	00000318 	andeq	r0, r0, r8, lsl r3
    5960:	00550001 	subseq	r0, r5, r1
    5964:	00000000 	andeq	r0, r0, r0
    5968:	30000000 	andcc	r0, r0, r0
    596c:	97000000 	strls	r0, [r0, -r0]
    5970:	01000000 	mrseq	r0, (UNDEF: 0)
    5974:	00975000 	addseq	r5, r7, r0
    5978:	02980000 	addseq	r0, r8, #0
    597c:	00010000 	andeq	r0, r1, r0
    5980:	00029857 	andeq	r9, r2, r7, asr r8
    5984:	0002b700 	andeq	fp, r2, r0, lsl #14
    5988:	50000100 	andpl	r0, r0, r0, lsl #2
    598c:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    5990:	00000318 	andeq	r0, r0, r8, lsl r3
    5994:	00570001 	subseq	r0, r7, r1
    5998:	00000000 	andeq	r0, r0, r0
    599c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    59a0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    59a4:	05000001 	streq	r0, [r0, #-1]
    59a8:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    59ac:	01ac9f7d 			; <UNDEFINED> instruction: 0x01ac9f7d
    59b0:	02640000 	rsbeq	r0, r4, #0
    59b4:	00050000 	andeq	r0, r5, r0
    59b8:	7dffff11 	ldclvc	15, cr15, [pc, #68]!	; 5a04 <SVC_STACK_SIZE+0x1a04>
    59bc:	0002649f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    59c0:	00029800 	andeq	r9, r2, r0, lsl #16
    59c4:	0b000400 	bleq	69cc <SVC_STACK_SIZE+0x29cc>
    59c8:	a89ffdff 	ldmge	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    59cc:	18000002 	stmdane	r0, {r1}
    59d0:	05000003 	streq	r0, [r0, #-3]
    59d4:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    59d8:	00009f7d 	andeq	r9, r0, sp, ror pc
    59dc:	00000000 	andeq	r0, r0, r0
    59e0:	00300000 	eorseq	r0, r0, r0
    59e4:	007c0000 	rsbseq	r0, ip, r0
    59e8:	00020000 	andeq	r0, r2, r0
    59ec:	007c9f30 	rsbseq	r9, ip, r0, lsr pc
    59f0:	00970000 	addseq	r0, r7, r0
    59f4:	00070000 	andeq	r0, r7, r0
    59f8:	a080807c 	addge	r8, r0, ip, ror r0
    59fc:	979f04a0 	ldrls	r0, [pc, r0, lsr #9]
    5a00:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    5a04:	0b000000 	bleq	5a0c <SVC_STACK_SIZE+0x1a0c>
    5a08:	32007800 	andcc	r7, r0, #0, 16
    5a0c:	80802324 	addhi	r2, r0, r4, lsr #6
    5a10:	9f04a0a0 	svcls	0x0004a0a0
    5a14:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5a18:	00000188 	andeq	r0, r0, r8, lsl #3
    5a1c:	4c7b0002 	ldclmi	0, cr0, [fp], #-8
    5a20:	000001ac 	andeq	r0, r0, ip, lsr #3
    5a24:	00000298 	muleq	r0, r8, r2
    5a28:	98590001 	ldmdals	r9, {r0}^
    5a2c:	a8000002 	stmdage	r0, {r1}
    5a30:	02000002 	andeq	r0, r0, #2
    5a34:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    5a38:	b7000002 	strlt	r0, [r0, -r2]
    5a3c:	01000002 	tsteq	r0, r2
    5a40:	02b75100 	adcseq	r5, r7, #0, 2
    5a44:	03180000 	tsteq	r8, #0
    5a48:	00020000 	andeq	r0, r2, r0
    5a4c:	00004c7b 	andeq	r4, r0, fp, ror ip
    5a50:	00000000 	andeq	r0, r0, r0
    5a54:	00300000 	eorseq	r0, r0, r0
    5a58:	01780000 	cmneq	r8, r0
    5a5c:	00020000 	andeq	r0, r2, r0
    5a60:	02989f30 	addseq	r9, r8, #48, 30	; 0xc0
    5a64:	03180000 	tsteq	r8, #0
    5a68:	00020000 	andeq	r0, r2, r0
    5a6c:	00009f30 	andeq	r9, r0, r0, lsr pc
    5a70:	00000000 	andeq	r0, r0, r0
    5a74:	00300000 	eorseq	r0, r0, r0
    5a78:	01f40000 	mvnseq	r0, r0
    5a7c:	00020000 	andeq	r0, r2, r0
    5a80:	01f49f30 	mvnseq	r9, r0, lsr pc
    5a84:	01fc0000 	mvnseq	r0, r0
    5a88:	00070000 	andeq	r0, r7, r0
    5a8c:	243c007a 	ldrtcs	r0, [ip], #-122	; 0xffffff86
    5a90:	fc9f253c 	ldc2	5, cr2, [pc], {60}	; 0x3c
    5a94:	60000001 	andvs	r0, r0, r1
    5a98:	01000002 	tsteq	r0, r2
    5a9c:	02985a00 	addseq	r5, r8, #0, 20
    5aa0:	03180000 	tsteq	r8, #0
    5aa4:	00020000 	andeq	r0, r2, r0
    5aa8:	00009f30 	andeq	r9, r0, r0, lsr pc
    5aac:	00000000 	andeq	r0, r0, r0
    5ab0:	00300000 	eorseq	r0, r0, r0
    5ab4:	02640000 	rsbeq	r0, r4, #0
    5ab8:	00020000 	andeq	r0, r2, r0
    5abc:	02649f30 	rsbeq	r9, r4, #48, 30	; 0xc0
    5ac0:	02980000 	addseq	r0, r8, #0
    5ac4:	000e0000 	andeq	r0, lr, r0
    5ac8:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5acc:	1aff0825 	bne	fffc7b68 <IRQ_STACK_BASE+0xbbfc7b68>
    5ad0:	00782432 	rsbseq	r2, r8, r2, lsr r4
    5ad4:	02989f22 	addseq	r9, r8, #34, 30	; 0x88
    5ad8:	03180000 	tsteq	r8, #0
    5adc:	00020000 	andeq	r0, r2, r0
    5ae0:	00009f30 	andeq	r9, r0, r0, lsr pc
    5ae4:	00000000 	andeq	r0, r0, r0
    5ae8:	02640000 	rsbeq	r0, r4, #0
    5aec:	02980000 	addseq	r0, r8, #0
    5af0:	00090000 	andeq	r0, r9, r0
    5af4:	3c5001f3 	ldfcce	f0, [r0], {243}	; 0xf3
    5af8:	1aff0825 	bne	fffc7b94 <IRQ_STACK_BASE+0xbbfc7b94>
    5afc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b00:	00000000 	andeq	r0, r0, r0
    5b04:	00003000 	andeq	r3, r0, r0
    5b08:	00014800 	andeq	r4, r1, r0, lsl #16
    5b0c:	30000200 	andcc	r0, r0, r0, lsl #4
    5b10:	0001489f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5b14:	00021400 	andeq	r1, r2, r0, lsl #8
    5b18:	58000100 	stmdapl	r0, {r8}
    5b1c:	00000244 	andeq	r0, r0, r4, asr #4
    5b20:	0000024c 	andeq	r0, r0, ip, asr #4
    5b24:	4c580001 	mrrcmi	0, 0, r0, r8, cr1
    5b28:	50000002 	andpl	r0, r0, r2
    5b2c:	07000002 	streq	r0, [r0, -r2]
    5b30:	80807800 	addhi	r7, r0, r0, lsl #16
    5b34:	9f7be080 	svcls	0x007be080
    5b38:	00000298 	muleq	r0, r8, r2
    5b3c:	00000318 	andeq	r0, r0, r8, lsl r3
    5b40:	9f300002 	svcls	0x00300002
	...
    5b4c:	0000015c 	andeq	r0, r0, ip, asr r1
    5b50:	00000183 	andeq	r0, r0, r3, lsl #3
    5b54:	50530001 	subspl	r0, r3, r1
    5b58:	98000002 	stmdals	r0, {r1}
    5b5c:	01000002 	tsteq	r0, r2
    5b60:	00005800 	andeq	r5, r0, r0, lsl #16
    5b64:	00000000 	andeq	r0, r0, r0
    5b68:	005c0000 	subseq	r0, ip, r0
    5b6c:	01880000 	orreq	r0, r8, r0
    5b70:	00010000 	andeq	r0, r1, r0
    5b74:	0002985a 	andeq	r9, r2, sl, asr r8
    5b78:	00031800 	andeq	r1, r3, r0, lsl #16
    5b7c:	5a000100 	bpl	5f84 <SVC_STACK_SIZE+0x1f84>
	...
    5b88:	00000060 	andeq	r0, r0, r0, rrx
    5b8c:	00000170 	andeq	r0, r0, r0, ror r1
    5b90:	98590001 	ldmdals	r9, {r0}^
    5b94:	18000002 	stmdane	r0, {r1}
    5b98:	01000003 	tsteq	r0, r3
    5b9c:	00005900 	andeq	r5, r0, r0, lsl #18
    5ba0:	00000000 	andeq	r0, r0, r0
    5ba4:	00600000 	rsbeq	r0, r0, r0
    5ba8:	00680000 	rsbeq	r0, r8, r0
    5bac:	00010000 	andeq	r0, r1, r0
    5bb0:	00006858 	andeq	r6, r0, r8, asr r8
    5bb4:	00018800 	andeq	r8, r1, r0, lsl #16
    5bb8:	7b000200 	blvc	63c0 <SVC_STACK_SIZE+0x23c0>
    5bbc:	00029850 	andeq	r9, r2, r0, asr r8
    5bc0:	00031800 	andeq	r1, r3, r0, lsl #16
    5bc4:	7b000200 	blvc	63cc <SVC_STACK_SIZE+0x23cc>
    5bc8:	00000050 	andeq	r0, r0, r0, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	00006800 	andeq	r6, r0, r0, lsl #16
    5bd4:	00011400 	andeq	r1, r1, r0, lsl #8
    5bd8:	58000100 	stmdapl	r0, {r8}
    5bdc:	00000114 	andeq	r0, r0, r4, lsl r1
    5be0:	00000170 	andeq	r0, r0, r0, ror r1
    5be4:	00790005 	rsbseq	r0, r9, r5
    5be8:	989f2544 	ldmls	pc, {r2, r6, r8, sl, sp}	; <UNPREDICTABLE>
    5bec:	ec000002 	stc	0, cr0, [r0], {2}
    5bf0:	01000002 	tsteq	r0, r2
    5bf4:	02ec5800 	rsceq	r5, ip, #0, 16
    5bf8:	02f00000 	rscseq	r0, r0, #0
    5bfc:	00050000 	andeq	r0, r5, r0
    5c00:	25440079 	strbcs	r0, [r4, #-121]	; 0xffffff87
    5c04:	0002f09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    5c08:	00031400 	andeq	r1, r3, r0, lsl #8
    5c0c:	58000100 	stmdapl	r0, {r8}
    5c10:	00000314 	andeq	r0, r0, r4, lsl r3
    5c14:	00000318 	andeq	r0, r0, r8, lsl r3
    5c18:	00790005 	rsbseq	r0, r9, r5
    5c1c:	009f2544 	addseq	r2, pc, r4, asr #10
	...
    5c28:	14000000 	strne	r0, [r0], #-0
    5c2c:	01000000 	mrseq	r0, (UNDEF: 0)
    5c30:	00145000 	andseq	r5, r4, r0
    5c34:	002c0000 	eoreq	r0, ip, r0
    5c38:	00010000 	andeq	r0, r1, r0
    5c3c:	00000054 	andeq	r0, r0, r4, asr r0
    5c40:	00000000 	andeq	r0, r0, r0
    5c44:	00002c00 	andeq	r2, r0, r0, lsl #24
    5c48:	00004000 	andeq	r4, r0, r0
    5c4c:	50000100 	andpl	r0, r0, r0, lsl #2
    5c50:	00000040 	andeq	r0, r0, r0, asr #32
    5c54:	000000a4 	andeq	r0, r0, r4, lsr #1
    5c58:	00540001 	subseq	r0, r4, r1
    5c5c:	00000000 	andeq	r0, r0, r0
    5c60:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5c64:	40000000 	andmi	r0, r0, r0
    5c68:	01000000 	mrseq	r0, (UNDEF: 0)
    5c6c:	00405000 	subeq	r5, r0, r0
    5c70:	00a40000 	adceq	r0, r4, r0
    5c74:	00010000 	andeq	r0, r1, r0
    5c78:	00000054 	andeq	r0, r0, r4, asr r0
    5c7c:	00000000 	andeq	r0, r0, r0
    5c80:	00005400 	andeq	r5, r0, r0, lsl #8
    5c84:	00005c00 	andeq	r5, r0, r0, lsl #24
    5c88:	50000100 	andpl	r0, r0, r0, lsl #2
    5c8c:	0000005c 	andeq	r0, r0, ip, asr r0
    5c90:	000000a4 	andeq	r0, r0, r4, lsr #1
    5c94:	00530001 	subseq	r0, r3, r1
    5c98:	00000000 	andeq	r0, r0, r0
    5c9c:	30000000 	andcc	r0, r0, r0
    5ca0:	50000000 	andpl	r0, r0, r0
    5ca4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ca8:	00505000 	subseq	r5, r0, r0
    5cac:	00bc0000 	adcseq	r0, ip, r0
    5cb0:	00010000 	andeq	r0, r1, r0
    5cb4:	00000055 	andeq	r0, r0, r5, asr r0
    5cb8:	00000000 	andeq	r0, r0, r0
    5cbc:	00003000 	andeq	r3, r0, r0
    5cc0:	00006700 	andeq	r6, r0, r0, lsl #14
    5cc4:	51000100 	mrspl	r0, (UNDEF: 16)
    5cc8:	00000067 	andeq	r0, r0, r7, rrx
    5ccc:	00000094 	muleq	r0, r4, r0
    5cd0:	94560001 	ldrbls	r0, [r6], #-1
    5cd4:	bc000000 	stclt	0, cr0, [r0], {-0}
    5cd8:	04000000 	streq	r0, [r0], #-0
    5cdc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ce4:	00000000 	andeq	r0, r0, r0
    5ce8:	00003000 	andeq	r3, r0, r0
    5cec:	00006000 	andeq	r6, r0, r0
    5cf0:	52000100 	andpl	r0, r0, #0, 2
    5cf4:	00000060 	andeq	r0, r0, r0, rrx
    5cf8:	000000bc 	strheq	r0, [r0], -ip
    5cfc:	00570001 	subseq	r0, r7, r1
	...
    5d08:	1c000000 	stcne	0, cr0, [r0], {-0}
    5d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    5d10:	001c5000 	andseq	r5, ip, r0
    5d14:	00300000 	eorseq	r0, r0, r0
    5d18:	00030000 	andeq	r0, r3, r0
    5d1c:	309f7971 	addscc	r7, pc, r1, ror r9	; <UNPREDICTABLE>
    5d20:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5d24:	04000000 	streq	r0, [r0], #-0
    5d28:	5001f300 	andpl	pc, r1, r0, lsl #6
    5d2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d30:	00000000 	andeq	r0, r0, r0
    5d34:	00002c00 	andeq	r2, r0, r0, lsl #24
    5d38:	00004400 	andeq	r4, r0, r0, lsl #8
    5d3c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5d48:	0000070c 	andeq	r0, r0, ip, lsl #14
    5d4c:	00000738 	andeq	r0, r0, r8, lsr r7
    5d50:	38500001 	ldmdacc	r0, {r0}^
    5d54:	94000007 	strls	r0, [r0], #-7
    5d58:	04000007 	streq	r0, [r0], #-7
    5d5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5d60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d64:	00000000 	andeq	r0, r0, r0
    5d68:	00085400 	andeq	r5, r8, r0, lsl #8
    5d6c:	0008bf00 	andeq	fp, r8, r0, lsl #30
    5d70:	50000100 	andpl	r0, r0, r0, lsl #2
    5d74:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    5d78:	000008c0 	andeq	r0, r0, r0, asr #17
    5d7c:	01f30004 	mvnseq	r0, r4
    5d80:	08c09f50 	stmiaeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
    5d84:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    5d88:	00010000 	andeq	r0, r1, r0
    5d8c:	0008c450 	andeq	ip, r8, r0, asr r4
    5d90:	00093400 	andeq	r3, r9, r0, lsl #8
    5d94:	f3000400 	vshl.u8	d0, d0, d0
    5d98:	009f5001 	addseq	r5, pc, r1
    5d9c:	00000000 	andeq	r0, r0, r0
    5da0:	40000000 	andmi	r0, r0, r0
    5da4:	44000009 	strmi	r0, [r0], #-9
    5da8:	01000009 	tsteq	r0, r9
    5dac:	00005200 	andeq	r5, r0, r0, lsl #4
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	0a8c0000 	beq	fe305dbc <IRQ_STACK_BASE+0xba305dbc>
    5db8:	0ac00000 	beq	ff005dc0 <IRQ_STACK_BASE+0xbb005dc0>
    5dbc:	00010000 	andeq	r0, r1, r0
    5dc0:	000ac050 	andeq	ip, sl, r0, asr r0
    5dc4:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5dc8:	f3000400 	vshl.u8	d0, d0, d0
    5dcc:	009f5001 	addseq	r5, pc, r1
    5dd0:	00000000 	andeq	r0, r0, r0
    5dd4:	8c000000 	stchi	0, cr0, [r0], {-0}
    5dd8:	0800000a 	stmdaeq	r0, {r1, r3}
    5ddc:	0100000b 	tsteq	r0, fp
    5de0:	0b085100 	bleq	21a1e8 <IRQ_STACK_SIZE+0x2121e8>
    5de4:	0b2c0000 	bleq	b05dec <STACK_SIZE+0x305dec>
    5de8:	00030000 	andeq	r0, r3, r0
    5dec:	689f0171 	ldmvs	pc, {r0, r4, r5, r6, r8}	; <UNPREDICTABLE>
    5df0:	6c00000b 	stcvs	0, cr0, [r0], {11}
    5df4:	0100000b 	tsteq	r0, fp
    5df8:	0b6c5100 	bleq	1b1a200 <STACK_SIZE+0x131a200>
    5dfc:	0b700000 	bleq	1c05e04 <STACK_SIZE+0x1405e04>
    5e00:	00030000 	andeq	r0, r3, r0
    5e04:	009f0171 	addseq	r0, pc, r1, ror r1	; <UNPREDICTABLE>
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	8c000000 	stchi	0, cr0, [r0], {-0}
    5e10:	a400000a 	strge	r0, [r0], #-10
    5e14:	0100000a 	tsteq	r0, sl
    5e18:	0aa45200 	beq	fe91a620 <IRQ_STACK_BASE+0xba91a620>
    5e1c:	0b300000 	bleq	c05e24 <STACK_SIZE+0x405e24>
    5e20:	00010000 	andeq	r0, r1, r0
    5e24:	000b3053 	andeq	r3, fp, r3, asr r0
    5e28:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5e2c:	f3000400 	vshl.u8	d0, d0, d0
    5e30:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e34:	00000000 	andeq	r0, r0, r0
    5e38:	9c000000 	stcls	0, cr0, [r0], {-0}
    5e3c:	a400000a 	strge	r0, [r0], #-10
    5e40:	0100000a 	tsteq	r0, sl
    5e44:	0aa45200 	beq	fe91a64c <IRQ_STACK_BASE+0xba91a64c>
    5e48:	0b780000 	bleq	1e05e50 <STACK_SIZE+0x1605e50>
    5e4c:	00010000 	andeq	r0, r1, r0
    5e50:	00000053 	andeq	r0, r0, r3, asr r0
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	000b9c00 	andeq	r9, fp, r0, lsl #24
    5e5c:	000bd000 	andeq	sp, fp, r0
    5e60:	50000100 	andpl	r0, r0, r0, lsl #2
    5e64:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5e68:	00000cc0 	andeq	r0, r0, r0, asr #25
    5e6c:	01f30004 	mvnseq	r0, r4
    5e70:	00009f50 	andeq	r9, r0, r0, asr pc
    5e74:	00000000 	andeq	r0, r0, r0
    5e78:	0b9c0000 	bleq	fe705e80 <IRQ_STACK_BASE+0xba705e80>
    5e7c:	0c180000 	ldceq	0, cr0, [r8], {-0}
    5e80:	00010000 	andeq	r0, r1, r0
    5e84:	000c1851 	andeq	r1, ip, r1, asr r8
    5e88:	000c3c00 	andeq	r3, ip, r0, lsl #24
    5e8c:	71000300 	mrsvc	r0, LR_irq
    5e90:	0c789f01 	ldcleq	15, cr9, [r8], #-4
    5e94:	0c7c0000 	ldcleq	0, cr0, [ip], #-0
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	000c7c51 	andeq	r7, ip, r1, asr ip
    5ea0:	000c8000 	andeq	r8, ip, r0
    5ea4:	71000300 	mrsvc	r0, LR_irq
    5ea8:	00009f01 	andeq	r9, r0, r1, lsl #30
    5eac:	00000000 	andeq	r0, r0, r0
    5eb0:	0b9c0000 	bleq	fe705eb8 <IRQ_STACK_BASE+0xba705eb8>
    5eb4:	0bb40000 	bleq	fed05ebc <IRQ_STACK_BASE+0xbad05ebc>
    5eb8:	00010000 	andeq	r0, r1, r0
    5ebc:	000bb452 	andeq	fp, fp, r2, asr r4
    5ec0:	000c4000 	andeq	r4, ip, r0
    5ec4:	53000100 	movwpl	r0, #256	; 0x100
    5ec8:	00000c40 	andeq	r0, r0, r0, asr #24
    5ecc:	00000cc0 	andeq	r0, r0, r0, asr #25
    5ed0:	01f30004 	mvnseq	r0, r4
    5ed4:	00009f52 	andeq	r9, r0, r2, asr pc
    5ed8:	00000000 	andeq	r0, r0, r0
    5edc:	0bac0000 	bleq	feb05ee4 <IRQ_STACK_BASE+0xbab05ee4>
    5ee0:	0bb40000 	bleq	fed05ee8 <IRQ_STACK_BASE+0xbad05ee8>
    5ee4:	00010000 	andeq	r0, r1, r0
    5ee8:	000bb452 	andeq	fp, fp, r2, asr r4
    5eec:	000c6c00 	andeq	r6, ip, r0, lsl #24
    5ef0:	53000100 	movwpl	r0, #256	; 0x100
    5ef4:	00000c6c 	andeq	r0, r0, ip, ror #24
    5ef8:	00000c74 	andeq	r0, r0, r4, ror ip
    5efc:	7c730003 	ldclvc	0, cr0, [r3], #-12
    5f00:	000c749f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
    5f04:	000c8800 	andeq	r8, ip, r0, lsl #16
    5f08:	53000100 	movwpl	r0, #256	; 0x100
	...
    5f18:	00000014 	andeq	r0, r0, r4, lsl r0
    5f1c:	14500001 	ldrbne	r0, [r0], #-1
    5f20:	84000000 	strhi	r0, [r0], #-0
    5f24:	04000000 	streq	r0, [r0], #-0
    5f28:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f30:	00000000 	andeq	r0, r0, r0
    5f34:	00008400 	andeq	r8, r0, r0, lsl #8
    5f38:	0000a700 	andeq	sl, r0, r0, lsl #14
    5f3c:	50000100 	andpl	r0, r0, r0, lsl #2
    5f40:	000000a7 	andeq	r0, r0, r7, lsr #1
    5f44:	000000a8 	andeq	r0, r0, r8, lsr #1
    5f48:	01f30004 	mvnseq	r0, r4
    5f4c:	00a89f50 	adceq	r9, r8, r0, asr pc
    5f50:	00c00000 	sbceq	r0, r0, r0
    5f54:	00010000 	andeq	r0, r1, r0
    5f58:	0000c050 	andeq	ip, r0, r0, asr r0
    5f5c:	00013c00 	andeq	r3, r1, r0, lsl #24
    5f60:	f3000400 	vshl.u8	d0, d0, d0
    5f64:	009f5001 	addseq	r5, pc, r1
    5f68:	00000000 	andeq	r0, r0, r0
    5f6c:	84000000 	strhi	r0, [r0], #-0
    5f70:	9c000000 	stcls	0, cr0, [r0], {-0}
    5f74:	01000000 	mrseq	r0, (UNDEF: 0)
    5f78:	009c5100 	addseq	r5, ip, r0, lsl #2
    5f7c:	00a80000 	adceq	r0, r8, r0
    5f80:	00040000 	andeq	r0, r4, r0
    5f84:	9f5101f3 	svcls	0x005101f3
    5f88:	000000a8 	andeq	r0, r0, r8, lsr #1
    5f8c:	000000c8 	andeq	r0, r0, r8, asr #1
    5f90:	c8510001 	ldmdagt	r1, {r0}^
    5f94:	3c000000 	stccc	0, cr0, [r0], {-0}
    5f98:	04000001 	streq	r0, [r0], #-1
    5f9c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5fa0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5fac:	00000400 	andeq	r0, r0, r0, lsl #8
    5fb0:	50000100 	andpl	r0, r0, r0, lsl #2
    5fb4:	00000004 	andeq	r0, r0, r4
    5fb8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5fbc:	01f30004 	mvnseq	r0, r4
    5fc0:	00009f50 	andeq	r9, r0, r0, asr pc
    5fc4:	00000000 	andeq	r0, r0, r0
    5fc8:	00840000 	addeq	r0, r4, r0
    5fcc:	00a00000 	adceq	r0, r0, r0
    5fd0:	00080000 	andeq	r0, r8, r0
    5fd4:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    5fd8:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    5fdc:	000000a0 	andeq	r0, r0, r0, lsr #1
    5fe0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5fe4:	93f50016 	mvnsls	r0, #22
    5fe8:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    5fec:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    5ff0:	00000825 	andeq	r0, r0, r5, lsr #16
    5ff4:	00000000 	andeq	r0, r0, r0
    5ff8:	9f1c3ff0 	svcls	0x001c3ff0
	...
    6004:	00000124 	andeq	r0, r0, r4, lsr #2
    6008:	00000140 	andeq	r0, r0, r0, asr #2
    600c:	40500001 	subsmi	r0, r0, r1
    6010:	64000001 	strvs	r0, [r0], #-1
    6014:	03000001 	movweq	r0, #1
    6018:	9f017000 	svcls	0x00017000
    601c:	00000164 	andeq	r0, r0, r4, ror #2
    6020:	0000016c 	andeq	r0, r0, ip, ror #2
    6024:	74500001 	ldrbvc	r0, [r0], #-1
    6028:	90000001 	andls	r0, r0, r1
    602c:	03000001 	movweq	r0, #1
    6030:	9f017000 	svcls	0x00017000
	...
    603c:	00000140 	andeq	r0, r0, r0, asr #2
    6040:	00000164 	andeq	r0, r0, r4, ror #2
    6044:	645c0001 	ldrbvs	r0, [ip], #-1
    6048:	6c000001 	stcvs	0, cr0, [r0], {1}
    604c:	04000001 	streq	r0, [r0], #-1
    6050:	06207300 	strteq	r7, [r0], -r0, lsl #6
    6054:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    6058:	00019000 	andeq	r9, r1, r0
    605c:	5c000100 	stfpls	f0, [r0], {-0}
	...
    6068:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    606c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6070:	d8910004 	ldmle	r1, {r2}
    6074:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    6078:	01d80000 	bicseq	r0, r8, r0
    607c:	00010000 	andeq	r0, r1, r0
    6080:	0001d85c 	andeq	sp, r1, ip, asr r8
    6084:	0001fc00 	andeq	pc, r1, r0, lsl #24
    6088:	7c000300 	stcvc	3, cr0, [r0], {-0}
    608c:	01fc9f01 	mvnseq	r9, r1, lsl #30
    6090:	02040000 	andeq	r0, r4, #0
    6094:	00010000 	andeq	r0, r1, r0
    6098:	00020c5c 	andeq	r0, r2, ip, asr ip
    609c:	00022800 	andeq	r2, r2, r0, lsl #16
    60a0:	7c000300 	stcvc	3, cr0, [r0], {-0}
    60a4:	00009f01 	andeq	r9, r0, r1, lsl #30
    60a8:	00000000 	andeq	r0, r0, r0
    60ac:	01d80000 	bicseq	r0, r8, r0
    60b0:	01fc0000 	mvnseq	r0, r0
    60b4:	00010000 	andeq	r0, r1, r0
    60b8:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    60bc:	00020400 	andeq	r0, r2, r0, lsl #8
    60c0:	73000400 	movwvc	r0, #1024	; 0x400
    60c4:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    60c8:	28000002 	stmdacs	r0, {r1}
    60cc:	01000002 	tsteq	r0, r2
    60d0:	00005000 	andeq	r5, r0, r0
    60d4:	00000000 	andeq	r0, r0, r0
    60d8:	026c0000 	rsbeq	r0, ip, #0
    60dc:	02940000 	addseq	r0, r4, #0
    60e0:	00010000 	andeq	r0, r1, r0
    60e4:	00029450 	andeq	r9, r2, r0, asr r4
    60e8:	0002e000 	andeq	lr, r2, r0
    60ec:	56000100 	strpl	r0, [r0], -r0, lsl #2
    60f0:	000002e0 	andeq	r0, r0, r0, ror #5
    60f4:	00000338 	andeq	r0, r0, r8, lsr r3
    60f8:	01f30004 	mvnseq	r0, r4
    60fc:	00009f50 	andeq	r9, r0, r0, asr pc
    6100:	00000000 	andeq	r0, r0, r0
    6104:	026c0000 	rsbeq	r0, ip, #0
    6108:	02980000 	addseq	r0, r8, #0
    610c:	00010000 	andeq	r0, r1, r0
    6110:	00029851 	andeq	r9, r2, r1, asr r8
    6114:	00030000 	andeq	r0, r3, r0
    6118:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    611c:	00000300 	andeq	r0, r0, r0, lsl #6
    6120:	00000304 	andeq	r0, r0, r4, lsl #6
    6124:	01f30004 	mvnseq	r0, r4
    6128:	03049f51 	movweq	r9, #20305	; 0x4f51
    612c:	03340000 	teqeq	r4, #0
    6130:	00010000 	andeq	r0, r1, r0
    6134:	00033455 	andeq	r3, r3, r5, asr r4
    6138:	00033800 	andeq	r3, r3, r0, lsl #16
    613c:	f3000400 	vshl.u8	d0, d0, d0
    6140:	009f5101 	addseq	r5, pc, r1, lsl #2
    6144:	00000000 	andeq	r0, r0, r0
    6148:	6c000000 	stcvs	0, cr0, [r0], {-0}
    614c:	af000002 	svcge	0x00000002
    6150:	01000002 	tsteq	r0, r2
    6154:	02af5200 	adceq	r5, pc, #0, 4
    6158:	02d00000 	sbcseq	r0, r0, #0
    615c:	00010000 	andeq	r0, r1, r0
    6160:	0002d057 	andeq	sp, r2, r7, asr r0
    6164:	00033800 	andeq	r3, r3, r0, lsl #16
    6168:	f3000400 	vshl.u8	d0, d0, d0
    616c:	009f5201 	addseq	r5, pc, r1, lsl #4
    6170:	00000000 	andeq	r0, r0, r0
    6174:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6178:	58000003 	stmdapl	r0, {r0, r1}
    617c:	01000003 	tsteq	r0, r3
    6180:	03585000 	cmpeq	r8, #0
    6184:	03dc0000 	bicseq	r0, ip, #0
    6188:	00010000 	andeq	r0, r1, r0
    618c:	0003dc55 	andeq	sp, r3, r5, asr ip
    6190:	0003e400 	andeq	lr, r3, r0, lsl #8
    6194:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    6198:	03e49f01 	mvneq	r9, #1, 30
    619c:	04300000 	ldrteq	r0, [r0], #-0
    61a0:	00010000 	andeq	r0, r1, r0
    61a4:	00000055 	andeq	r0, r0, r5, asr r0
    61a8:	00000000 	andeq	r0, r0, r0
    61ac:	00034c00 	andeq	r4, r3, r0, lsl #24
    61b0:	00035800 	andeq	r5, r3, r0, lsl #16
    61b4:	50000100 	andpl	r0, r0, r0, lsl #2
    61b8:	00000358 	andeq	r0, r0, r8, asr r3
    61bc:	00000430 	andeq	r0, r0, r0, lsr r4
    61c0:	00560001 	subseq	r0, r6, r1
    61c4:	00000000 	andeq	r0, r0, r0
    61c8:	3c000000 	stccc	0, cr0, [r0], {-0}
    61cc:	44000004 	strmi	r0, [r0], #-4
    61d0:	03000004 	movweq	r0, #4
    61d4:	9f447b00 	svcls	0x00447b00
    61d8:	00000444 	andeq	r0, r0, r4, asr #8
    61dc:	00000530 	andeq	r0, r0, r0, lsr r5
    61e0:	30560001 	subscc	r0, r6, r1
    61e4:	40000005 	andmi	r0, r0, r5
    61e8:	03000005 	movweq	r0, #5
    61ec:	9f457b00 	svcls	0x00457b00
    61f0:	00000540 	andeq	r0, r0, r0, asr #10
    61f4:	0000062c 	andeq	r0, r0, ip, lsr #12
    61f8:	00560001 	subseq	r0, r6, r1
    61fc:	00000000 	andeq	r0, r0, r0
    6200:	3c000000 	stccc	0, cr0, [r0], {-0}
    6204:	4c000004 	stcmi	0, cr0, [r0], {4}
    6208:	02000005 	andeq	r0, r0, #5
    620c:	4c9f3a00 	vldmiami	pc, {s6-s5}
    6210:	74000005 	strvc	r0, [r0], #-5
    6214:	01000005 	tsteq	r0, r5
    6218:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    621c:	05780000 	ldrbeq	r0, [r8, #-0]!
    6220:	00020000 	andeq	r0, r2, r0
    6224:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    6228:	06080000 	streq	r0, [r8], -r0
    622c:	00010000 	andeq	r0, r1, r0
    6230:	00060857 	andeq	r0, r6, r7, asr r8
    6234:	00062400 	andeq	r2, r6, r0, lsl #8
    6238:	3a000200 	bcc	6a40 <SVC_STACK_SIZE+0x2a40>
    623c:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    6240:	00062c00 	andeq	r2, r6, r0, lsl #24
    6244:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    6250:	0000043c 	andeq	r0, r0, ip, lsr r4
    6254:	00000530 	andeq	r0, r0, r0, lsr r5
    6258:	9f300002 	svcls	0x00300002
    625c:	00000530 	andeq	r0, r0, r0, lsr r5
    6260:	00000540 	andeq	r0, r0, r0, asr #10
    6264:	9f310002 	svcls	0x00310002
    6268:	00000540 	andeq	r0, r0, r0, asr #10
    626c:	0000062c 	andeq	r0, r0, ip, lsr #12
    6270:	00540001 	subseq	r0, r4, r1
    6274:	00000000 	andeq	r0, r0, r0
    6278:	3c000000 	stccc	0, cr0, [r0], {-0}
    627c:	9c000004 	stcls	0, cr0, [r0], {4}
    6280:	02000005 	andeq	r0, r0, #5
    6284:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    6288:	b4000005 	strlt	r0, [r0], #-5
    628c:	01000005 	tsteq	r0, r5
    6290:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    6294:	05d40000 	ldrbeq	r0, [r4]
    6298:	00010000 	andeq	r0, r1, r0
    629c:	0005e85c 	andeq	lr, r5, ip, asr r8
    62a0:	0005f800 	andeq	pc, r5, r0, lsl #16
    62a4:	30000200 	andcc	r0, r0, r0, lsl #4
    62a8:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    62ac:	00060000 	andeq	r0, r6, r0
    62b0:	50000100 	andpl	r0, r0, r0, lsl #2
    62b4:	00000608 	andeq	r0, r0, r8, lsl #12
    62b8:	0000062c 	andeq	r0, r0, ip, lsr #12
    62bc:	9f300002 	svcls	0x00300002
	...
    62c8:	00000560 	andeq	r0, r0, r0, ror #10
    62cc:	00000578 	andeq	r0, r0, r8, ror r5
    62d0:	78500001 	ldmdavc	r0, {r0}^
    62d4:	88000005 	stmdahi	r0, {r0, r2}
    62d8:	01000005 	tsteq	r0, r5
    62dc:	06245500 	strteq	r5, [r4], -r0, lsl #10
    62e0:	06280000 	strteq	r0, [r8], -r0
    62e4:	00010000 	andeq	r0, r1, r0
    62e8:	00062850 	andeq	r2, r6, r0, asr r8
    62ec:	00062c00 	andeq	r2, r6, r0, lsl #24
    62f0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    62fc:	00000578 	andeq	r0, r0, r8, ror r5
    6300:	00000588 	andeq	r0, r0, r8, lsl #11
    6304:	9f300002 	svcls	0x00300002
    6308:	0000059c 	muleq	r0, ip, r5
    630c:	000005d4 	ldrdeq	r0, [r0], -r4
    6310:	00530001 	subseq	r0, r3, r1
    6314:	00000000 	andeq	r0, r0, r0
    6318:	3c000000 	stccc	0, cr0, [r0], {-0}
    631c:	44000004 	strmi	r0, [r0], #-4
    6320:	03000004 	movweq	r0, #4
    6324:	9f447b00 	svcls	0x00447b00
    6328:	00000444 	andeq	r0, r0, r4, asr #8
    632c:	00000454 	andeq	r0, r0, r4, asr r4
    6330:	54560001 	ldrbpl	r0, [r6], #-1
    6334:	d8000004 	stmdale	r0, {r2}
    6338:	01000004 	tsteq	r0, r4
    633c:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    6340:	04e00000 	strbteq	r0, [r0], #0
    6344:	00030000 	andeq	r0, r3, r0
    6348:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    634c:	60000004 	andvs	r0, r0, r4
    6350:	01000005 	tsteq	r0, r5
    6354:	06085500 	streq	r5, [r8], -r0, lsl #10
    6358:	06240000 	strteq	r0, [r4], -r0
    635c:	00010000 	andeq	r0, r1, r0
    6360:	00000055 	andeq	r0, r0, r5, asr r0
    6364:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400001f8 	strdmi	r0, [r0], -r8
  14:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	08460002 	stmdaeq	r6, {r1}^
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000734 	andmi	r0, r0, r4, lsr r7
  34:	0000240c 	andeq	r2, r0, ip, lsl #8
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	24f40002 	ldrbtcs	r0, [r4], #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40002b40 	andmi	r2, r0, r0, asr #22
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	28840002 	stmcs	r4, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40002dc0 	andmi	r2, r0, r0, asr #27
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	3ebf0002 	cdpcc	0, 11, cr0, cr15, cr2, {0}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	400049f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	41030002 	tstmi	r3, r2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40004b28 	andmi	r4, r0, r8, lsr #22
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	41da0002 	bicsmi	r0, sl, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40004b68 	andmi	r4, r0, r8, ror #22
  d4:	000001c4 	andeq	r0, r0, r4, asr #3
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	46e80002 	strbtmi	r0, [r8], r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004d2c 	andmi	r4, r0, ip, lsr #26
  f4:	00000318 	andeq	r0, r0, r8, lsl r3
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	49ee0002 	stmibmi	lr!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40005044 	andmi	r5, r0, r4, asr #32
 114:	000000e8 	andeq	r0, r0, r8, ror #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	4c1c0002 	ldcmi	0, cr0, [ip], {2}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	4000512c 	andmi	r5, r0, ip, lsr #2
 134:	00000114 	andeq	r0, r0, r4, lsl r1
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4e4b0002 	cdpmi	0, 4, cr0, cr11, cr2, {0}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40005240 	andmi	r5, r0, r0, asr #4
 154:	000000b4 	strheq	r0, [r0], -r4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4fbd0002 	svcmi	0x00bd0002
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	400052f4 	strdmi	r5, [r0], -r4
 174:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	56500002 	ldrbpl	r0, [r0], -r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40005fb4 			; <UNDEFINED> instruction: 0x40005fb4
 194:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	57ec0002 	strbpl	r0, [ip, r2]!
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	400060f0 	strdmi	r6, [r0], -r0
 1b4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	5dcd0002 	stclpl	0, cr0, [sp, #8]
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40006720 	andmi	r6, r0, r0, lsr #14
 1d4:	0000012c 	andeq	r0, r0, ip, lsr #2
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	5e4e0002 	cdppl	0, 4, cr0, cr14, cr2, {0}
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	4000684c 	andmi	r6, r0, ip, asr #16
 1f4:	00000540 	andeq	r0, r0, r0, asr #10
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	5ec80002 	cdppl	0, 12, cr0, cr8, cr2, {0}
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	40000000 	andmi	r0, r0, r0
 214:	000001f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000128 	andeq	r0, r0, r8, lsr #2
       4:	005c0002 	subseq	r0, ip, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	61700000 	cmnvs	r0, r0
      40:	682e6567 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}
      44:	00000000 	andeq	r0, r0, r0
      48:	5f626370 	svcpl	0x00626370
      4c:	6f6c6c61 	svcvs	0x006c6c61
      50:	6f746163 	svcvs	0x00746163
      54:	00682e72 	rsbeq	r2, r8, r2, ror lr
      58:	63000000 	movwvs	r0, #0
      5c:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
      60:	00000068 	andeq	r0, r0, r8, rrx
      64:	05000000 	streq	r0, [r0, #-0]
      68:	0001f802 	andeq	pc, r1, r2, lsl #16
      6c:	01cb0340 	biceq	r0, fp, r0, asr #6
      70:	2f2d6701 	svccs	0x002d6701
      74:	00fe034b 	rscseq	r0, lr, fp, asr #6
      78:	2f2d2f82 	svccs	0x002d2f82
      7c:	4b2f2f2d 	blmi	bcbd38 <STACK_SIZE+0x3cbd38>
      80:	2d673249 	sfmcs	f3, 2, [r7, #-292]!	; 0xfffffedc
      84:	674d4c2f 	strbvs	r4, [sp, -pc, lsr #24]
      88:	4b2d4b2d 	blmi	b52d44 <STACK_SIZE+0x352d44>
      8c:	7efc0330 	mrcvc	3, 7, r0, cr12, cr0, {1}
      90:	152ba166 	strne	sl, [fp, #-358]!	; 0xfffffe9a
      94:	02004c67 	andeq	r4, r0, #26368	; 0x6700
      98:	66060104 	strvs	r0, [r6], -r4, lsl #2
      9c:	2d9f6806 	ldccs	8, cr6, [pc, #24]	; bc <IRQ_BIT+0x3c>
      a0:	322f2d4b 	eorcc	r2, pc, #4800	; 0x12c0
      a4:	bb9f4533 	bllt	fe7d1578 <IRQ_STACK_BASE+0xba7d1578>
      a8:	672fbcbb 			; <UNDEFINED> instruction: 0x672fbcbb
      ac:	32656785 	rsbcc	r6, r5, #34865152	; 0x2140000
      b0:	302c312b 	eorcc	r3, ip, fp, lsr #2
      b4:	8583682f 	strhi	r6, [r3, #2095]	; 0x82f
      b8:	312b4c67 	teqcc	fp, r7, ror #24
      bc:	6730302c 	ldrvs	r3, [r0, -ip, lsr #32]!
      c0:	4c678567 	cfstr64mi	mvdx8, [r7], #-412	; 0xfffffe64
      c4:	302c312b 	eorcc	r3, ip, fp, lsr #2
      c8:	03676730 	cmneq	r7, #48, 14	; 0xc00000
      cc:	83827dfe 	orrhi	r7, r2, #16256	; 0x3f80
      d0:	a32f2f65 	teqge	pc, #404	; 0x194
      d4:	47692b69 	strbmi	r2, [r9, -r9, ror #22]!
      d8:	519f2f15 	orrspl	r2, pc, r5, lsl pc	; <UNPREDICTABLE>
      dc:	32302a2c 	eorscc	r2, r0, #44, 20	; 0x2c000
      e0:	4d2b4dde 	stcmi	13, cr4, [fp, #-888]!	; 0xfffffc88
      e4:	9f4b312b 	svcls	0x004b312b
      e8:	312f2a4f 	teqcc	pc, pc, asr #20
      ec:	2f4983a3 	svccs	0x004983a3
      f0:	3249834b 	subcc	r8, r9, #738197505	; 0x2c000001
      f4:	492f2f84 	stmdbmi	pc!, {r2, r7, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
      f8:	2f2f8432 	svccs	0x002f8432
      fc:	01cb0349 	biceq	r0, fp, r9, asr #6
     100:	2d2f692e 	stccs	9, cr6, [pc, #-184]!	; 50 <FIQ_BIT+0x10>
     104:	322d322b 	eorcc	r3, sp, #-1342177278	; 0xb0000002
     108:	682f4b46 	stmdavs	pc!, {r1, r2, r6, r8, r9, fp, lr}	; <UNPREDICTABLE>
     10c:	0385f34b 	orreq	pc, r5, #738197505	; 0x2c000001
     110:	2d2f660d 	stccs	6, cr6, [pc, #-52]!	; e4 <NOINT+0x24>
     114:	032e7303 	teqeq	lr, #201326592	; 0xc000000
     118:	672d2e0e 	strvs	r2, [sp, -lr, lsl #28]!
     11c:	2f306e2f 	svccs	0x00306e2f
     120:	08661003 	stmdaeq	r6!, {r0, r1, ip}^
     124:	022f3021 	eoreq	r3, pc, #33	; 0x21
     128:	01010008 	tsteq	r1, r8
     12c:	0000035b 	andeq	r0, r0, fp, asr r3
     130:	00270002 	eoreq	r0, r7, r2
     134:	01020000 	mrseq	r0, (UNDEF: 2)
     138:	000d0efb 	strdeq	r0, [sp], -fp
     13c:	01010101 	tsteq	r1, r1, lsl #2
     140:	01000000 	mrseq	r0, (UNDEF: 0)
     144:	00010000 	andeq	r0, r1, r0
     148:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     14c:	0000632e 	andeq	r6, r0, lr, lsr #6
     150:	70630000 	rsbvc	r0, r3, r0
     154:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     158:	00000000 	andeq	r0, r0, r0
     15c:	02050000 	andeq	r0, r5, #0
     160:	40000734 	andmi	r0, r0, r4, lsr r7
     164:	0103a103 	tsteq	r3, r3, lsl #2
     168:	9e7dfa03 	vaddls.f32	s31, s26, s6
     16c:	2e028603 	cfmadd32cs	mvax0, mvfx8, mvfx2, mvfx3
     170:	7dfc0301 	ldclvc	3, cr0, [ip, #4]!
     174:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     178:	106202a0 	rsbne	r0, r2, r0, lsr #5
     17c:	0284804c 	addeq	r8, r4, #76	; 0x4c
     180:	804c106e 	subhi	r1, ip, lr, rrx
     184:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     188:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     18c:	1002f602 	andne	pc, r2, r2, lsl #12
     190:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     194:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     198:	672e029f 			; <UNDEFINED> instruction: 0x672e029f
     19c:	cb03494b 	blgt	d26d0 <IRQ_STACK_SIZE+0xca6d0>
     1a0:	31662e7c 	smccc	25324	; 0x62ec
     1a4:	03a031db 	moveq	r3, #-1073741770	; 0xc0000036
     1a8:	83322e7a 	teqhi	r2, #1952	; 0x7a0
     1ac:	4b667903 	blmi	199e5c0 <STACK_SIZE+0x119e5c0>
     1b0:	4a0d0347 	bmi	340ed4 <IRQ_STACK_SIZE+0x338ed4>
     1b4:	2e730366 	cdpcs	3, 7, cr0, cr3, cr6, {3}
     1b8:	358331db 	strcc	r3, [r3, #475]	; 0x1db
     1bc:	674a3803 	strbvs	r3, [sl, -r3, lsl #16]
     1c0:	bb032f2d 	bllt	cbe7c <IRQ_STACK_SIZE+0xc3e7c>
     1c4:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     1c8:	4a150348 	bmi	540ef0 <IRQ_STACK_SIZE+0x538ef0>
     1cc:	2e6b0366 	cdpcs	3, 6, cr0, cr11, cr6, {3}
     1d0:	038331db 	orreq	r3, r3, #-1073741770	; 0xc0000036
     1d4:	c4032e0f 	strgt	r2, [r3], #-3599	; 0xfffff1f1
     1d8:	2d674a00 	vstmdbcs	r7!, {s9-s8}
     1dc:	7fa7032f 	svcvc	0x00a7032f
     1e0:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     1e4:	664a1d03 	strbvs	r1, [sl], -r3, lsl #26
     1e8:	db2e6303 	blle	b98dfc <STACK_SIZE+0x398dfc>
     1ec:	17038331 	smladxne	r3, r1, r3, r8
     1f0:	00d6032e 	sbcseq	r0, r6, lr, lsr #6
     1f4:	2f2d674a 	svccs	0x002d674a
     1f8:	4a7f8d03 	bmi	1fe360c <STACK_SIZE+0x17e360c>
     1fc:	03484949 	movteq	r4, #35145	; 0x8949
     200:	2c304a25 	ldccs	10, cr4, [r0], #-148	; 0xffffff6c
     204:	83302c30 	teqhi	r0, #48, 24	; 0x3000
     208:	9e0903bb 	mcrls	3, 0, r0, cr9, cr11, {5}
     20c:	31673249 	cmncc	r7, r9, asr #4
     210:	13354686 	teqne	r5, #140509184	; 0x8600000
     214:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     218:	9f2f0104 	svcls	0x002f0104
     21c:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     220:	83134e2f 	tsthi	r3, #752	; 0x2f0
     224:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     228:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     22c:	002d6713 	eoreq	r6, sp, r3, lsl r7
     230:	2f010402 	svccs	0x00010402
     234:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     238:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     23c:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     240:	002d8313 	eoreq	r8, sp, r3, lsl r3
     244:	2f010402 	svccs	0x00010402
     248:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     24c:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     250:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     254:	2f2d6713 	svccs	0x002d6713
     258:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     25c:	83134e2f 	tsthi	r3, #752	; 0x2f0
     260:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     264:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     268:	2d322b1a 	vldmdbcs	r2!, {d2-d14}
     26c:	032e7803 	teqeq	lr, #196608	; 0x30000
     270:	312a2e09 	teqcc	sl, r9, lsl #28
     274:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     278:	02003002 	andeq	r3, r0, #2
     27c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     280:	4c020402 	cfstrsmi	mvf0, [r2], {2}
     284:	02040200 	andeq	r0, r4, #0, 4
     288:	1a4d3248 	bne	134cbb0 <STACK_SIZE+0xb4cbb0>
     28c:	332e7803 	teqcc	lr, #196608	; 0x30000
     290:	312a2f31 	teqcc	sl, r1, lsr pc
     294:	02002f4b 	andeq	r2, r0, #300	; 0x12c
     298:	00300204 	eorseq	r0, r0, r4, lsl #4
     29c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     2a0:	02040200 	andeq	r0, r4, #0, 4
     2a4:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     2a8:	4d324802 	ldcmi	8, cr4, [r2, #-8]!
     2ac:	2f2f4b16 	svccs	0x002f4b16
     2b0:	2f2f4b2b 	svccs	0x002f4b2b
     2b4:	2f2f2f2b 	svccs	0x002f2f2b
     2b8:	2f4b164d 	svccs	0x004b164d
     2bc:	2f4b2b2f 	svccs	0x004b2b2f
     2c0:	2f2f2b2f 	svccs	0x002f2b2f
     2c4:	6c014e2f 	stcvs	14, cr4, [r1], {47}	; 0x2f
     2c8:	02040200 	andeq	r0, r4, #0, 4
     2cc:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     2d0:	00a64806 	adceq	r4, r6, r6, lsl #16
     2d4:	06020402 	streq	r0, [r2], -r2, lsl #8
     2d8:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     2dc:	0200a648 	andeq	sl, r0, #72, 12	; 0x4800000
     2e0:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     2e4:	48065808 	stmdami	r6, {r3, fp, ip, lr}
     2e8:	040200a6 	streq	r0, [r2], #-166	; 0xffffff5a
     2ec:	08820602 	stmeq	r2, {r1, r9, sl}
     2f0:	4e480658 	mcrmi	6, 2, r0, cr8, cr8, {2}
     2f4:	006c0132 	rsbeq	r0, ip, r2, lsr r1
     2f8:	06020402 	streq	r0, [r2], -r2, lsl #8
     2fc:	06580882 	ldrbeq	r0, [r8], -r2, lsl #17
     300:	0200a648 	andeq	sl, r0, #72, 12	; 0x4800000
     304:	82060204 	andhi	r0, r6, #4, 4	; 0x40000000
     308:	48065808 	stmdami	r6, {r3, fp, ip, lr}
     30c:	040200a6 	streq	r0, [r2], #-166	; 0xffffff5a
     310:	08820602 	stmeq	r2, {r1, r9, sl}
     314:	a6480658 			; <UNDEFINED> instruction: 0xa6480658
     318:	02040200 	andeq	r0, r4, #0, 4
     31c:	58088206 	stmdapl	r8, {r1, r2, r9, pc}
     320:	344e4806 	strbcc	r4, [lr], #-2054	; 0xfffff7fa
     324:	002c3169 	eoreq	r3, ip, r9, ror #2
     328:	46010402 	strmi	r0, [r1], -r2, lsl #8
     32c:	02040200 	andeq	r0, r4, #0, 4
     330:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     334:	2c020402 	cfstrscs	mvf0, [r2], {2}
     338:	02040200 	andeq	r0, r4, #0, 4
     33c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     340:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     344:	2e7eab03 	vaddcs.f64	d26, d14, d3
     348:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     34c:	9f2f2d67 	svcls	0x002f2d67
     350:	2e019d03 	cdpcs	13, 0, cr9, cr1, cr3, {0}
     354:	2f302f2f 	svccs	0x00302f2f
     358:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     35c:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     360:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     364:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     368:	0a030204 	beq	c0b80 <IRQ_STACK_SIZE+0xb8b80>
     36c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     370:	02002c02 	andeq	r2, r0, #512	; 0x200
     374:	00300204 	eorseq	r0, r0, r4, lsl #4
     378:	2c020402 	cfstrscs	mvf0, [r2], {2}
     37c:	90036e48 	andls	r6, r3, r8, asr #28
     380:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     384:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     388:	b8039f2f 	stmdalt	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, pc}
     38c:	2f2f2e01 	svccs	0x002f2e01
     390:	4a7ee703 	bmi	1fb9fa4 <STACK_SIZE+0x17b9fa4>
     394:	2e019903 	cdpcs	9, 0, cr9, cr1, cr3, {0}
     398:	f27ee903 	vmla.i<illegal width 64>	d30, d14, d3
     39c:	4c105202 	lfmmi	f5, 4, [r0], {2}
     3a0:	62028464 	andvs	r8, r2, #100, 8	; 0x64000000
     3a4:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     3a8:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     3ac:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     3b0:	10018002 	andne	r8, r1, r2
     3b4:	02f6024c 	rscseq	r0, r6, #76, 4	; 0xc0000004
     3b8:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     3bc:	804c1064 	subhi	r1, ip, r4, rrx
     3c0:	2e028103 	mvfcss	f0, f3
     3c4:	7f9b0367 	svcvc	0x009b0367
     3c8:	302f2f66 	eorcc	r2, pc, r6, ror #30
     3cc:	32693249 	rsbcc	r3, r9, #-1879048188	; 0x90000004
     3d0:	02002f2b 	andeq	r2, r0, #43, 30	; 0xac
     3d4:	00450104 	subeq	r0, r5, r4, lsl #2
     3d8:	03020402 	movweq	r0, #9218	; 0x2402
     3dc:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
     3e0:	002c0204 	eoreq	r0, ip, r4, lsl #4
     3e4:	30020402 	andcc	r0, r2, r2, lsl #8
     3e8:	02040200 	andeq	r0, r4, #0, 4
     3ec:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     3f0:	312e7df1 	strdcc	r7, [lr, -r1]!
     3f4:	9e029003 	cdpls	0, 0, cr9, cr2, cr3, {0}
     3f8:	30302fa3 	eorscc	r2, r0, r3, lsr #31
     3fc:	2e7dd403 	cdpcs	4, 7, cr13, cr13, cr3, {0}
     400:	03a6bbbb 			; <UNDEFINED> instruction: 0x03a6bbbb
     404:	302e02a5 	eorcc	r0, lr, r5, lsr #5
     408:	31693249 	cmncc	r9, r9, asr #4
     40c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     410:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     414:	0a030204 	beq	c0c2c <IRQ_STACK_SIZE+0xb8c2c>
     418:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     41c:	02002c02 	andeq	r2, r0, #512	; 0x200
     420:	00300204 	eorseq	r0, r0, r4, lsl #4
     424:	2c020402 	cfstrscs	mvf0, [r2], {2}
     428:	cd036e48 	stcgt	14, cr6, [r3, #-288]	; 0xfffffee0
     42c:	03312e7d 	teqeq	r1, #2000	; 0x7d0
     430:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     434:	fb039f2f 	blx	e80fa <IRQ_STACK_SIZE+0xe00fa>
     438:	2f2f2e01 	svccs	0x002f2e01
     43c:	b5033030 	strlt	r3, [r3, #-48]	; 0xffffffd0
     440:	bbbb2e7d 	bllt	feecbe3c <IRQ_STACK_BASE+0xbaecbe3c>
     444:	02c303a6 	sbceq	r0, r3, #-1744830462	; 0x98000002
     448:	49302f2e 	ldmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
     44c:	2e00c003 	cdpcs	0, 0, cr12, cr0, cr3, {0}
     450:	9e7ded03 	cdpls	13, 7, cr14, cr13, cr3, {0}
     454:	2e029303 	cdpcs	3, 0, cr9, cr2, cr3, {0}
     458:	7def0301 	stclvc	3, cr0, [pc, #4]!	; 464 <ABORT_STACK_SIZE+0x64>
     45c:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     460:	106202a0 	rsbne	r0, r2, r0, lsr #5
     464:	0284804c 	addeq	r8, r4, #76	; 0x4c
     468:	804c106e 	subhi	r1, ip, lr, rrx
     46c:	024cb8bc 	subeq	fp, ip, #188, 16	; 0xbc0000
     470:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     474:	1002f602 	andne	pc, r2, r2, lsl #12
     478:	64029208 	strvs	r9, [r2], #-520	; 0xfffffdf8
     47c:	03804c10 	orreq	r4, r0, #16, 24	; 0x1000
     480:	672e02ac 	strvs	r0, [lr, -ip, lsr #5]!
     484:	0202484c 	andeq	r4, r2, #76, 16	; 0x4c0000
     488:	71010100 	mrsvc	r0, (UNDEF: 17)
     48c:	02000000 	andeq	r0, r0, #0
     490:	00001c00 	andeq	r1, r0, r0, lsl #24
     494:	fb010200 	blx	40c9e <IRQ_STACK_SIZE+0x38c9e>
     498:	01000d0e 	tsteq	r0, lr, lsl #26
     49c:	00010101 	andeq	r0, r1, r1, lsl #2
     4a0:	00010000 	andeq	r0, r1, r0
     4a4:	67000100 	strvs	r0, [r0, -r0, lsl #2]
     4a8:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     4ac:	00000000 	andeq	r0, r0, r0
     4b0:	02050000 	andeq	r0, r5, #0
     4b4:	40002b40 	andmi	r2, r0, r0, asr #22
     4b8:	13011503 	movwne	r1, #5379	; 0x1503
     4bc:	13a213be 			; <UNDEFINED> instruction: 0x13a213be
     4c0:	2c3013be 	ldccs	3, cr1, [r0], #-760	; 0xfffffd08
     4c4:	031c0834 	tsteq	ip, #52, 16	; 0x340000
     4c8:	3013d609 	andscc	sp, r3, r9, lsl #12
     4cc:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     4d0:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     4d4:	342c312d 	strtcc	r3, [ip], #-301	; 0xfffffed3
     4d8:	7a033e08 	bvc	cfd00 <IRQ_STACK_SIZE+0xc7d00>
     4dc:	4dce084a 	stclmi	8, cr0, [lr, #296]	; 0x128
     4e0:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     4e4:	035a0834 	cmpeq	sl, #52, 16	; 0x340000
     4e8:	ea084a7a 	b	212ed8 <IRQ_STACK_SIZE+0x20aed8>
     4ec:	2c30134d 	ldccs	3, cr1, [r0], #-308	; 0xfffffecc
     4f0:	0903ee34 	stmdbeq	r3, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
     4f4:	4d9f13d6 	ldcmi	3, cr1, [pc, #856]	; 854 <ABORT_STACK_SIZE+0x454>
     4f8:	0213be13 	andseq	fp, r3, #304	; 0x130
     4fc:	0101000c 	tsteq	r1, ip
     500:	00000757 	andeq	r0, r0, r7, asr r7
     504:	01000002 	tsteq	r0, r2
     508:	01020000 	mrseq	r0, (UNDEF: 2)
     50c:	000d0efb 	strdeq	r0, [sp], -fp
     510:	01010101 	tsteq	r1, r1, lsl #2
     514:	01000000 	mrseq	r0, (UNDEF: 0)
     518:	43010000 	movwmi	r0, #4096	; 0x1000
     51c:	6f435c3a 	svcvs	0x00435c3a
     520:	6f536564 	svcvs	0x00536564
     524:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     528:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     52c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     530:	20797265 	rsbscs	r7, r9, r5, ror #4
     534:	202b2b47 	eorcs	r2, fp, r7, asr #22
     538:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     53c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     540:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     544:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     548:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     54c:	61652d65 	cmnvs	r5, r5, ror #26
     550:	342f6962 	strtcc	r6, [pc], #-2402	; 558 <ABORT_STACK_SIZE+0x158>
     554:	312e382e 	teqcc	lr, lr, lsr #16
     558:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     55c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     560:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     564:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     568:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     56c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     570:	756f535c 	strbvc	r5, [pc, #-860]!	; 21c <NOINT+0x15c>
     574:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     578:	2b472079 	blcs	11c8764 <STACK_SIZE+0x9c8764>
     57c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     580:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     584:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     588:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     58c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     590:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     594:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     598:	72670000 	rsbvc	r0, r7, #0
     59c:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     5a0:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     5a4:	00000000 	andeq	r0, r0, r0
     5a8:	61647473 	smcvs	18243	; 0x4743
     5ac:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
     5b0:	00000100 	andeq	r0, r0, r0, lsl #2
     5b4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
     5b8:	445f6563 	ldrbmi	r6, [pc], #-1379	; 5c0 <ABORT_STACK_SIZE+0x1c0>
     5bc:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     5c0:	00682e72 	rsbeq	r2, r8, r2, ror lr
     5c4:	45000000 	strmi	r0, [r0, #-0]
     5c8:	5838474e 	ldmdapl	r8!, {r1, r2, r3, r6, r8, r9, sl, lr}
     5cc:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     5d0:	00000000 	andeq	r0, r0, r0
     5d4:	314e4148 	cmpcc	lr, r8, asr #2
     5d8:	36315836 			; <UNDEFINED> instruction: 0x36315836
     5dc:	0000482e 	andeq	r4, r0, lr, lsr #16
     5e0:	41480000 	mrsmi	r0, (UNDEF: 72)
     5e4:	4241544e 	submi	r5, r1, #1308622848	; 0x4e000000
     5e8:	482e454c 	stmdami	lr!, {r2, r3, r6, r8, sl, lr}
     5ec:	00000000 	andeq	r0, r0, r0
     5f0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     5f4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     5f8:	3c000002 	stccc	0, cr0, [r0], {2}
     5fc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     600:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
     604:	0000003e 	andeq	r0, r0, lr, lsr r0
     608:	05000000 	streq	r0, [r0, #-0]
     60c:	002dc002 	eoreq	ip, sp, r2
     610:	04910340 	ldreq	r0, [r1], #832	; 0x340
     614:	7a033401 	bvc	cd620 <IRQ_STACK_SIZE+0xc5620>
     618:	032f4f2e 	teqeq	pc, #46, 30	; 0xb8
     61c:	cf032e7a 	svcgt	0x00032e7a
     620:	b1032e7e 	tstlt	r3, lr, ror lr
     624:	cf032e01 	svcgt	0x00032e01
     628:	b703017e 	smlsdxlt	r3, lr, r1, r0
     62c:	2f9d2e01 	svccs	0x009d2e01
     630:	2e7ec903 	cdpcs	9, 7, cr12, cr14, cr3, {0}
     634:	034a3d03 	movteq	r3, #44291	; 0xad03
     638:	039e00fa 	orrseq	r0, lr, #250	; 0xfa
     63c:	03667f86 	cmneq	r6, #536	; 0x218
     640:	036600fa 	cmneq	r6, #250	; 0xfa
     644:	699e7fa0 	ldmibvs	lr, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
     648:	03314b2d 	teqeq	r1, #46080	; 0xb400
     64c:	034a7f98 	movteq	r7, #44952	; 0xaf98
     650:	034a00e8 	movteq	r0, #41192	; 0xa0e8
     654:	032e7f9f 	teqeq	lr, #636	; 0x27c
     658:	2d4f2e79 	stclcs	14, cr2, [pc, #-484]	; 47c <ABORT_STACK_SIZE+0x7c>
     65c:	7603362f 	strvc	r3, [r3], -pc, lsr #12
     660:	03332b2e 	teqeq	r3, #47104	; 0xb800
     664:	74032e0c 	strvc	r2, [r3], #-3596	; 0xfffff1f4
     668:	2f4b302e 	svccs	0x004b302e
     66c:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     670:	4e492d2f 	cdpmi	13, 4, cr2, cr9, cr15, {1}
     674:	32302c30 	eorscc	r2, r0, #48, 24	; 0x3000
     678:	020903a1 	andeq	r0, r9, #-2080374782	; 0x84000002
     67c:	ad03013e 	stfges	f0, [r3, #-248]	; 0xffffff08
     680:	0146027e 	hvceq	24622	; 0x602e
     684:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     688:	667ea003 	ldrbtvs	sl, [lr], -r3
     68c:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     690:	4a7ea003 	bmi	1fa86a4 <STACK_SIZE+0x17a86a4>
     694:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     698:	034a0903 	movteq	r0, #43267	; 0xa903
     69c:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     6a0:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     6a4:	032e0b03 	teqeq	lr, #3072	; 0xc00
     6a8:	0b036675 	bleq	da084 <IRQ_STACK_SIZE+0xd2084>
     6ac:	7e97034a 	cdpvc	3, 9, cr0, cr7, cr10, {2}
     6b0:	01de034a 	bicseq	r0, lr, sl, asr #6
     6b4:	01029202 	tsteq	r2, r2, lsl #4
     6b8:	d63e0364 	ldrtle	r0, [lr], -r4, ror #6
     6bc:	2e780330 	mrccs	3, 3, r0, cr8, cr0, {1}
     6c0:	4a780336 	bmi	1e013a0 <STACK_SIZE+0x16013a0>
     6c4:	4a00e303 	bmi	392d8 <IRQ_STACK_SIZE+0x312d8>
     6c8:	4a7f8303 	bmi	1fe12dc <STACK_SIZE+0x17e12dc>
     6cc:	027e8603 	rsbseq	r8, lr, #3145728	; 0x300000
     6d0:	84030152 	strhi	r0, [r3], #-338	; 0xfffffeae
     6d4:	fc032e02 	stc2	14, cr2, [r3], {2}
     6d8:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     6dc:	fc032e02 	stc2	14, cr2, [r3], {2}
     6e0:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     6e4:	fc032e02 	stc2	14, cr2, [r3], {2}
     6e8:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     6ec:	30482e02 	subcc	r2, r8, r2, lsl #28
     6f0:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     6f4:	02028203 	andeq	r8, r2, #805306368	; 0x30000000
     6f8:	032c017c 	teqeq	ip, #124, 2
     6fc:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     700:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     704:	667fb103 	ldrbtvs	fp, [pc], -r3, lsl #2
     708:	644f3246 	strbvs	r3, [pc], #-582	; 710 <ABORT_STACK_SIZE+0x310>
     70c:	322a9408 	eorcc	r9, sl, #8, 8	; 0x8000000
     710:	03be8c08 			; <UNDEFINED> instruction: 0x03be8c08
     714:	03d67dbe 	bicseq	r7, r6, #12160	; 0x2f80
     718:	6c132e09 	ldcvs	14, cr2, [r3], {9}
     71c:	4c2e7a03 	stcmi	10, cr7, [lr], #-12
     720:	02006783 	andeq	r6, r0, #34340864	; 0x20c0000
     724:	9f840104 	svcls	0x00840104
     728:	01750386 	cmneq	r5, r6, lsl #7
     72c:	032e0b03 	teqeq	lr, #3072	; 0xc00
     730:	03342e75 	teqeq	r4, #1872	; 0x750
     734:	83682e7a 	cmnhi	r8, #1952	; 0x7a0
     738:	359f8467 	ldrcc	r8, [pc, #1127]	; ba7 <ABORT_STACK_SIZE+0x7a7>
     73c:	032c2f2f 	teqeq	ip, #47, 30	; 0xbc
     740:	2f364a79 	svccs	0x00364a79
     744:	352e7703 	strcc	r7, [lr, #-1795]!	; 0xfffff8fd
     748:	032e0b03 	teqeq	lr, #3072	; 0xc00
     74c:	12032e75 	andne	r2, r3, #1872	; 0x750
     750:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     754:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
     758:	13032e6f 	movwne	r2, #15983	; 0x3e6f
     75c:	2e6e032e 	cdpcs	3, 6, cr0, cr14, cr14, {1}
     760:	032e1703 	teqeq	lr, #786432	; 0xc0000
     764:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     768:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     76c:	032e1803 	teqeq	lr, #196608	; 0x30000
     770:	324b2e79 	subcc	r2, fp, #1936	; 0x790
     774:	68032f2f 	stmdavs	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     778:	8383a02e 	orrhi	sl, r3, #46	; 0x2e
     77c:	69836983 	stmibvs	r3, {r0, r1, r7, r8, fp, sp, lr}
     780:	2f2f6885 	svccs	0x002f6885
     784:	2f2f302f 	svccs	0x002f302f
     788:	6983312f 	stmibvs	r3, {r0, r1, r2, r3, r5, r8, ip, sp}
     78c:	4d676784 	stclmi	7, cr6, [r7, #-528]!	; 0xfffffdf0
     790:	322a6a33 	eorcc	r6, sl, #208896	; 0x33000
     794:	33827703 	orrcc	r7, r2, #786432	; 0xc0000
     798:	46322933 			; <UNDEFINED> instruction: 0x46322933
     79c:	03342b32 	teqeq	r4, #51200	; 0xc800
     7a0:	2b322e79 	blcs	c8c18c <STACK_SIZE+0x48c18c>
     7a4:	2f2d2a32 	svccs	0x002d2a32
     7a8:	9208312f 	andls	r3, r8, #-1073741813	; 0xc000000b
     7ac:	9e090330 	mcrls	3, 0, r0, cr9, cr0, {1}
     7b0:	682c842c 	stmdavs	ip!, {r2, r3, r5, sl, pc}
     7b4:	312d3064 	teqcc	sp, r4, rrx
     7b8:	304b2d2c 	subcc	r2, fp, ip, lsr #26
     7bc:	842c3034 	strthi	r3, [ip], #-52	; 0xffffffcc
     7c0:	6d034b4b 	vstrvs	d4, [r3, #-300]	; 0xfffffed4
     7c4:	09034c66 	stmdbeq	r3, {r1, r2, r5, r6, sl, fp, lr}
     7c8:	0a03679e 	beq	da648 <IRQ_STACK_SIZE+0xd2648>
     7cc:	2f2d1382 	svccs	0x002d1382
     7d0:	08134df3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8, sl, fp, lr}
     7d4:	d7133121 	ldrle	r3, [r3, -r1, lsr #2]
     7d8:	312b154d 	teqcc	fp, sp, asr #10
     7dc:	02002208 	andeq	r2, r0, #8, 4	; 0x80000000
     7e0:	2e060104 	adfcss	f0, f6, f4
     7e4:	6d03064a 	stcvs	6, cr0, [r3, #-296]	; 0xfffffed8
     7e8:	4a13034a 	bmi	4c1518 <IRQ_STACK_SIZE+0x4b9518>
     7ec:	034a6d03 	movteq	r6, #44291	; 0xad03
     7f0:	89b84a13 	ldmibhi	r8!, {r0, r1, r4, r9, fp, lr}
     7f4:	312b154d 	teqcc	fp, sp, asr #10
     7f8:	01040200 	mrseq	r0, R12_usr
     7fc:	4a063e08 	bmi	190024 <IRQ_STACK_SIZE+0x188024>
     800:	02040200 	andeq	r0, r4, #0, 4
     804:	4a600306 	bmi	1801424 <STACK_SIZE+0x1001424>
     808:	02040200 	andeq	r0, r4, #0, 4
     80c:	004a2003 	subeq	r2, sl, r3
     810:	03020402 	movweq	r0, #9218	; 0x2402
     814:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     818:	20030204 	andcs	r0, r3, r4, lsl #4
     81c:	4d89b84a 	stcmi	8, cr11, [r9, #296]	; 0x128
     820:	4b6a4b13 	blmi	1a93474 <STACK_SIZE+0x1293474>
     824:	312b322d 	teqcc	fp, sp, lsr #4
     828:	01040200 	mrseq	r0, R12_usr
     82c:	006606bc 	strhteq	r0, [r6], #-108	; 0xffffff94
     830:	06020402 	streq	r0, [r2], -r2, lsl #8
     834:	00824c03 	addeq	r4, r2, r3, lsl #24
     838:	03020402 	movweq	r0, #9218	; 0x2402
     83c:	02004a36 	andeq	r4, r0, #221184	; 0x36000
     840:	002c0204 	eoreq	r0, ip, r4, lsl #4
     844:	03020402 	movweq	r0, #9218	; 0x2402
     848:	0200664c 	andeq	r6, r0, #76, 12	; 0x4c00000
     84c:	34030204 	strcc	r0, [r3], #-516	; 0xfffffdfc
     850:	69a548ba 	stmibvs	r5!, {r1, r3, r4, r5, r7, fp, lr}
     854:	0200314a 	andeq	r3, r0, #-2147483630	; 0x80000012
     858:	06f40104 	ldrbteq	r0, [r4], r4, lsl #2
     85c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     860:	bf030602 	svclt	0x00030602
     864:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
     868:	c3030204 	movwgt	r0, #12804	; 0x3204
     86c:	02002e00 	andeq	r2, r0, #0, 28
     870:	bd030204 	sfmlt	f0, 4, [r3, #-16]
     874:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     878:	c1030204 	tstgt	r3, r4, lsl #4
     87c:	02009e00 	andeq	r9, r0, #0, 28
     880:	bf030204 	svclt	0x00030204
     884:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     888:	c1030204 	tstgt	r3, r4, lsl #4
     88c:	51804a00 	orrpl	r4, r0, r0, lsl #20
     890:	2cbc1369 	ldccs	3, cr1, [ip], #420	; 0x1a4
     894:	2c154e31 	ldccs	14, cr4, [r5], {49}	; 0x31
     898:	a24d8630 	subge	r8, sp, #48, 12	; 0x3000000
     89c:	319f2f01 	orrscc	r2, pc, r1, lsl #30
     8a0:	11039f13 	tstne	r3, r3, lsl pc
     8a4:	9e150382 	cdpls	3, 1, cr0, cr5, cr2, {4}
     8a8:	352e7903 	strcc	r7, [lr, #-2307]!	; 0xfffff6fd
     8ac:	2b2e7903 	blcs	b9ecc0 <STACK_SIZE+0x39ecc0>
     8b0:	312b314d 	teqcc	fp, sp, asr #2
     8b4:	032e6f03 	teqeq	lr, #3, 30
     8b8:	4d4d2e0b 	stclmi	14, cr2, [sp, #-44]	; 0xffffffd4
     8bc:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
     8c0:	312e7a03 	teqcc	lr, r3, lsl #20
     8c4:	7a032a35 	bvc	cb1a0 <IRQ_STACK_SIZE+0xc31a0>
     8c8:	032c362e 	teqeq	ip, #48234496	; 0x2e00000
     8cc:	4c362e7a 	ldcmi	14, cr2, [r6], #-488	; 0xfffffe18
     8d0:	3048302c 	subcc	r3, r8, ip, lsr #32
     8d4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     8d8:	66068401 	strvs	r8, [r6], -r1, lsl #8
     8dc:	02040200 	andeq	r0, r4, #0, 4
     8e0:	7ef00306 	cdpvc	3, 15, cr0, cr0, cr6, {0}
     8e4:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     8e8:	01920302 	orrseq	r0, r2, r2, lsl #6
     8ec:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     8f0:	02002c02 	andeq	r2, r0, #512	; 0x200
     8f4:	00300204 	eorseq	r0, r0, r4, lsl #4
     8f8:	2c020402 	cfstrscs	mvf0, [r2], {2}
     8fc:	02040200 	andeq	r0, r4, #0, 4
     900:	2e7ef003 	cdpcs	0, 7, cr15, cr14, cr3, {0}
     904:	02040200 	andeq	r0, r4, #0, 4
     908:	2e019403 	cdpcs	4, 0, cr9, cr1, cr3, {0}
     90c:	02040200 	andeq	r0, r4, #0, 4
     910:	2e7eec03 	cdpcs	12, 7, cr14, cr14, cr3, {0}
     914:	02040200 	andeq	r0, r4, #0, 4
     918:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     91c:	02040200 	andeq	r0, r4, #0, 4
     920:	4a7eee03 	bmi	1fbc134 <STACK_SIZE+0x17bc134>
     924:	02040200 	andeq	r0, r4, #0, 4
     928:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     92c:	02040200 	andeq	r0, r4, #0, 4
     930:	4a7eee03 	bmi	1fbc144 <STACK_SIZE+0x17bc144>
     934:	02040200 	andeq	r0, r4, #0, 4
     938:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     93c:	02040200 	andeq	r0, r4, #0, 4
     940:	4a7eee03 	bmi	1fbc154 <STACK_SIZE+0x17bc154>
     944:	02040200 	andeq	r0, r4, #0, 4
     948:	2e019303 	cdpcs	3, 0, cr9, cr1, cr3, {0}
     94c:	02040200 	andeq	r0, r4, #0, 4
     950:	2e7eed03 	cdpcs	13, 7, cr14, cr14, cr3, {0}
     954:	02040200 	andeq	r0, r4, #0, 4
     958:	2e019003 	cdpcs	0, 0, cr9, cr1, cr3, {0}
     95c:	2e780388 	cdpcs	3, 7, cr0, cr8, cr8, {4}
     960:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     964:	032e0a03 	teqeq	lr, #12288	; 0x3000
     968:	034a4a15 	movteq	r4, #43541	; 0xaa15
     96c:	29292e0a 	stmdbcs	r9!, {r1, r3, r9, sl, fp, sp}
     970:	322b314f 	eorcc	r3, fp, #-1073741805	; 0xc0000013
     974:	332e7703 	teqcc	lr, #786432	; 0xc0000
     978:	032e0b03 	teqeq	lr, #3072	; 0xc00
     97c:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     980:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     984:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     988:	4f2e7603 	svcmi	0x002e7603
     98c:	322f4b51 	eorcc	r4, pc, #82944	; 0x14400
     990:	2f2d302c 	svccs	0x002d302c
     994:	2f2d2f2c 	svccs	0x002d2f2c
     998:	46324c31 			; <UNDEFINED> instruction: 0x46324c31
     99c:	03c14632 	biceq	r4, r1, #52428800	; 0x3200000
     9a0:	015c0216 	cmpeq	ip, r6, lsl r2
     9a4:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     9a8:	4a06d801 	bmi	1b69b4 <IRQ_STACK_SIZE+0x1ae9b4>
     9ac:	02040200 	andeq	r0, r4, #0, 4
     9b0:	7e9d0306 	cdpvc	3, 9, cr0, cr13, cr6, {0}
     9b4:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     9b8:	01e50302 	mvneq	r0, r2, lsl #6
     9bc:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     9c0:	02002c02 	andeq	r2, r0, #512	; 0x200
     9c4:	9d030204 	sfmls	f0, 4, [r3, #-16]
     9c8:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     9cc:	e3030204 	movw	r0, #12804	; 0x3204
     9d0:	02002e01 	andeq	r2, r0, #1, 28
     9d4:	9d030204 	sfmls	f0, 4, [r3, #-16]
     9d8:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     9dc:	e3030204 	movw	r0, #12804	; 0x3204
     9e0:	de2c9e01 	cdple	14, 2, cr9, cr12, cr1, {0}
     9e4:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
     9e8:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     9ec:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9f0:	94030602 	strls	r0, [r3], #-1538	; 0xfffff9fe
     9f4:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     9f8:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     9fc:	02002e01 	andeq	r2, r0, #1, 28
     a00:	002c0204 	eoreq	r0, ip, r4, lsl #4
     a04:	03020402 	movweq	r0, #9218	; 0x2402
     a08:	004a7e94 	umaaleq	r7, sl, r4, lr
     a0c:	03020402 	movweq	r0, #9218	; 0x2402
     a10:	002e01ec 	eoreq	r0, lr, ip, ror #3
     a14:	03020402 	movweq	r0, #9218	; 0x2402
     a18:	004a7e94 	umaaleq	r7, sl, r4, lr
     a1c:	03020402 	movweq	r0, #9218	; 0x2402
     a20:	2c9e01ec 	ldfcss	f0, [lr], {236}	; 0xec
     a24:	b8ba7403 	ldmlt	sl!, {r0, r1, sl, ip, sp, lr}
     a28:	03f21703 	mvnseq	r1, #786432	; 0xc0000
     a2c:	4632665b 			; <UNDEFINED> instruction: 0x4632665b
     a30:	09034632 	stmdbeq	r3, {r1, r4, r5, r9, sl, lr}
     a34:	78086482 	stmdavc	r8, {r1, r7, sl, sp, lr}
     a38:	6a46daee 	bvs	11b75f8 <STACK_SIZE+0x9b75f8>
     a3c:	4ad61d03 	bmi	ff587e50 <IRQ_STACK_BASE+0xbb587e50>
     a40:	464e6232 			; <UNDEFINED> instruction: 0x464e6232
     a44:	7e86464e 	cdpvc	6, 8, cr4, cr6, cr14, {2}
     a48:	2c020e03 	stccs	14, cr0, [r2], {3}
     a4c:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     a50:	06a00104 	strteq	r0, [r0], r4, lsl #2
     a54:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     a58:	f9030602 			; <UNDEFINED> instruction: 0xf9030602
     a5c:	0200667d 	andeq	r6, r0, #131072000	; 0x7d00000
     a60:	89030204 	stmdbhi	r3, {r2, r9}
     a64:	02002e02 	andeq	r2, r0, #2, 28
     a68:	002c0204 	eoreq	r0, ip, r4, lsl #4
     a6c:	03020402 	movweq	r0, #9218	; 0x2402
     a70:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     a74:	03020402 	movweq	r0, #9218	; 0x2402
     a78:	002e0287 	eoreq	r0, lr, r7, lsl #5
     a7c:	03020402 	movweq	r0, #9218	; 0x2402
     a80:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     a84:	03020402 	movweq	r0, #9218	; 0x2402
     a88:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     a8c:	0e039c9b 	mcreq	12, 0, r9, cr3, cr11, {4}
     a90:	03ba699e 			; <UNDEFINED> instruction: 0x03ba699e
     a94:	0333820b 	teqeq	r3, #-1342177280	; 0xb0000000
     a98:	0b032e70 	bleq	cc460 <IRQ_STACK_SIZE+0xc4460>
     a9c:	59034f2e 	stmdbpl	r3, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
     aa0:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     aa4:	032e6903 	teqeq	lr, #49152	; 0xc000
     aa8:	02008217 	andeq	r8, r0, #1879048193	; 0x70000001
     aac:	694d0104 	stmdbvs	sp, {r2, r8}^
     ab0:	4b314b2d 	blmi	c5376c <STACK_SIZE+0x45376c>
     ab4:	2f2d2d2f 	svccs	0x002d2d2f
     ab8:	2c2f2d2f 	stccs	13, cr2, [pc], #-188	; a04 <ABORT_STACK_SIZE+0x604>
     abc:	8279032f 	rsbshi	r0, r9, #-1140850688	; 0xbc000000
     ac0:	03661003 	cmneq	r6, #3
     ac4:	0a038256 	beq	e1424 <IRQ_STACK_SIZE+0xd9424>
     ac8:	f3013c02 			; <UNDEFINED> instruction: 0xf3013c02
     acc:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     ad0:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     ad4:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     ad8:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     adc:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     ae0:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     ae4:	9b2c9e02 	blls	b282f4 <STACK_SIZE+0x3282f4>
     ae8:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     aec:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     af0:	2a164a11 	bcs	59333c <IRQ_STACK_SIZE+0x58b33c>
     af4:	03820f03 	orreq	r0, r2, #3, 30
     af8:	0f032e71 	svceq	0x00032e71
     afc:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     b00:	d60d0301 	strle	r0, [sp], -r1, lsl #6
     b04:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     b08:	03060204 	movweq	r0, #25092	; 0x6204
     b0c:	002e7dbd 	strhteq	r7, [lr], -sp
     b10:	03020402 	movweq	r0, #9218	; 0x2402
     b14:	009e02c3 	addseq	r0, lr, r3, asr #5
     b18:	03020402 	movweq	r0, #9218	; 0x2402
     b1c:	004a7dbd 	strheq	r7, [sl], #-221	; 0xffffff23
     b20:	03020402 	movweq	r0, #9218	; 0x2402
     b24:	2c4a02c3 	sfmcs	f0, 2, [sl], {195}	; 0xc3
     b28:	2c144d6d 	ldccs	13, cr4, [r4], {109}	; 0x6d
     b2c:	034b6530 	movteq	r6, #46384	; 0xb530
     b30:	034a7e93 	movteq	r7, #44691	; 0xae93
     b34:	03ba01ec 			; <UNDEFINED> instruction: 0x03ba01ec
     b38:	034a7e94 	movteq	r7, #44692	; 0xae94
     b3c:	032e01f0 	teqeq	lr, #240, 2	; 0x3c
     b40:	03667e90 	cmneq	r6, #144, 28	; 0x900
     b44:	036601f0 	cmneq	r6, #240, 2	; 0x3c
     b48:	9c856610 	stcls	6, cr6, [r5], {16}
     b4c:	9b038430 	blls	e1c14 <IRQ_STACK_SIZE+0xd9c14>
     b50:	e6032e7d 			; <UNDEFINED> instruction: 0xe6032e7d
     b54:	9a032e02 	bls	cc364 <IRQ_STACK_SIZE+0xc4364>
     b58:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     b5c:	9b032e02 	blls	cc36c <IRQ_STACK_SIZE+0xc436c>
     b60:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     b64:	032c2e02 	teqeq	ip, #2, 28
     b68:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     b6c:	302e02e3 	eorcc	r0, lr, r3, ror #5
     b70:	7d990330 	ldcvc	3, cr0, [r9, #192]	; 0xc0
     b74:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     b78:	7d9d0366 	ldcvc	3, cr0, [sp, #408]	; 0x198
     b7c:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     b80:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     b84:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     b88:	7d97034a 	ldcvc	3, cr0, [r7, #296]	; 0x128
     b8c:	02e9034a 	rsceq	r0, r9, #671088641	; 0x28000001
     b90:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     b94:	02eb032e 	rsceq	r0, fp, #-1207959552	; 0xb8000000
     b98:	7df50366 	ldclvc	3, cr0, [r5, #408]!	; 0x198
     b9c:	01f5034a 	mvnseq	r0, sl, asr #6
     ba0:	2ca08082 	stccs	0, cr8, [r0], #520	; 0x208
     ba4:	30312b4c 	eorscc	r2, r1, ip, asr #22
     ba8:	2e7da903 	cdpcs	9, 7, cr10, cr13, cr3, {0}
     bac:	4a02d803 	bmi	b6bc0 <IRQ_STACK_SIZE+0xaebc0>
     bb0:	7da9032d 	stcvc	3, cr0, [r9, #180]!	; 0xb4
     bb4:	02d7032e 	sbcseq	r0, r7, #-1207959552	; 0xb8000000
     bb8:	a703302e 	strge	r3, [r3, -lr, lsr #32]
     bbc:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     bc0:	032c2e02 	teqeq	ip, #2, 28
     bc4:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     bc8:	032e02d5 	teqeq	lr, #1342177293	; 0x5000000d
     bcc:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     bd0:	004a02d5 	ldrdeq	r0, [sl], #-37	; 0xffffffdb
     bd4:	03030402 	movweq	r0, #13314	; 0x3402
     bd8:	004a7e8b 	subeq	r7, sl, fp, lsl #29
     bdc:	03030402 	movweq	r0, #13314	; 0x3402
     be0:	032e0280 	teqeq	lr, #128, 4
     be4:	2a864a0f 	bcs	fe193428 <IRQ_STACK_BASE+0xba193428>
     be8:	032d6b2e 	teqeq	sp, #47104	; 0xb800
     bec:	032e7f87 	teqeq	lr, #540	; 0x21c
     bf0:	4f4a00f5 	svcmi	0x004a00f5
     bf4:	827fa803 	rsbshi	sl, pc, #196608	; 0x30000
     bf8:	032e5e03 	teqeq	lr, #3, 28	; 0x30
     bfc:	4f2e00f5 	svcmi	0x002e00f5
     c00:	2e7fad03 	cdpcs	13, 7, cr10, cr15, cr3, {0}
     c04:	73033329 	movwvc	r3, #13097	; 0x3329
     c08:	4b2d699e 	blmi	b5b288 <STACK_SIZE+0x35b288>
     c0c:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     c10:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; b64 <ABORT_STACK_SIZE+0x764>
     c14:	79032d83 	stmdbvc	r3, {r0, r1, r7, r8, sl, fp, sp}
     c18:	00e3032e 	rsceq	r0, r3, lr, lsr #6
     c1c:	7f830366 	svcvc	0x00830366
     c20:	020a034a 	andeq	r0, sl, #671088641	; 0x28000001
     c24:	a0f30142 	rscsge	r0, r3, r2, asr #2
     c28:	9e7df903 	cdpls	9, 7, cr15, cr13, cr3, {0}
     c2c:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     c30:	7df9032c 	ldclvc	3, cr0, [r9, #176]!	; 0xb0
     c34:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     c38:	7df9032e 	ldclvc	3, cr0, [r9, #184]!	; 0xb8
     c3c:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     c40:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     c44:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     c48:	e3038275 	movw	r8, #12917	; 0x3275
     c4c:	2c304a00 	ldccs	10, cr4, [r0], #-0
     c50:	644c2c30 	strbvs	r2, [ip], #-3120	; 0xfffff3d0
     c54:	0402f314 	streq	pc, [r2], #-788	; 0xfffffcec
     c58:	79010100 	stmdbvc	r1, {r8}
     c5c:	02000000 	andeq	r0, r0, #0
     c60:	00002f00 	andeq	r2, r0, r0, lsl #30
     c64:	fb010200 	blx	4146e <IRQ_STACK_SIZE+0x3946e>
     c68:	01000d0e 	tsteq	r0, lr, lsl #26
     c6c:	00010101 	andeq	r0, r1, r1, lsl #2
     c70:	00010000 	andeq	r0, r1, r0
     c74:	6b000100 	blvs	107c <ABORT_STACK_SIZE+0xc7c>
     c78:	632e7965 	teqvs	lr, #1654784	; 0x194000
     c7c:	00000000 	andeq	r0, r0, r0
     c80:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     c84:	645f6563 	ldrbvs	r6, [pc], #-1379	; c8c <ABORT_STACK_SIZE+0x88c>
     c88:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     c8c:	00682e72 	rsbeq	r2, r8, r2, ror lr
     c90:	00000000 	andeq	r0, r0, r0
     c94:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
     c98:	19400049 	stmdbne	r0, {r0, r3, r6}^
     c9c:	6713a213 			; <UNDEFINED> instruction: 0x6713a213
     ca0:	0200134d 	andeq	r1, r0, #872415233	; 0x34000001
     ca4:	2e060104 	adfcss	f0, f6, f4
     ca8:	15318306 	ldrne	r8, [r1, #-774]!	; 0xfffffcfa
     cac:	01040200 	mrseq	r0, R12_usr
     cb0:	a0062e06 	andge	r2, r6, r6, lsl #28
     cb4:	68831331 	stmvs	r3, {r0, r4, r5, r8, r9, ip}
     cb8:	2f2d4ba2 	svccs	0x002d4ba2
     cbc:	4b2e0f03 	blmi	b848d0 <STACK_SIZE+0x3848d0>
     cc0:	7203484c 	andvc	r4, r3, #76, 16	; 0x4c0000
     cc4:	302c692e 	eorcc	r6, ip, lr, lsr #18
     cc8:	672f4c48 	strvs	r4, [pc, -r8, asr #24]!
     ccc:	6d678384 	stclvs	3, cr8, [r7, #-528]!	; 0xfffffdf0
     cd0:	024a7903 	subeq	r7, sl, #49152	; 0xc000
     cd4:	01010002 	tsteq	r1, r2
     cd8:	00000033 	andeq	r0, r0, r3, lsr r0
     cdc:	001c0002 	andseq	r0, ip, r2
     ce0:	01020000 	mrseq	r0, (UNDEF: 2)
     ce4:	000d0efb 	strdeq	r0, [sp], -fp
     ce8:	01010101 	tsteq	r1, r1, lsl #2
     cec:	01000000 	mrseq	r0, (UNDEF: 0)
     cf0:	00010000 	andeq	r0, r1, r0
     cf4:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     cf8:	00000063 	andeq	r0, r0, r3, rrx
     cfc:	05000000 	streq	r0, [r0, #-0]
     d00:	004b2802 	subeq	r2, fp, r2, lsl #16
     d04:	a4131540 	ldrge	r1, [r3], #-1344	; 0xfffffac0
     d08:	0e021381 	cdpeq	3, 0, cr1, cr2, cr1, {4}
     d0c:	e5010100 	str	r0, [r1, #-256]	; 0xffffff00
     d10:	02000000 	andeq	r0, r0, #0
     d14:	00004700 	andeq	r4, r0, r0, lsl #14
     d18:	fb010200 	blx	41522 <IRQ_STACK_SIZE+0x39522>
     d1c:	01000d0e 	tsteq	r0, lr, lsl #26
     d20:	00010101 	andeq	r0, r1, r1, lsl #2
     d24:	00010000 	andeq	r0, r1, r0
     d28:	6d000100 	stfvss	f0, [r0, #-0]
     d2c:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     d30:	00000063 	andeq	r0, r0, r3, rrx
     d34:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     d38:	5f656369 	svcpl	0x00656369
     d3c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     d40:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     d44:	00000000 	andeq	r0, r0, r0
     d48:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     d4c:	0000682e 	andeq	r6, r0, lr, lsr #16
     d50:	72700000 	rsbsvc	r0, r0, #0
     d54:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     d58:	00682e73 	rsbeq	r2, r8, r3, ror lr
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	68020500 	stmdavs	r2, {r8, sl}
     d64:	0340004b 	movteq	r0, #75	; 0x4b
     d68:	2b150122 	blcs	5411f8 <IRQ_STACK_SIZE+0x5391f8>
     d6c:	2b312b31 	blcs	c4ba38 <STACK_SIZE+0x44ba38>
     d70:	00314731 	eorseq	r4, r1, r1, lsr r7
     d74:	30020402 	andcc	r0, r2, r2, lsl #8
     d78:	02040200 	andeq	r0, r4, #0, 4
     d7c:	04020064 	streq	r0, [r2], #-100	; 0xffffff9c
     d80:	02003002 	andeq	r3, r0, #2
     d84:	002c0204 	eoreq	r0, ip, r4, lsl #4
     d88:	31020402 	tstcc	r2, r2, lsl #8
     d8c:	02040200 	andeq	r0, r4, #0, 4
     d90:	0e03522b 	cdpeq	2, 0, cr5, cr3, cr11, {1}
     d94:	2e72032e 	cdpcs	3, 7, cr0, cr2, cr14, {1}
     d98:	2f672f4b 	svccs	0x00672f4b
     d9c:	2b316830 	blcs	c5ae64 <STACK_SIZE+0x45ae64>
     da0:	304b2d4c 	subcc	r2, fp, ip, asr #26
     da4:	3429302d 	strtcc	r3, [r9], #-45	; 0xffffffd3
     da8:	672f302f 	strvs	r3, [pc, -pc, lsr #32]!
     dac:	4c67674c 	stclmi	7, cr6, [r7], #-304	; 0xfffffed0
     db0:	13036767 	movwne	r6, #14183	; 0x3767
     db4:	00d72f4a 	sbcseq	r2, r7, sl, asr #30
     db8:	32010402 	andcc	r0, r1, #33554432	; 0x2000000
     dbc:	01040200 	mrseq	r0, R12_usr
     dc0:	04020068 	streq	r0, [r2], #-104	; 0xffffff98
     dc4:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     dc8:	002f0104 	eoreq	r0, pc, r4, lsl #2
     dcc:	30010402 	andcc	r0, r1, r2, lsl #8
     dd0:	01040200 	mrseq	r0, R12_usr
     dd4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     dd8:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     ddc:	002f0104 	eoreq	r0, pc, r4, lsl #2
     de0:	2f010402 	svccs	0x00010402
     de4:	01040200 	mrseq	r0, R12_usr
     de8:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     dec:	02006701 	andeq	r6, r0, #262144	; 0x40000
     df0:	024b0104 	subeq	r0, fp, #4, 2
     df4:	0101000c 	tsteq	r1, ip
     df8:	000001a3 	andeq	r0, r0, r3, lsr #3
     dfc:	00da0002 	sbcseq	r0, sl, r2
     e00:	01020000 	mrseq	r0, (UNDEF: 2)
     e04:	000d0efb 	strdeq	r0, [sp], -fp
     e08:	01010101 	tsteq	r1, r1, lsl #2
     e0c:	01000000 	mrseq	r0, (UNDEF: 0)
     e10:	43010000 	movwmi	r0, #4096	; 0x1000
     e14:	6f435c3a 	svcvs	0x00435c3a
     e18:	6f536564 	svcvs	0x00536564
     e1c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     e20:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     e24:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     e28:	20797265 	rsbscs	r7, r9, r5, ror #4
     e2c:	202b2b47 	eorcs	r2, fp, r7, asr #22
     e30:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     e34:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     e38:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     e3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     e40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     e44:	61652d65 	cmnvs	r5, r5, ror #26
     e48:	342f6962 	strtcc	r6, [pc], #-2402	; e50 <ABORT_STACK_SIZE+0xa50>
     e4c:	312e382e 	teqcc	lr, lr, lsr #16
     e50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     e54:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     e58:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     e5c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     e60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     e64:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     e68:	756f535c 	strbvc	r5, [pc, #-860]!	; b14 <ABORT_STACK_SIZE+0x714>
     e6c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     e70:	2b472079 	blcs	11c905c <STACK_SIZE+0x9c905c>
     e74:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     e78:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     e7c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     e80:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     e84:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e88:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     e8c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     e90:	61700000 	cmnvs	r0, r0
     e94:	632e6567 	teqvs	lr, #432013312	; 0x19c00000
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
     ea0:	0000682e 	andeq	r6, r0, lr, lsr #16
     ea4:	70630000 	rsbvc	r0, r3, r0
     ea8:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     eac:	00000000 	andeq	r0, r0, r0
     eb0:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     eb4:	645f6563 	ldrbvs	r6, [pc], #-1379	; ebc <ABORT_STACK_SIZE+0xabc>
     eb8:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     ebc:	00682e72 	rsbeq	r2, r8, r2, ror lr
     ec0:	73000000 	movwvc	r0, #0
     ec4:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
     ec8:	00682e66 	rsbeq	r2, r8, r6, ror #28
     ecc:	73000001 	movwvc	r0, #1
     ed0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     ed4:	00682e67 	rsbeq	r2, r8, r7, ror #28
     ed8:	00000002 	andeq	r0, r0, r2
     edc:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
     ee0:	0340004d 	movteq	r0, #77	; 0x4d
     ee4:	1203010c 	andne	r0, r3, #12, 2
     ee8:	2e6e0382 	cdpcs	3, 6, cr0, cr14, cr2, {4}
     eec:	03011203 	movweq	r1, #4611	; 0x1203
     ef0:	2c312e6e 	ldccs	14, cr2, [r1], #-440	; 0xfffffe48
     ef4:	2e10032f 	cdpcs	3, 1, cr0, cr0, cr15, {1}
     ef8:	032e7003 	teqeq	lr, #3
     efc:	324c2e10 	subcc	r2, ip, #16, 28	; 0x100
     f00:	2f312f2a 	svccs	0x00312f2a
     f04:	2f2a322a 	svccs	0x002a322a
     f08:	36302c34 			; <UNDEFINED> instruction: 0x36302c34
     f0c:	9f334532 	svcls	0x00334532
     f10:	0200304b 	andeq	r3, r0, #75	; 0x4b
     f14:	d6060304 	strle	r0, [r6], -r4, lsl #6
     f18:	03040200 	movweq	r0, #16896	; 0x4200
     f1c:	02002f06 	andeq	r2, r0, #6, 30
     f20:	68a30304 	stmiavs	r3!, {r2, r8, r9}
     f24:	17300268 	ldrne	r0, [r0, -r8, ror #4]!
     f28:	032e0f03 	teqeq	lr, #3, 30
     f2c:	0a032e71 	beq	cc8f8 <IRQ_STACK_SIZE+0xc48f8>
     f30:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     f34:	2d2e0f03 	stccs	15, cr0, [lr, #-12]!
     f38:	2931472f 	ldmdbcs	r1!, {r0, r1, r2, r3, r5, r8, r9, sl, lr}
     f3c:	2f2f2d33 	svccs	0x002f2d33
     f40:	032a3232 	teqeq	sl, #536870915	; 0x20000003
     f44:	33292e0b 	teqcc	r9, #11, 28	; 0xb0
     f48:	342e7503 	strtcc	r7, [lr], #-1283	; 0xfffffafd
     f4c:	2e750333 	mrccs	3, 3, r0, cr5, cr3, {1}
     f50:	0a032f4b 	beq	ccc84 <IRQ_STACK_SIZE+0xc4c84>
     f54:	5033452e 	eorspl	r4, r3, lr, lsr #10
     f58:	292f3269 	stmdbcs	pc!, {r0, r3, r5, r6, r9, ip, sp}	; <UNPREDICTABLE>
     f5c:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     f60:	2e7a0336 	mrccs	3, 3, r0, cr10, cr6, {1}
     f64:	2d4b6934 	stclcs	9, cr6, [fp, #-208]	; 0xffffff30
     f68:	302d4b30 	eorcc	r4, sp, r0, lsr fp
     f6c:	2f302d4b 	svccs	0x00302d4b
     f70:	334e304c 	movtcc	r3, #57420	; 0xe04c
     f74:	78033331 	stmdavc	r3, {r0, r4, r5, r8, r9, ip, sp}
     f78:	2f30362e 	svccs	0x0030362e
     f7c:	302d832f 	eorcc	r8, sp, pc, lsr #6
     f80:	7f96034b 	svcvc	0x0096034b
     f84:	2e76034a 	cdpcs	3, 7, cr0, cr6, cr10, {2}
     f88:	032e0a03 	teqeq	lr, #12288	; 0x3000
     f8c:	0a032e76 	beq	cc96c <IRQ_STACK_SIZE+0xc496c>
     f90:	2f2c302e 	svccs	0x002c302e
     f94:	5f08302f 	svcpl	0x0008302f
     f98:	04023e08 	streq	r3, [r2], #-3592	; 0xfffff1f8
     f9c:	19010100 	stmdbne	r1, {r8}
     fa0:	02000001 	andeq	r0, r0, #1
     fa4:	0000cf00 	andeq	ip, r0, r0, lsl #30
     fa8:	fb010200 	blx	417b2 <IRQ_STACK_SIZE+0x397b2>
     fac:	01000d0e 	tsteq	r0, lr, lsl #26
     fb0:	00010101 	andeq	r0, r1, r1, lsl #2
     fb4:	00010000 	andeq	r0, r1, r0
     fb8:	3a430100 	bcc	10c13c0 <STACK_SIZE+0x8c13c0>
     fbc:	646f435c 	strbtvs	r4, [pc], #-860	; fc4 <ABORT_STACK_SIZE+0xbc4>
     fc0:	756f5365 	strbvc	r5, [pc, #-869]!	; c63 <ABORT_STACK_SIZE+0x863>
     fc4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     fc8:	6f535c79 	svcvs	0x00535c79
     fcc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     fd0:	47207972 			; <UNDEFINED> instruction: 0x47207972
     fd4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     fd8:	2f657469 	svccs	0x00657469
     fdc:	2f62696c 	svccs	0x0062696c
     fe0:	2f636367 	svccs	0x00636367
     fe4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     fe8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     fec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     ff0:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
     ff4:	2f312e38 	svccs	0x00312e38
     ff8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     ffc:	00656475 	rsbeq	r6, r5, r5, ror r4
    1000:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    1004:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    1008:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    100c:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    1010:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1014:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1018:	2b2b4720 	blcs	ad2ca0 <STACK_SIZE+0x2d2ca0>
    101c:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    1020:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    1024:	6f6e2d6d 	svcvs	0x006e2d6d
    1028:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    102c:	2f696261 	svccs	0x00696261
    1030:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    1034:	00656475 	rsbeq	r6, r5, r5, ror r4
    1038:	62637000 	rsbvs	r7, r3, #0
    103c:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
    1040:	7461636f 	strbtvc	r6, [r1], #-879	; 0xfffffc91
    1044:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    1048:	00000000 	andeq	r0, r0, r0
    104c:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1050:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1054:	00000100 	andeq	r0, r0, r0, lsl #2
    1058:	5f626370 	svcpl	0x00626370
    105c:	6f6c6c61 	svcvs	0x006c6c61
    1060:	6f746163 	svcvs	0x00746163
    1064:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1068:	73000000 	movwvc	r0, #0
    106c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    1070:	00682e62 	rsbeq	r2, r8, r2, ror #28
    1074:	00000002 	andeq	r0, r0, r2
    1078:	44020500 	strmi	r0, [r2], #-1280	; 0xfffffb00
    107c:	18400050 	stmdane	r0, {r4, r6}^
    1080:	302c5183 	eorcc	r5, ip, r3, lsl #3
    1084:	0330312f 	teqeq	r0, #-1073741813	; 0xc000000b
    1088:	10038273 	andne	r8, r3, r3, ror r2
    108c:	2e75034a 	cdpcs	3, 7, cr0, cr5, cr10, {2}
    1090:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1094:	10032e70 	andne	r2, r3, r0, ror lr
    1098:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
    109c:	0903364b 	stmdbeq	r3, {r0, r1, r3, r6, r9, sl, ip, sp}
    10a0:	2b312f4a 	blcs	c4cdd0 <STACK_SIZE+0x44cdd0>
    10a4:	75034b2f 	strvc	r4, [r3, #-2863]	; 0xfffff4d1
    10a8:	302f2f4a 	eorcc	r2, pc, sl, asr #30
    10ac:	4a0b032f 	bmi	2c1d70 <IRQ_STACK_SIZE+0x2b9d70>
    10b0:	134c6713 	movtne	r6, #50963	; 0xc713
    10b4:	02a013a1 	adceq	r1, r0, #-2080374782	; 0x84000002
    10b8:	01010004 	tsteq	r1, r4
    10bc:	00000130 	andeq	r0, r0, r0, lsr r1
    10c0:	00e90002 	rsceq	r0, r9, r2
    10c4:	01020000 	mrseq	r0, (UNDEF: 2)
    10c8:	000d0efb 	strdeq	r0, [sp], -fp
    10cc:	01010101 	tsteq	r1, r1, lsl #2
    10d0:	01000000 	mrseq	r0, (UNDEF: 0)
    10d4:	43010000 	movwmi	r0, #4096	; 0x1000
    10d8:	6f435c3a 	svcvs	0x00435c3a
    10dc:	6f536564 	svcvs	0x00536564
    10e0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    10e4:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    10e8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    10ec:	20797265 	rsbscs	r7, r9, r5, ror #4
    10f0:	202b2b47 	eorcs	r2, fp, r7, asr #22
    10f4:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    10f8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    10fc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1100:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1104:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    1108:	61652d65 	cmnvs	r5, r5, ror #26
    110c:	342f6962 	strtcc	r6, [pc], #-2402	; 1114 <ABORT_STACK_SIZE+0xd14>
    1110:	312e382e 	teqcc	lr, lr, lsr #16
    1114:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1118:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    111c:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1120:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1124:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1128:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    112c:	756f535c 	strbvc	r5, [pc, #-860]!	; dd8 <ABORT_STACK_SIZE+0x9d8>
    1130:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1134:	2b472079 	blcs	11c9320 <STACK_SIZE+0x9c9320>
    1138:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    113c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1140:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1144:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1148:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    114c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1150:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1154:	72700000 	rsbsvc	r0, r0, #0
    1158:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    115c:	00632e73 	rsbeq	r2, r3, r3, ror lr
    1160:	70000000 	andvc	r0, r0, r0
    1164:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
    1168:	682e7373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, lr}
    116c:	00000000 	andeq	r0, r0, r0
    1170:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1174:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1178:	00000100 	andeq	r0, r0, r0, lsl #2
    117c:	5f626370 	svcpl	0x00626370
    1180:	6f6c6c61 	svcvs	0x006c6c61
    1184:	6f746163 	svcvs	0x00746163
    1188:	00682e72 	rsbeq	r2, r8, r2, ror lr
    118c:	6d000000 	stcvs	0, cr0, [r0, #-0]
    1190:	6f6c6c61 	svcvs	0x006c6c61
    1194:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1198:	64000002 	strvs	r0, [r0], #-2
    119c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    11a0:	72645f65 	rsbvc	r5, r4, #404	; 0x194
    11a4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    11a8:	0000682e 	andeq	r6, r0, lr, lsr #16
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	512c0205 	teqpl	ip, r5, lsl #4
    11b4:	2f1a4000 	svccs	0x001a4000
    11b8:	2f2d2f2d 	svccs	0x002d2f2d
    11bc:	484c8667 	stmdami	ip, {r0, r1, r2, r5, r6, r9, sl, pc}^
    11c0:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
    11c4:	2d30302e 	ldccs	0, cr3, [r0, #-184]!	; 0xffffff48
    11c8:	03332f2f 	teqeq	r3, #47, 30	; 0xbc
    11cc:	29342e7a 	ldmdbcs	r4!, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
    11d0:	4f2c2f2f 	svcmi	0x002c2f2f
    11d4:	2f2f2d30 	svccs	0x002f2d30
    11d8:	2f2f2f2d 	svccs	0x002f2f2d
    11dc:	494b6c2c 	stmdbmi	fp, {r2, r3, r5, sl, fp, sp, lr}^
    11e0:	492f4b2f 	stmdbmi	pc!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    11e4:	2f494b32 	svccs	0x00494b32
    11e8:	02492f4b 	subeq	r2, r9, #300	; 0x12c
    11ec:	01010002 	tsteq	r1, r2
    11f0:	0000009d 	muleq	r0, sp, r0
    11f4:	00670002 	rsbeq	r0, r7, r2
    11f8:	01020000 	mrseq	r0, (UNDEF: 2)
    11fc:	000d0efb 	strdeq	r0, [sp], -fp
    1200:	01010101 	tsteq	r1, r1, lsl #2
    1204:	01000000 	mrseq	r0, (UNDEF: 0)
    1208:	43010000 	movwmi	r0, #4096	; 0x1000
    120c:	6f435c3a 	svcvs	0x00435c3a
    1210:	6f536564 	svcvs	0x00536564
    1214:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1218:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    121c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1220:	20797265 	rsbscs	r7, r9, r5, ror #4
    1224:	202b2b47 	eorcs	r2, fp, r7, asr #22
    1228:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    122c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1230:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    1234:	61652d65 	cmnvs	r5, r5, ror #26
    1238:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    123c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    1240:	732f6564 	teqvc	pc, #100, 10	; 0x19000000
    1244:	00007379 	andeq	r7, r0, r9, ror r3
    1248:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
    124c:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
    1250:	00000063 	andeq	r0, r0, r3, rrx
    1254:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    1258:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    125c:	00000100 	andeq	r0, r0, r0, lsl #2
    1260:	02050000 	andeq	r0, r5, #0
    1264:	40005240 	andmi	r5, r0, r0, asr #4
    1268:	16010a03 	strne	r0, [r1], -r3, lsl #20
    126c:	2b31322a 	blcs	c4db1c <STACK_SIZE+0x44db1c>
    1270:	2b314587 	blcs	c52894 <STACK_SIZE+0x452894>
    1274:	2c303031 	ldccs	0, cr3, [r0], #-196	; 0xffffff3c
    1278:	4d144d32 	ldcmi	13, cr4, [r4, #-200]	; 0xffffff38
    127c:	2f136914 	svccs	0x00136914
    1280:	31691469 	cmncc	r9, r9, ror #8
    1284:	02040200 	andeq	r0, r4, #0, 4
    1288:	bb069e06 	bllt	1a8aa8 <IRQ_STACK_SIZE+0x1a0aa8>
    128c:	01000402 	tsteq	r0, r2, lsl #8
    1290:	00032e01 	andeq	r2, r3, r1, lsl #28
    1294:	30000200 	andcc	r0, r0, r0, lsl #4
    1298:	02000000 	andeq	r0, r0, #0
    129c:	0d0efb01 	vstreq	d15, [lr, #-4]
    12a0:	01010100 	mrseq	r0, (UNDEF: 17)
    12a4:	00000001 	andeq	r0, r0, r1
    12a8:	01000001 	tsteq	r0, r1
    12ac:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
    12b0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    12b4:	64000000 	strvs	r0, [r0], #-0
    12b8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    12bc:	72645f65 	rsbvc	r5, r4, #404	; 0x194
    12c0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    12c4:	0000682e 	andeq	r6, r0, lr, lsr #16
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	52f40205 	rscspl	r0, r4, #1342177280	; 0x50000000
    12d0:	26034000 	strcs	r4, [r3], -r0
    12d4:	011c0301 	tsteq	ip, r1, lsl #6
    12d8:	032e6403 	teqeq	lr, #50331648	; 0x3000000
    12dc:	66032e1c 			; <UNDEFINED> instruction: 0x66032e1c
    12e0:	17034d66 	strne	r4, [r3, -r6, ror #26]
    12e4:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    12e8:	032e1703 	teqeq	lr, #786432	; 0xc0000
    12ec:	16032e6a 	strne	r2, [r3], -sl, ror #28
    12f0:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
    12f4:	832e1703 	teqhi	lr, #786432	; 0xc0000
    12f8:	83826403 	orrhi	r6, r2, #50331648	; 0x3000000
    12fc:	2f836783 	svccs	0x00836783
    1300:	03314b2d 	teqeq	r1, #46080	; 0xb400
    1304:	67030119 	smladvs	r3, r9, r1, r0
    1308:	2e190366 	cdpcs	3, 1, cr0, cr9, cr6, {3}
    130c:	9f672d30 	svcls	0x00672d30
    1310:	032e0c03 	teqeq	lr, #768	; 0x300
    1314:	03302e5b 	teqeq	r0, #1456	; 0x5b0
    1318:	66032e17 			; <UNDEFINED> instruction: 0x66032e17
    131c:	0330674a 	teqeq	r0, #19398656	; 0x1280000
    1320:	4bbb2e23 	blmi	feeccbb4 <IRQ_STACK_BASE+0xbaeccbb4>
    1324:	2f49a02f 	svccs	0x0049a02f
    1328:	2e24032d 	cdpcs	3, 2, cr0, cr4, cr13, {1}
    132c:	032e5d03 	teqeq	lr, #3, 26	; 0xc0
    1330:	0d032e16 	stceq	14, cr2, [r3, #-88]	; 0xffffffa8
    1334:	2e750366 	cdpcs	3, 7, cr0, cr5, cr6, {3}
    1338:	032e0c03 	teqeq	lr, #768	; 0x300
    133c:	16032e5c 			; <UNDEFINED> instruction: 0x16032e5c
    1340:	2f67674a 	svccs	0x0067674a
    1344:	2f673667 	svccs	0x00673667
    1348:	0330672f 	teqeq	r0, #12320768	; 0xbc0000
    134c:	032e7fb3 	teqeq	lr, #716	; 0x2cc
    1350:	d94a00d4 	stmdble	sl, {r2, r4, r6, r7}^
    1354:	2f2f2f2c 	svccs	0x002f2f2c
    1358:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 10e0 <ABORT_STACK_SIZE+0xce0>
    135c:	2e790336 	mrccs	3, 3, r0, cr9, cr6, {1}
    1360:	2f2ca26d 	svccs	0x002ca26d
    1364:	2da02f2f 	stccs	15, cr2, [r0, #188]!	; 0xbc
    1368:	0a032d2f 	beq	cc82c <IRQ_STACK_SIZE+0xc482c>
    136c:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
    1370:	7f980368 	svcvc	0x00980368
    1374:	00ef032e 	rsceq	r0, pc, lr, lsr #6
    1378:	2d339f4a 	ldccs	15, cr9, [r3, #-296]!	; 0xfffffed8
    137c:	2e090367 	cdpcs	3, 0, cr0, cr9, cr7, {3}
    1380:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 1108 <ABORT_STACK_SIZE+0xd08>
    1384:	2e7fba03 	vaddcs.f32	s23, s30, s6
    1388:	2e00c703 	cdpcs	7, 0, cr12, cr0, cr3, {0}
    138c:	667fb903 	ldrbtvs	fp, [pc], -r3, lsl #18
    1390:	4b2d2f9f 	blmi	b4d214 <STACK_SIZE+0x34d214>
    1394:	00cc032f 	sbceq	r0, ip, pc, lsr #6
    1398:	7fb5039e 	svcvc	0x00b5039e
    139c:	00cb032e 	sbceq	r0, fp, lr, lsr #6
    13a0:	7fb5032e 	svcvc	0x00b5032e
    13a4:	00cb032e 	sbceq	r0, fp, lr, lsr #6
    13a8:	2c2fa02e 	stccs	0, cr10, [pc], #-184	; 12f8 <ABORT_STACK_SIZE+0xef8>
    13ac:	a12f2f2f 	teqge	pc, pc, lsr #30
    13b0:	302c302c 	eorcc	r3, ip, ip, lsr #32
    13b4:	03663703 	cmneq	r6, #786432	; 0xc0000
    13b8:	4d667ebe 	stclmi	14, cr7, [r6, #-760]!	; 0xfffffd08
    13bc:	a283d713 	addge	sp, r3, #4980736	; 0x4c0000
    13c0:	002d8413 	eoreq	r8, sp, r3, lsl r4
    13c4:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    13c8:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
    13cc:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    13d0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    13d4:	02004bbb 	andeq	r4, r0, #191488	; 0x2ec00
    13d8:	a02f0104 	eorge	r0, pc, r4, lsl #2
    13dc:	2f2d2f2d 	svccs	0x002d2f2d
    13e0:	02001586 	andeq	r1, r0, #562036736	; 0x21800000
    13e4:	4a060104 	bmi	1817fc <IRQ_STACK_SIZE+0x1797fc>
    13e8:	2f49bd06 	svccs	0x0049bd06
    13ec:	01040200 	mrseq	r0, R12_usr
    13f0:	2f2da02f 	svccs	0x002da02f
    13f4:	2f682f2d 	svccs	0x00682f2d
    13f8:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
    13fc:	4a060104 	bmi	181814 <IRQ_STACK_SIZE+0x179814>
    1400:	2d9f9f06 	ldccs	15, cr9, [pc, #24]	; 1420 <ABORT_STACK_SIZE+0x1020>
    1404:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1408:	6a9f2f01 	bvs	fe7cd014 <IRQ_STACK_BASE+0xba7cd014>
    140c:	d7017803 	strle	r7, [r1, -r3, lsl #16]
    1410:	2f4b2d9f 	svccs	0x004b2d9f
    1414:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
    1418:	03362e78 	teqeq	r6, #120, 28	; 0x780
    141c:	02002e78 	andeq	r2, r0, #120, 28	; 0x780
    1420:	9f360104 	svcls	0x00360104
    1424:	004b2d2f 	subeq	r2, fp, pc, lsr #26
    1428:	2f010402 	svccs	0x00010402
    142c:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    1430:	154d2f30 	strbne	r2, [sp, #-3888]	; 0xfffff0d0
    1434:	01040200 	mrseq	r0, R12_usr
    1438:	9f064a06 	svcls	0x00064a06
    143c:	2f4b2c30 	svccs	0x004b2c30
    1440:	01040200 	mrseq	r0, R12_usr
    1444:	2f2da02f 	svccs	0x002da02f
    1448:	15862f2d 	strne	r2, [r6, #3885]	; 0xf2d
    144c:	01040200 	mrseq	r0, R12_usr
    1450:	a0064a06 	andge	r4, r6, r6, lsl #20
    1454:	2f4b2c30 	svccs	0x004b2c30
    1458:	01040200 	mrseq	r0, R12_usr
    145c:	2f2da02f 	svccs	0x002da02f
    1460:	2f682f2d 	svccs	0x00682f2d
    1464:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
    1468:	4a060104 	bmi	181880 <IRQ_STACK_SIZE+0x179880>
    146c:	2c309f06 	ldccs	15, cr9, [r0], #-24	; 0xffffffe8
    1470:	51322933 	teqpl	r2, r3, lsr r9
    1474:	342e7903 	strtcc	r7, [lr], #-2307	; 0xfffff6fd
    1478:	2e79032f 	cdpcs	3, 7, cr0, cr9, cr15, {1}
    147c:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1480:	2e090301 	cdpcs	3, 0, cr0, cr9, cr1, {0}
    1484:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 120c <ABORT_STACK_SIZE+0xe0c>
    1488:	b503862f 	strlt	r8, [r3, #-1583]	; 0xfffff9d1
    148c:	9fd7017f 	svcls	0x00d7017f
    1490:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    1494:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    1498:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    149c:	032e00cb 	teqeq	lr, #203	; 0xcb
    14a0:	002e7fb5 	strhteq	r7, [lr], -r5
    14a4:	03010402 	movweq	r0, #5122	; 0x1402
    14a8:	a02e00cb 	eorge	r0, lr, fp, asr #1
    14ac:	2f2f2c2f 	svccs	0x002f2c2f
    14b0:	01040200 	mrseq	r0, R12_usr
    14b4:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    14b8:	1386302c 	orrne	r3, r6, #44	; 0x2c
    14bc:	032c692d 	teqeq	ip, #737280	; 0xb4000
    14c0:	2f672e0d 	svccs	0x00672e0d
    14c4:	4b2b2d30 	blmi	acc98c <STACK_SIZE+0x2cc98c>
    14c8:	48696767 	stmdami	r9!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    14cc:	2a2e7503 	bcs	b9e8e0 <STACK_SIZE+0x39e8e0>
    14d0:	674b2a4e 	strbvs	r2, [fp, -lr, asr #20]
    14d4:	832f6767 	teqhi	pc, #27000832	; 0x19c0000
    14d8:	660a0367 	strvs	r0, [sl], -r7, ror #6
    14dc:	034a7603 	movteq	r7, #42499	; 0xa603
    14e0:	68152e0d 	ldmdavs	r5, {r0, r2, r3, r9, sl, fp, sp}
    14e4:	74081103 	strvc	r1, [r8], #-259	; 0xfffffefd
    14e8:	67ba7503 	ldrvs	r7, [sl, r3, lsl #10]!
    14ec:	832a8334 	teqhi	sl, #52, 6	; 0xd0000000
    14f0:	032e0a03 	teqeq	lr, #12288	; 0x3000
    14f4:	d7017ef5 			; <UNDEFINED> instruction: 0xd7017ef5
    14f8:	2f4b2d9f 	svccs	0x004b2d9f
    14fc:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    1500:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1504:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1508:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    150c:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1510:	2f2c2fa0 	svccs	0x002c2fa0
    1514:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
    1518:	03302c30 	teqeq	r0, #48, 24	; 0x3000
    151c:	17866637 			; <UNDEFINED> instruction: 0x17866637
    1520:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    1524:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    1528:	2f9f4b01 	svccs	0x009f4b01
    152c:	2f2d2c30 	svccs	0x002d2c30
    1530:	2f342d33 	svccs	0x00342d33
    1534:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    1538:	a0310104 	eorsge	r0, r1, r4, lsl #2
    153c:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1540:	7a03344b 	bvc	ce674 <IRQ_STACK_SIZE+0xc6674>
    1544:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    1548:	9f300104 	svcls	0x00300104
    154c:	01040200 	mrseq	r0, R12_usr
    1550:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1554:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    1558:	03480204 	movteq	r0, #33284	; 0x8204
    155c:	02004a7a 	andeq	r4, r0, #499712	; 0x7a000
    1560:	0c030104 	stfeqs	f0, [r3], {4}
    1564:	4d4b9f82 	stclmi	15, cr9, [fp, #-520]	; 0xfffffdf8
    1568:	29332917 	ldmdbcs	r3!, {r0, r1, r2, r4, r8, fp, sp}
    156c:	02002d34 	andeq	r2, r0, #52, 26	; 0xd00
    1570:	9f4b0104 	svcls	0x004b0104
    1574:	2d2c302f 	stccs	0, cr3, [ip, #-188]!	; 0xffffff44
    1578:	332d332f 	teqcc	sp, #-1140850688	; 0xbc000000
    157c:	002f2d2f 	eoreq	r2, pc, pc, lsr #26
    1580:	31010402 	tstcc	r1, r2, lsl #8
    1584:	2f2b30a0 	svccs	0x002b30a0
    1588:	03344b2d 	teqeq	r4, #46080	; 0xb400
    158c:	004c4a7a 	subeq	r4, ip, sl, ror sl
    1590:	30010402 	andcc	r0, r1, r2, lsl #8
    1594:	0402009f 	streq	r0, [r2], #-159	; 0xffffff61
    1598:	02002f01 	andeq	r2, r0, #1, 30
    159c:	00860204 	addeq	r0, r6, r4, lsl #4
    15a0:	2c020402 	cfstrscs	mvf0, [r2], {2}
    15a4:	02040200 	andeq	r0, r4, #0, 4
    15a8:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
    15ac:	7a032c02 	bvc	cc5bc <IRQ_STACK_SIZE+0xc45bc>
    15b0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    15b4:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    15b8:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; 1340 <ABORT_STACK_SIZE+0xf40>
    15bc:	0402672f 	streq	r6, [r2], #-1839	; 0xfffff8d1
    15c0:	7a010100 	bvc	419c8 <IRQ_STACK_SIZE+0x399c8>
    15c4:	02000000 	andeq	r0, r0, #0
    15c8:	00003100 	andeq	r3, r0, r0, lsl #2
    15cc:	fb010200 	blx	41dd6 <IRQ_STACK_SIZE+0x39dd6>
    15d0:	01000d0e 	tsteq	r0, lr, lsl #26
    15d4:	00010101 	andeq	r0, r1, r1, lsl #2
    15d8:	00010000 	andeq	r0, r1, r0
    15dc:	74000100 	strvc	r0, [r0], #-256	; 0xffffff00
    15e0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    15e4:	0000632e 	andeq	r6, r0, lr, lsr #6
    15e8:	65640000 	strbvs	r0, [r4, #-0]!
    15ec:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    15f0:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    15f4:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    15f8:	00000068 	andeq	r0, r0, r8, rrx
    15fc:	05000000 	streq	r0, [r0, #-0]
    1600:	005fb402 	subseq	fp, pc, r2, lsl #8
    1604:	31131540 	tstcc	r3, r0, asr #10
    1608:	362b312b 	strtcc	r3, [fp], -fp, lsr #2
    160c:	672e7803 	strvs	r7, [lr, -r3, lsl #16]!
    1610:	00833084 	addeq	r3, r3, r4, lsl #1
    1614:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
    1618:	13864b9f 	orrne	r4, r6, #162816	; 0x27c00
    161c:	1303672d 	movwne	r6, #14125	; 0x372d
    1620:	0348302e 	movteq	r3, #32814	; 0x802e
    1624:	2b312e6f 	blcs	c4cfe8 <STACK_SIZE+0x44cfe8>
    1628:	0a032b31 	beq	cc2f4 <IRQ_STACK_SIZE+0xc42f4>
    162c:	6676032e 	ldrbtvs	r0, [r6], -lr, lsr #6
    1630:	68308467 	ldmdavs	r0!, {r0, r1, r2, r5, r6, sl, pc}
    1634:	672f8483 	strvs	r8, [pc, -r3, lsl #9]!
    1638:	4a79036d 	bmi	1e423f4 <STACK_SIZE+0x16423f4>
    163c:	01000202 	tsteq	r0, r2, lsl #4
    1640:	00028401 	andeq	r8, r2, r1, lsl #8
    1644:	02000200 	andeq	r0, r0, #0, 4
    1648:	02000001 	andeq	r0, r0, #1
    164c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1650:	01010100 	mrseq	r0, (UNDEF: 17)
    1654:	00000001 	andeq	r0, r0, r1
    1658:	01000001 	tsteq	r0, r1
    165c:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    1660:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    1664:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1668:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    166c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1670:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1674:	2b2b4720 	blcs	ad32fc <STACK_SIZE+0x2d32fc>
    1678:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    167c:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1680:	63672f62 	cmnvs	r7, #392	; 0x188
    1684:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    1688:	6f6e2d6d 	svcvs	0x006e2d6d
    168c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1690:	2f696261 	svccs	0x00696261
    1694:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
    1698:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
    169c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    16a0:	3a430065 	bcc	10c183c <STACK_SIZE+0x8c183c>
    16a4:	646f435c 	strbtvs	r4, [pc], #-860	; 16ac <ABORT_STACK_SIZE+0x12ac>
    16a8:	756f5365 	strbvc	r5, [pc, #-869]!	; 134b <ABORT_STACK_SIZE+0xf4b>
    16ac:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    16b0:	6f535c79 	svcvs	0x00535c79
    16b4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    16b8:	47207972 			; <UNDEFINED> instruction: 0x47207972
    16bc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    16c0:	2f657469 	svccs	0x00657469
    16c4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    16c8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    16cc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    16d0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    16d4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    16d8:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
    16dc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    16e0:	00000063 	andeq	r0, r0, r3, rrx
    16e4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    16e8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    16ec:	00010068 	andeq	r0, r1, r8, rrx
    16f0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    16f4:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
    16f8:	00010068 	andeq	r0, r1, r8, rrx
    16fc:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1700:	5f656369 	svcpl	0x00656369
    1704:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    1708:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    170c:	00000000 	andeq	r0, r0, r0
    1710:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1714:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    1718:	73000002 	movwvc	r0, #2
    171c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1720:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1724:	73000002 	movwvc	r0, #2
    1728:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    172c:	00682e62 	rsbeq	r2, r8, r2, ror #28
    1730:	3c000002 	stccc	0, cr0, [r0], {2}
    1734:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
    1738:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
    173c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1740:	79746300 	ldmdbvc	r4!, {r8, r9, sp, lr}^
    1744:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1748:	00000200 	andeq	r0, r0, r0, lsl #4
    174c:	02050000 	andeq	r0, r5, #0
    1750:	400060f0 	strdmi	r6, [r0], -r0
    1754:	010a0315 	tsteq	sl, r5, lsl r3
    1758:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
    175c:	2a2e7a03 	bcs	b9ff70 <STACK_SIZE+0x39ff70>
    1760:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    1764:	2e760330 	mrccs	3, 3, r0, cr6, cr0, {1}
    1768:	032e0a03 	teqeq	lr, #12288	; 0x3000
    176c:	0b034a7a 	bleq	d415c <IRQ_STACK_SIZE+0xcc15c>
    1770:	2f302a2e 	svccs	0x00302a2e
    1774:	2e7a032a 	cdpcs	3, 7, cr0, cr10, cr10, {1}
    1778:	8484834b 	strhi	r8, [r4], #843	; 0x34b
    177c:	2f2fd883 	svccs	0x002fd883
    1780:	13a12f2f 			; <UNDEFINED> instruction: 0x13a12f2f
    1784:	01040200 	mrseq	r0, R12_usr
    1788:	0046d74f 	subeq	sp, r6, pc, asr #14
    178c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1790:	6d9f064a 	ldcvs	6, cr0, [pc, #296]	; 18c0 <ABORT_STACK_SIZE+0x14c0>
    1794:	032f2d13 	teqeq	pc, #1216	; 0x4c0
    1798:	2d2f4a77 	vstmdbcs	pc!, {s8-s126}
    179c:	02040200 	andeq	r0, r4, #0, 4
    17a0:	339f4f2c 	orrscc	r4, pc, #44, 30	; 0xb0
    17a4:	4a760367 	bmi	1d82548 <STACK_SIZE+0x1582548>
    17a8:	4a0c039f 	bmi	30262c <IRQ_STACK_SIZE+0x2fa62c>
    17ac:	65172aa2 	ldrvs	r2, [r7, #-2722]	; 0xfffff55e
    17b0:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
    17b4:	67667703 	strbvs	r7, [r6, -r3, lsl #14]!
    17b8:	339f4f2b 	orrscc	r4, pc, #43, 30	; 0xac
    17bc:	03660c03 	cmneq	r6, #768	; 0x300
    17c0:	039f4a6b 	orrseq	r4, pc, #438272	; 0x6b000
    17c4:	00134a17 	andseq	r4, r3, r7, lsl sl
    17c8:	06010402 	streq	r0, [r1], -r2, lsl #8
    17cc:	2f9f064a 	svccs	0x009f064a
    17d0:	4b83134d 	blmi	fe0c650c <IRQ_STACK_BASE+0xba0c650c>
    17d4:	2f2c3031 	svccs	0x002c3031
    17d8:	314b2e49 	cmpcc	fp, r9, asr #28
    17dc:	2f4b2f46 	svccs	0x004b2f46
    17e0:	2ca02f2f 	stccs	15, cr2, [r0], #188	; 0xbc
    17e4:	364c2cd8 			; <UNDEFINED> instruction: 0x364c2cd8
    17e8:	7a034830 	bvc	d38b0 <IRQ_STACK_SIZE+0xcb8b0>
    17ec:	6c67832e 	stclvs	3, cr8, [r7], #-184	; 0xffffff48
    17f0:	034a7a03 	movteq	r7, #43523	; 0xaa03
    17f4:	61032e09 	tstvs	r3, r9, lsl #28
    17f8:	2e1f034a 	cdpcs	3, 1, cr0, cr15, cr10, {2}
    17fc:	5e03312e 	adfplsp	f3, f3, #0.5
    1800:	2e68032e 	cdpcs	3, 6, cr0, cr8, cr14, {1}
    1804:	9f2e1803 	svcls	0x002e1803
    1808:	4c4a2103 	stfmie	f2, [sl], {3}
    180c:	034a4103 	movteq	r4, #41219	; 0xa103
    1810:	032e00c9 	teqeq	lr, #201	; 0xc9
    1814:	334a7fb7 	movtcc	r7, #44983	; 0xafb7
    1818:	039f469f 	orrseq	r4, pc, #166723584	; 0x9f00000
    181c:	2f4c4a3e 	svccs	0x004c4a3e
    1820:	660a032d 	strvs	r0, [sl], -sp, lsr #6
    1824:	4a7fb503 	bmi	1feec38 <STACK_SIZE+0x17eec38>
    1828:	9f4c2ca1 	svcls	0x004c2ca1
    182c:	6600cc03 	strvs	ip, [r0], -r3, lsl #24
    1830:	03827703 	orreq	r7, r2, #786432	; 0xc0000
    1834:	37032e52 	smlsdcc	r3, r2, lr, r2
    1838:	0177032e 	cmneq	r7, lr, lsr #6
    183c:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1840:	18032e68 	stmdane	r3, {r3, r5, r6, r9, sl, fp, sp}
    1844:	21039f2e 	tstcs	r3, lr, lsr #30
    1848:	41034c4a 	tstmi	r3, sl, asr #24
    184c:	00c9034a 	sbceq	r0, r9, sl, asr #6
    1850:	7fb7032e 	svcvc	0x00b7032e
    1854:	469f334a 	ldrmi	r3, [pc], sl, asr #6
    1858:	4a3e039f 	bmi	f826dc <STACK_SIZE+0x7826dc>
    185c:	032d2f4c 	teqeq	sp, #76, 30	; 0x130
    1860:	b503660a 	strlt	r6, [r3, #-1546]	; 0xfffff9f6
    1864:	2ca14a7f 	vstmiacs	r1!, {s8-s134}
    1868:	d7039f4c 	strle	r9, [r3, -ip, asr #30]
    186c:	2d4d4a00 	vstrcs	s9, [sp, #-0]
    1870:	2e76032f 	cdpcs	3, 7, cr0, cr6, cr15, {1}
    1874:	032e0d03 	teqeq	lr, #3, 26	; 0xc0
    1878:	14034a72 	strne	r4, [r3], #-2674	; 0xfffff58e
    187c:	302c682e 	eorcc	r6, ip, lr, lsr #16
    1880:	032d8631 	teqeq	sp, #51380224	; 0x3100000
    1884:	75032e0b 	strvc	r2, [r3, #-3595]	; 0xfffff1f5
    1888:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    188c:	034a6903 	movteq	r6, #43267	; 0xa903
    1890:	036e8219 	cmneq	lr, #-1879048191	; 0x90000001
    1894:	03362e78 	teqeq	r6, #120, 28	; 0x780
    1898:	2f302e78 	svccs	0x00302e78
    189c:	03292c30 	teqeq	r9, #48, 24	; 0x3000
    18a0:	0369660c 	cmneq	r9, #12, 12	; 0xc00000
    18a4:	4b4c4a6a 	blmi	1314254 <STACK_SIZE+0xb14254>
    18a8:	004a1303 	subeq	r1, sl, r3, lsl #6
    18ac:	03010402 	movweq	r0, #5122	; 0x1402
    18b0:	02004a58 	andeq	r4, r0, #88, 20	; 0x58000
    18b4:	00690104 	rsbeq	r0, r9, r4, lsl #2
    18b8:	2d010402 	cfstrscs	mvf0, [r1, #-8]
    18bc:	01040200 	mrseq	r0, R12_usr
    18c0:	4a09032c 	bmi	242578 <IRQ_STACK_SIZE+0x23a578>
    18c4:	01000402 	tsteq	r0, r2, lsl #8
    18c8:	00009c01 	andeq	r9, r0, r1, lsl #24
    18cc:	25000200 	strcs	r0, [r0, #-512]	; 0xfffffe00
    18d0:	02000000 	andeq	r0, r0, #0
    18d4:	0d0efb01 	vstreq	d15, [lr, #-4]
    18d8:	01010100 	mrseq	r0, (UNDEF: 17)
    18dc:	00000001 	andeq	r0, r0, r1
    18e0:	01000001 	tsteq	r0, r1
    18e4:	6d736100 	ldfvse	f6, [r3, #-0]
    18e8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    18ec:	6f697463 	svcvs	0x00697463
    18f0:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	20020500 	andcs	r0, r2, r0, lsl #10
    18fc:	03400067 	movteq	r0, #103	; 0x67
    1900:	2f2f010d 	svccs	0x002f010d
    1904:	2f2f2f2f 	svccs	0x002f2f2f
    1908:	2f2f2f33 	svccs	0x002f2f33
    190c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1910:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1914:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1918:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    191c:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1920:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1924:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1928:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    192c:	032f362f 	teqeq	pc, #49283072	; 0x2f00000
    1930:	2f312e0c 	svccs	0x00312e0c
    1934:	2f2f312f 	svccs	0x002f312f
    1938:	2f313130 	svccs	0x00313130
    193c:	03312f31 	teqeq	r1, #49, 30	; 0xc4
    1940:	2f2f2e0b 	svccs	0x002f2e0b
    1944:	312f2f31 	teqcc	pc, r1, lsr pc	; <UNPREDICTABLE>
    1948:	312f2f31 	teqcc	pc, r1, lsr pc	; <UNPREDICTABLE>
    194c:	362f2f31 	qasxcc	r2, pc, r1	; <UNPREDICTABLE>
    1950:	362f2f2f 	strtcc	r2, [pc], -pc, lsr #30
    1954:	2f2f2f2f 	svccs	0x002f2f2f
    1958:	032f322f 	teqeq	pc, #-268435454	; 0xf0000002
    195c:	342e7ebe 	strtcc	r7, [lr], #-3774	; 0xfffff142
    1960:	2e00e603 	cfmadd32cs	mvax0, mvfx14, mvfx0, mvfx3
    1964:	01000202 	tsteq	r0, r2, lsl #4
    1968:	00018601 	andeq	r8, r1, r1, lsl #12
    196c:	1e000200 	cdpne	2, 0, cr0, cr0, cr0, {0}
    1970:	02000000 	andeq	r0, r0, #0
    1974:	0d0efb01 	vstreq	d15, [lr, #-4]
    1978:	01010100 	mrseq	r0, (UNDEF: 17)
    197c:	00000001 	andeq	r0, r0, r1
    1980:	01000001 	tsteq	r0, r1
    1984:	31706300 	cmncc	r0, r0, lsl #6
    1988:	732e6135 	teqvc	lr, #1073741837	; 0x4000000d
    198c:	00000000 	andeq	r0, r0, r0
    1990:	02050000 	andeq	r0, r5, #0
    1994:	4000684c 	andmi	r6, r0, ip, asr #16
    1998:	2f2f2f1a 	svccs	0x002f2f1a
    199c:	2f2f2f32 	svccs	0x002f2f32
    19a0:	2f2f2f32 	svccs	0x002f2f32
    19a4:	2f2f2f32 	svccs	0x002f2f32
    19a8:	2f2f2f32 	svccs	0x002f2f32
    19ac:	2f2f2f32 	svccs	0x002f2f32
    19b0:	2f2f2f32 	svccs	0x002f2f32
    19b4:	2f2f2f32 	svccs	0x002f2f32
    19b8:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    19bc:	2f2f2f2f 	svccs	0x002f2f2f
    19c0:	2f322f2f 	svccs	0x00322f2f
    19c4:	2f322f2f 	svccs	0x00322f2f
    19c8:	2f322f2f 	svccs	0x00322f2f
    19cc:	2f322f32 	svccs	0x00322f32
    19d0:	2f342f32 	svccs	0x00342f32
    19d4:	2f322f2f 	svccs	0x00322f2f
    19d8:	2f322f2f 	svccs	0x00322f2f
    19dc:	2f322f2f 	svccs	0x00322f2f
    19e0:	2f352f2f 	svccs	0x00352f2f
    19e4:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    19e8:	2f2f322f 	svccs	0x002f322f
    19ec:	2f2f322f 	svccs	0x002f322f
    19f0:	2f2f322f 	svccs	0x002f322f
    19f4:	2f2f322f 	svccs	0x002f322f
    19f8:	2f2f322f 	svccs	0x002f322f
    19fc:	2f2f322f 	svccs	0x002f322f
    1a00:	2f2f322f 	svccs	0x002f322f
    1a04:	2f2f322f 	svccs	0x002f322f
    1a08:	2f2f322f 	svccs	0x002f322f
    1a0c:	2f2f322f 	svccs	0x002f322f
    1a10:	2f2f322f 	svccs	0x002f322f
    1a14:	2f2f322f 	svccs	0x002f322f
    1a18:	2f2f322f 	svccs	0x002f322f
    1a1c:	2f2f322f 	svccs	0x002f322f
    1a20:	2f2f322f 	svccs	0x002f322f
    1a24:	2f2f332f 	svccs	0x002f332f
    1a28:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1a2c:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1a30:	2f322f2f 	svccs	0x00322f2f
    1a34:	2f322f2f 	svccs	0x00322f2f
    1a38:	2f332f2f 	svccs	0x00332f2f
    1a3c:	2f2f332f 	svccs	0x002f332f
    1a40:	2f2f2f32 	svccs	0x002f2f32
    1a44:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1a48:	2f322f2f 	svccs	0x00322f2f
    1a4c:	2f332f33 	svccs	0x00332f33
    1a50:	2f2f332f 	svccs	0x002f332f
    1a54:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1a58:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1a5c:	2f332f2f 	svccs	0x00332f2f
    1a60:	2f322f33 	svccs	0x00322f33
    1a64:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1a68:	2f332f2f 	svccs	0x00332f2f
    1a6c:	2f332f33 	svccs	0x00332f33
    1a70:	2f332f2f 	svccs	0x00332f2f
    1a74:	2f332f2f 	svccs	0x00332f2f
    1a78:	2f332f33 	svccs	0x00332f33
    1a7c:	032f2f34 	teqeq	pc, #52, 30	; 0xd0
    1a80:	2f2f2e15 	svccs	0x002f2e15
    1a84:	2f2f2f2f 	svccs	0x002f2f2f
    1a88:	2f2f2f2f 	svccs	0x002f2f2f
    1a8c:	2f2f2f2f 	svccs	0x002f2f2f
    1a90:	2f2f2f30 	svccs	0x002f2f30
    1a94:	2f34302f 	svccs	0x0034302f
    1a98:	2f2f2f2f 	svccs	0x002f2f2f
    1a9c:	2f2f2f2f 	svccs	0x002f2f2f
    1aa0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1aa4:	2f2f2f2f 	svccs	0x002f2f2f
    1aa8:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1aac:	2f2f2f34 	svccs	0x002f2f34
    1ab0:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1ab4:	34302f34 	ldrtcc	r2, [r0], #-3892	; 0xfffff0cc
    1ab8:	2f33302f 	svccs	0x0033302f
    1abc:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1ac0:	2f2f2f2f 	svccs	0x002f2f2f
    1ac4:	2f2f302f 	svccs	0x002f302f
    1ac8:	2f2f2f2f 	svccs	0x002f2f2f
    1acc:	2f2f2f2f 	svccs	0x002f2f2f
    1ad0:	2f2f2f30 	svccs	0x002f2f30
    1ad4:	2f2f2f2f 	svccs	0x002f2f2f
    1ad8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1adc:	312e6e03 	teqcc	lr, r3, lsl #28
    1ae0:	2f2e1503 	svccs	0x002e1503
    1ae4:	2f332f33 	svccs	0x00332f33
    1ae8:	2f302f2f 	svccs	0x00302f2f
    1aec:	02022f2f 	andeq	r2, r2, #47, 30	; 0xbc
    1af0:	ca010100 	bgt	41ef8 <IRQ_STACK_SIZE+0x39ef8>
    1af4:	02000000 	andeq	r0, r0, #0
    1af8:	00001d00 	andeq	r1, r0, r0, lsl #26
    1afc:	fb010200 	blx	42306 <IRQ_STACK_SIZE+0x3a306>
    1b00:	01000d0e 	tsteq	r0, lr, lsl #26
    1b04:	00010101 	andeq	r0, r1, r1, lsl #2
    1b08:	00010000 	andeq	r0, r1, r0
    1b0c:	63000100 	movwvs	r0, #256	; 0x100
    1b10:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    1b14:	00000073 	andeq	r0, r0, r3, ror r0
    1b18:	05000000 	streq	r0, [r0, #-0]
    1b1c:	00000002 	andeq	r0, r0, r2
    1b20:	010d0340 	tsteq	sp, r0, asr #6
    1b24:	2f2f2f2f 	svccs	0x002f2f2f
    1b28:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1b2c:	2f2f2e09 	svccs	0x002f2e09
    1b30:	2f2f2f2f 	svccs	0x002f2f2f
    1b34:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1b38:	2f2f2e0c 	svccs	0x002f2e0c
    1b3c:	2f2f2f2f 	svccs	0x002f2f2f
    1b40:	2f2f3033 	svccs	0x002f3033
    1b44:	2f302f2f 	svccs	0x00302f2f
    1b48:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1b4c:	2f2f2f31 	svccs	0x002f2f31
    1b50:	2f2f3031 	svccs	0x002f3031
    1b54:	2f302f2f 	svccs	0x00302f2f
    1b58:	2f2f2f2f 	svccs	0x002f2f2f
    1b5c:	2f2f2f31 	svccs	0x002f2f31
    1b60:	2f2f2f36 	svccs	0x002f2f36
    1b64:	2f2f2f2f 	svccs	0x002f2f2f
    1b68:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    1b6c:	2f2f2e0c 	svccs	0x002f2e0c
    1b70:	2f2f2f36 	svccs	0x002f2f36
    1b74:	2f312f31 	svccs	0x00312f31
    1b78:	10032f32 	andne	r2, r3, r2, lsr pc
    1b7c:	2f2f2f2e 	svccs	0x002f2f2e
    1b80:	2f2f322f 	svccs	0x002f322f
    1b84:	0b032f2f 	bleq	cd848 <IRQ_STACK_SIZE+0xc5848>
    1b88:	302f2f2e 	eorcc	r2, pc, lr, lsr #30
    1b8c:	2f322f2f 	svccs	0x00322f2f
    1b90:	2f302f30 	svccs	0x00302f30
    1b94:	2f302f30 	svccs	0x00302f30
    1b98:	32322f32 	eorscc	r2, r2, #50, 30	; 0xc8
    1b9c:	2e7eb503 	cdpcs	5, 7, cr11, cr14, cr3, {0}
    1ba0:	1d033030 	stcne	0, cr3, [r3, #-192]	; 0xffffff40
    1ba4:	2e31032e 	cdpcs	3, 3, cr0, cr1, cr14, {1}
    1ba8:	032e1403 	teqeq	lr, #50331648	; 0x3000000
    1bac:	20032e0a 	andcs	r2, r3, sl, lsl #28
    1bb0:	0f03362e 	svceq	0x0003362e
    1bb4:	0d032f2e 	stceq	15, cr2, [r3, #-184]	; 0xffffff48
    1bb8:	3131312e 	teqcc	r1, lr, lsr #2
    1bbc:	01000202 	tsteq	r0, r2, lsl #4
    1bc0:	Address 0x00001bc0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	5f746547 	svcpl	0x00746547
       4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
       8:	5f747865 	svcpl	0x00747865
       c:	5f646e41 	svcpl	0x00646e41
      10:	74697753 	strbtvc	r7, [r9], #-1875	; 0xfffff8ad
      14:	73006863 	movwvc	r6, #2147	; 0x863
      18:	64725f64 	ldrbtvs	r5, [r2], #-3940	; 0xfffff09c
      1c:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
      20:	5f726566 	svcpl	0x00726566
      24:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
      28:	5f647300 	svcpl	0x00647300
      2c:	625f7277 	subsvs	r7, pc, #1879048199	; 0x70000007
      30:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
      34:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
      38:	50006761 	andpl	r6, r0, r1, ror #14
      3c:	5f656761 	svcpl	0x00656761
      40:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
      44:	61485f74 	hvcvs	34292	; 0x85f4
      48:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
      4c:	41445f72 	hvcmi	17906	; 0x45f2
      50:	73005442 	movwvc	r5, #1090	; 0x442
      54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
      58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
      5c:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
      60:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
      64:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
      68:	64615f62 	strbtvs	r5, [r1], #-3938	; 0xfffff09e
      6c:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
      70:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
      74:	44006570 	strmi	r6, [r0], #-1392	; 0xfffffa90
      78:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
      7c:	61485f74 	hvcvs	34292	; 0x85f4
      80:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
      84:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
      88:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
      8c:	6761705f 			; <UNDEFINED> instruction: 0x6761705f
      90:	00676e69 	rsbeq	r6, r7, r9, ror #28
      94:	5f424350 	svcpl	0x00424350
      98:	00524441 	subseq	r4, r2, r1, asr #8
      9c:	5f44454c 	svcpl	0x0044454c
      a0:	70736944 	rsbsvc	r6, r3, r4, asr #18
      a4:	0079616c 	rsbseq	r6, r9, ip, ror #2
      a8:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
      ac:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
      b0:	3072656d 	rsbscc	r6, r2, sp, ror #10
      b4:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      b8:	42415000 	submi	r5, r1, #0
      bc:	61465f54 	cmpvs	r6, r4, asr pc
      c0:	5f74756c 	svcpl	0x0074756c
      c4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
      c8:	00737365 	rsbseq	r7, r3, r5, ror #6
      cc:	65536f43 	ldrbvs	r6, [r3, #-3907]	; 0xfffff0bd
      d0:	42545474 	subsmi	r5, r4, #116, 8	; 0x74000000
      d4:	00657361 	rsbeq	r7, r5, r1, ror #6
      d8:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
      dc:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
      e0:	006f6c6c 	rsbeq	r6, pc, ip, ror #24
      e4:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
      e8:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
      ec:	415f7475 	cmpmi	pc, r5, ror r4	; <UNPREDICTABLE>
      f0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
      f4:	6c007373 	stcvs	3, cr7, [r0], {115}	; 0x73
      f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     100:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     104:	5f647300 	svcpl	0x00647300
     108:	665f7274 			; <UNDEFINED> instruction: 0x665f7274
     10c:	0067616c 	rsbeq	r6, r7, ip, ror #2
     110:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     114:	53495f31 	movtpl	r5, #40753	; 0x9f31
     118:	53490052 	movtpl	r0, #36946	; 0x9052
     11c:	65565f52 	ldrbvs	r5, [r6, #-3922]	; 0xfffff0ae
     120:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     124:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
     128:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     12c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     130:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     134:	53495f33 	movtpl	r5, #40755	; 0x9f33
     138:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
     13c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     140:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     144:	00726168 	rsbseq	r6, r2, r8, ror #2
     148:	5f746553 	svcpl	0x00746553
     14c:	44495341 	strbmi	r5, [r9], #-833	; 0xfffffcbf
     150:	67615000 	strbvs	r5, [r1, -r0]!
     154:	61465f65 	cmpvs	r6, r5, ror #30
     158:	5f746c75 	svcpl	0x00746c75
     15c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     160:	5f72656c 	svcpl	0x0072656c
     164:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
     168:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     16c:	6f6c2067 	svcvs	0x006c2067
     170:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
     174:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     178:	2064656e 	rsbcs	r6, r4, lr, ror #10
     17c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     180:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
     184:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
     188:	635f5253 	cmpvs	pc, #805306373	; 0x30000005
     18c:	65746e6f 	ldrbvs	r6, [r4, #-3695]!	; 0xfffff191
     190:	735f7478 	cmpvc	pc, #120, 8	; 0x78000000
     194:	63746977 	cmnvs	r4, #1949696	; 0x1dc000
     198:	56530068 	ldrbpl	r0, [r3], -r8, rrx
     19c:	61485f43 	cmpvs	r8, r3, asr #30
     1a0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     1a4:	56530072 			; <UNDEFINED> instruction: 0x56530072
     1a8:	61485f43 	cmpvs	r8, r3, asr #30
     1ac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     1b0:	65565f72 	ldrbvs	r5, [r6, #-3954]	; 0xfffff08e
     1b4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     1b8:	43494700 	movtmi	r4, #38656	; 0x9700
     1bc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     1c0:	505f7261 	subspl	r7, pc, r1, ror #4
     1c4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     1c8:	435f676e 	cmpmi	pc, #28835840	; 0x1b80000
     1cc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     1d0:	5f647300 	svcpl	0x00647300
     1d4:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     1d8:	5f646e61 	svcpl	0x00646e61
     1dc:	706d6f63 	rsbvc	r6, sp, r3, ror #30
     1e0:	6574656c 	ldrbvs	r6, [r4, #-1388]!	; 0xfffffa94
     1e4:	616c665f 	cmnvs	ip, pc, asr r6
     1e8:	6e550067 	cdpvs	0, 5, cr0, cr5, cr7, {3}
     1ec:	5f666564 	svcpl	0x00666564
     1f0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     1f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     1fc:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     200:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     204:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     208:	4700746e 	strmi	r7, [r0, -lr, ror #8]
     20c:	575f4349 	ldrbpl	r4, [pc, -r9, asr #6]
     210:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     214:	494f455f 	stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     218:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     21c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     220:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
     224:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
     228:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
     22c:	6b736544 	blvs	1cd9744 <STACK_SIZE+0x14d9744>
     230:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
     234:	746f6f62 	strbtvc	r6, [pc], #-3938	; 23c <NOINT+0x17c>
     238:	706d6163 	rsbvc	r6, sp, r3, ror #2
     23c:	5c736f20 	ldclpl	15, cr6, [r3], #-128	; 0xffffff80
     240:	535f474c 	cmppl	pc, #76, 14	; 0x1300000
     244:	6f425f57 	svcvs	0x00425f57
     248:	6163746f 	cmnvs	r3, pc, ror #8
     24c:	4f5f706d 	svcmi	0x005f706d
     250:	30305c53 	eorscc	r5, r0, r3, asr ip
     254:	534f2e32 	movtpl	r2, #65074	; 0xfe32
     258:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
     25c:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
     260:	6f430065 	svcvs	0x00430065
     264:	61766e49 	cmnvs	r6, r9, asr #28
     268:	6164696c 	cmnvs	r4, ip, ror #18
     26c:	614d6574 	hvcvs	54868	; 0xd654
     270:	6c546e69 	mrrcvs	14, 6, r6, r4, cr9
     274:	44530062 	ldrbmi	r0, [r3], #-98	; 0xffffff9e
     278:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     27c:	4c005253 	sfmmi	f5, 4, [r0], {83}	; 0x53
     280:	5f676e6f 	svcpl	0x00676e6f
     284:	676e6f4c 	strbvs	r6, [lr, -ip, asr #30]!
     288:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
     28c:	5f647300 	svcpl	0x00647300
     290:	65736e69 	ldrbvs	r6, [r3, #-3689]!	; 0xfffff197
     294:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
     298:	0067616c 	rsbeq	r6, r7, ip, ror #2
     29c:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
     2a0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     2a4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
     2a8:	34204320 	strtcc	r4, [r0], #-800	; 0xfffffce0
     2ac:	312e382e 	teqcc	lr, lr, lsr #16
     2b0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     2b4:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     2b8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
     2bc:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
     2c0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
     2c4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
     2c8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
     2cc:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
     2d0:	20706674 	rsbscs	r6, r0, r4, ror r6
     2d4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
     2d8:	656e3d75 	strbvs	r3, [lr, #-3445]!	; 0xfffff28b
     2dc:	762d6e6f 	strtvc	r6, [sp], -pc, ror #28
     2e0:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
     2e4:	616d2d20 	cmnvs	sp, r0, lsr #26
     2e8:	20736370 	rsbscs	r6, r3, r0, ror r3
     2ec:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     2f0:	2d20334f 	stccs	3, cr3, [r0, #-316]!	; 0xfffffec4
     2f4:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 164 <NOINT+0xa4>
     2f8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     2fc:	206e6974 	rsbcs	r6, lr, r4, ror r9
     300:	6e75662d 	cdpvs	6, 7, cr6, cr5, cr13, {1}
     304:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     308:	632d6465 	teqvs	sp, #1694498816	; 0x65000000
     30c:	20726168 	rsbscs	r6, r2, r8, ror #2
     310:	7274662d 	rsbsvc	r6, r4, #47185920	; 0x2d00000
     314:	762d6565 	strtvc	r6, [sp], -r5, ror #10
     318:	6f746365 	svcvs	0x00746365
     31c:	657a6972 	ldrbvs	r6, [sl, #-2418]!	; 0xfffff68e
     320:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
     324:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
     328:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
     32c:	7a69726f 	bvc	1a5ccf0 <STACK_SIZE+0x125ccf0>
     330:	762d7265 	strtvc	r7, [sp], -r5, ror #4
     334:	6f627265 	svcvs	0x00627265
     338:	303d6573 	eorscc	r6, sp, r3, ror r5
     33c:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     340:	74732d6f 	ldrbtvc	r2, [r3], #-3439	; 0xfffff291
     344:	74636972 	strbtvc	r6, [r3], #-2418	; 0xfffff68e
     348:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
     34c:	6e697361 	cdpvs	3, 6, cr7, cr9, cr1, {3}
     350:	662d2067 	strtvs	r2, [sp], -r7, rrx
     354:	632d6f6e 	teqvs	sp, #440	; 0x1b8
     358:	6f6d6d6f 	svcvs	0x006d6d6f
     35c:	6150006e 	cmpvs	r0, lr, rrx
     360:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
     364:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     368:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     36c:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
     370:	4953415f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^
     374:	61550044 	cmpvs	r5, r4, asr #32
     378:	5f317472 	svcpl	0x00317472
     37c:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     380:	45006674 	strmi	r6, [r0, #-1652]	; 0xfffff98c
     384:	70656378 	rsbvc	r6, r5, r8, ror r3
     388:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     38c:	4400632e 	strmi	r6, [r0], #-814	; 0xfffffcd2
     390:	5f544241 	svcpl	0x00544241
     394:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
     398:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
     39c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     3a0:	42415000 	submi	r5, r1, #0
     3a4:	61465f54 	cmpvs	r6, r4, asr pc
     3a8:	5f74756c 	svcpl	0x0074756c
     3ac:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     3b0:	73007375 	movwvc	r7, #885	; 0x375
     3b4:	735f7465 	cmpvc	pc, #1694498816	; 0x65000000
     3b8:	6e6f6365 	cdpvs	3, 6, cr6, cr15, cr5, {3}
     3bc:	61745f64 	cmnvs	r4, r4, ror #30
     3c0:	5f656c62 	svcpl	0x00656c62
     3c4:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     3c8:	5f737365 	svcpl	0x00737365
     3cc:	30707041 	rsbscc	r7, r0, r1, asr #32
     3d0:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
     3d4:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
     3d8:	5f646e6f 	svcpl	0x00646e6f
     3dc:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
     3e0:	64615f65 	strbtvs	r5, [r1], #-3941	; 0xfffff09b
     3e4:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     3e8:	70415f73 	subvc	r5, r1, r3, ror pc
     3ec:	4c003170 	stfmis	f3, [r0], {112}	; 0x70
     3f0:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     3f4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     3f8:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
     3fc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     400:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     404:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
     408:	79615774 	stmdbvc	r1!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     40c:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
     410:	4d74696e 	ldclmi	9, cr6, [r4, #-440]!	; 0xfffffe48
     414:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
     418:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
     41c:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
     420:	43006568 	movwmi	r6, #1384	; 0x568
     424:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
     428:	72664150 	rsbvc	r4, r6, #80, 2
     42c:	41566d6f 	cmpmi	r6, pc, ror #26
     430:	43324c00 	teqmi	r2, #0, 24
     434:	616e455f 	cmnvs	lr, pc, asr r5
     438:	00656c62 	rsbeq	r6, r5, r2, ror #24
     43c:	6e797865 	cdpvs	8, 7, cr7, cr9, cr5, {3}
     440:	735f736f 	cmpvc	pc, #-1140850687	; 0xbc000001
     444:	4300636d 	movwmi	r6, #877	; 0x36d
     448:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
     44c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     450:	6e617242 	cdpvs	2, 6, cr7, cr1, cr2, {2}
     454:	72506863 	subsvc	r6, r0, #6488064	; 0x630000
     458:	63696465 	cmnvs	r9, #1694498816	; 0x65000000
     45c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     460:	754e6e00 	strbvc	r6, [lr, #-3584]	; 0xfffff200
     464:	53664f6d 	cmnpl	r6, #436	; 0x1b4
     468:	4c006365 	stcmi	3, cr6, [r0], {101}	; 0x65
     46c:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     470:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     474:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
     478:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     47c:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     480:	41505f65 	cmpmi	r0, r5, ror #30
     484:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
     488:	534f7465 	movtpl	r7, #62565	; 0xf465
     48c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     490:	43004150 	movwmi	r4, #336	; 0x150
     494:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
     498:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     49c:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     4a0:	00415065 	subeq	r5, r1, r5, rrx
     4a4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     4a8:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
     4ac:	5f646e6f 	svcpl	0x00646e6f
     4b0:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
     4b4:	65645f65 	strbvs	r5, [r4, #-3941]!	; 0xfffff09b
     4b8:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
     4bc:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
     4c0:	7070415f 	rsbsvc	r4, r0, pc, asr r1
     4c4:	6e690030 	mcrvs	0, 3, r0, cr9, cr0, {1}
     4c8:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
     4cc:	6e6f6365 	cdpvs	3, 6, cr6, cr15, cr5, {3}
     4d0:	61745f64 	cmnvs	r4, r4, ror #30
     4d4:	5f656c62 	svcpl	0x00656c62
     4d8:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     4dc:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0xfffff68e
     4e0:	415f726f 	cmpmi	pc, pc, ror #4
     4e4:	00317070 	eorseq	r7, r1, r0, ror r0
     4e8:	54546f43 	ldrbpl	r6, [r4], #-3907	; 0xfffff0bd
     4ec:	5f746553 	svcpl	0x00746553
     4f0:	324c314c 	subcc	r3, ip, #76, 2
     4f4:	61567500 	cmpvs	r6, r0, lsl #10
     4f8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     4fc:	6f430074 	svcvs	0x00430074
     500:	61736944 	cmnvs	r3, r4, asr #18
     504:	4c656c62 	stclmi	12, cr6, [r5], #-392	; 0xfffffe78
     508:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0xffffffce
     50c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     510:	6e694868 	cdpvs	8, 6, cr4, cr9, cr8, {3}
     514:	324c0074 	subcc	r0, ip, #116	; 0x74
     518:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     51c:	5f6e6165 	svcpl	0x006e6165
     520:	4c004150 	stfmis	f4, [r0], {80}	; 0x50
     524:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
     528:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     52c:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     530:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
     534:	7461006c 	strbtvc	r0, [r1], #-108	; 0xffffff94
     538:	75007274 	strvc	r7, [r0, #-628]	; 0xfffffd8c
     53c:	6e456156 	mcrvs	1, 2, r6, cr5, cr6, {2}
     540:	6f430064 	svcvs	0x00430064
     544:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     548:	324c656c 	subcc	r6, ip, #108, 10	; 0x1b000000
     54c:	66657250 			; <UNDEFINED> instruction: 0x66657250
     550:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     554:	746e6948 	strbtvc	r6, [lr], #-2376	; 0xfffff6b8
     558:	43324c00 	teqmi	r2, #0, 24
     55c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     560:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
     564:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
     568:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     56c:	5f657461 	svcpl	0x00657461
     570:	43004156 	movwmi	r4, #342	; 0x156
     574:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
     578:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     57c:	44657461 	strbtmi	r7, [r5], #-1121	; 0xfffffb9f
     580:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     584:	646e4965 	strbtvs	r4, [lr], #-2405	; 0xfffff69b
     588:	43007865 	movwmi	r7, #2149	; 0x865
     58c:	616e456f 	cmnvs	lr, pc, ror #10
     590:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
     594:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     598:	6f430065 	svcvs	0x00430065
     59c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     5a0:	756d4d74 	strbvc	r4, [sp, #-3444]!	; 0xfffff28c
     5a4:	4c646e41 	stclmi	14, cr6, [r4], #-260	; 0xfffffefc
     5a8:	43324c31 	teqmi	r2, #12544	; 0x3100
     5ac:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     5b0:	436f4300 	cmnmi	pc, #0, 6
     5b4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     5b8:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
     5bc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     5c0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     5c4:	61434465 	cmpvs	r3, r5, ror #8
     5c8:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
     5cc:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     5d0:	446f4300 	strbtmi	r4, [pc], #-768	; 5d8 <ABORT_STACK_SIZE+0x1d8>
     5d4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     5d8:	4349656c 	movtmi	r6, #38252	; 0x956c
     5dc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     5e0:	43324c00 	teqmi	r2, #0, 24
     5e4:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     5e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     5ec:	31706300 	cmncc	r0, r0, lsl #6
     5f0:	00632e35 	rsbeq	r2, r3, r5, lsr lr
     5f4:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
     5f8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     5fc:	6e617242 	cdpvs	2, 6, cr7, cr1, cr2, {2}
     600:	72506863 	subsvc	r6, r0, #6488064	; 0x630000
     604:	63696465 	cmnvs	r9, #1694498816	; 0x65000000
     608:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     60c:	546f4300 	strbtpl	r4, [pc], #-768	; 614 <ABORT_STACK_SIZE+0x214>
     610:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
     614:	00314c5f 	eorseq	r4, r1, pc, asr ip
     618:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     61c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     620:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
     624:	43324c00 	teqmi	r2, #0, 24
     628:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     62c:	575f6e61 	ldrbpl	r6, [pc, -r1, ror #28]
     630:	43007961 	movwmi	r7, #2401	; 0x961
     634:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
     638:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     63c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     640:	43004150 	movwmi	r4, #336	; 0x150
     644:	616e456f 	cmnvs	lr, pc, ror #10
     648:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
     64c:	4c00756d 	cfstr32mi	mvfx7, [r0], {109}	; 0x6d
     650:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     654:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     658:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
     65c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     660:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     664:	61575f65 	cmpvs	r7, r5, ror #30
     668:	50750079 	rsbspl	r0, r5, r9, ror r0
     66c:	61745361 	cmnvs	r4, r1, ror #6
     670:	4c007472 	cfstrsmi	mvf7, [r0], {114}	; 0x72
     674:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     678:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     67c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     680:	00796157 	rsbseq	r6, r9, r7, asr r1
     684:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
     688:	6d4d706f 	stclvs	0, cr7, [sp, #-444]	; 0xfffffe44
     68c:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
     690:	324c314c 	subcc	r3, ip, #76, 2
     694:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     698:	324c0065 	subcc	r0, ip, #101	; 0x65
     69c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     6a0:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
     6a4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     6a8:	0041505f 	subeq	r5, r1, pc, asr r0
     6ac:	5f43324c 	svcpl	0x0043324c
     6b0:	61766e49 	cmnvs	r6, r9, asr #28
     6b4:	6164696c 	cmnvs	r4, ip, ror #18
     6b8:	575f6574 			; <UNDEFINED> instruction: 0x575f6574
     6bc:	4c007961 	stcmi	9, cr7, [r0], {97}	; 0x61
     6c0:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
     6c4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     6c8:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
     6cc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
     6d0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
     6d4:	6c415f65 	mcrrvs	15, 6, r5, r1, cr5
     6d8:	6f43006c 	svcvs	0x0043006c
     6dc:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
     6e0:	314c5f74 	hvccc	50676	; 0xc5f4
     6e4:	615f324c 	cmpvs	pc, ip, asr #4
     6e8:	00317070 	eorseq	r7, r1, r0, ror r0
     6ec:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
     6f0:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     6f4:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     6f8:	6f430065 	svcvs	0x00430065
     6fc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     700:	756d4d74 	strbvc	r4, [sp, #-3444]!	; 0xfffff28c
     704:	44646e41 	strbtmi	r6, [r4], #-3649	; 0xfffff1bf
     708:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     70c:	324c0065 	subcc	r0, ip, #101	; 0x65
     710:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     714:	5f6e6165 	svcpl	0x006e6165
     718:	006c6c41 	rsbeq	r6, ip, r1, asr #24
     71c:	5f43324c 	svcpl	0x0043324c
     720:	61766e49 	cmnvs	r6, r9, asr #28
     724:	6164696c 	cmnvs	r4, ip, ror #18
     728:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
     72c:	6f430041 	svcvs	0x00430041
     730:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0xfffffaad
     734:	69616d6f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp, lr}^
     738:	6f43006e 	svcvs	0x0043006e
     73c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     740:	4349656c 	movtmi	r6, #38252	; 0x956c
     744:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
     748:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
     74c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     750:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
     754:	615f656c 	cmpvs	pc, ip, ror #10
     758:	00317070 	eorseq	r7, r1, r0, ror r0
     75c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
     760:	57534f74 			; <UNDEFINED> instruction: 0x57534f74
     764:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     768:	43004150 	movwmi	r4, #336	; 0x150
     76c:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
     770:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     774:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
     778:	43006568 	movwmi	r6, #1384	; 0x568
     77c:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
     780:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
     784:	49657461 	stmdbmi	r5!, {r0, r5, r6, sl, ip, sp, lr}^
     788:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
     78c:	324c0065 	subcc	r0, ip, #101	; 0x65
     790:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     794:	5f6e6165 	svcpl	0x006e6165
     798:	70004156 	andvc	r4, r0, r6, asr r1
     79c:	006f6972 	rsbeq	r6, pc, r2, ror r9	; <UNPREDICTABLE>
     7a0:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
     7a4:	47005241 	strmi	r5, [r0, -r1, asr #4]
     7a8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     7ac:	505f7465 	subspl	r7, pc, r5, ror #8
     7b0:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     7b4:	5f797469 	svcpl	0x00797469
     7b8:	6b73614d 	blvs	1cd8cf4 <STACK_SIZE+0x14d8cf4>
     7bc:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
     7c0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
     7c4:	0064695f 	rsbeq	r6, r4, pc, asr r9
     7c8:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
     7cc:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
     7d0:	53494443 	movtpl	r4, #37955	; 0x9443
     7d4:	00305245 	eorseq	r5, r0, r5, asr #4
     7d8:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     7dc:	6e524543 	cdpvs	5, 5, cr4, cr2, cr3, {2}
     7e0:	43494700 	movtmi	r4, #38656	; 0x9700
     7e4:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     7e8:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     7ec:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
     7f0:	505f7470 	subspl	r7, pc, r0, ror r4	; <UNPREDICTABLE>
     7f4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     7f8:	00797469 	rsbseq	r7, r9, r9, ror #8
     7fc:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     800:	30525043 	subscc	r5, r2, r3, asr #32
     804:	43494700 	movtmi	r4, #38656	; 0x9700
     808:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     80c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
     810:	445f7470 	ldrbmi	r7, [pc], #-1136	; 818 <ABORT_STACK_SIZE+0x418>
     814:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     818:	4700656c 	strmi	r6, [r0, -ip, ror #10]
     81c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     820:	505f7465 	subspl	r7, pc, r5, ror #8
     824:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
     828:	726f7373 	rsbvc	r7, pc, #-872415231	; 0xcc000001
     82c:	7261545f 	rsbvc	r5, r1, #1593835520	; 0x5f000000
     830:	00746567 	rsbseq	r6, r4, r7, ror #10
     834:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     838:	00305250 	eorseq	r5, r0, r0, asr r2
     83c:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     840:	30525450 	subscc	r5, r2, r0, asr r4
     844:	43434900 	movtmi	r4, #14592	; 0x3900
     848:	52494f45 	subpl	r4, r9, #276	; 0x114
     84c:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
     850:	47006469 	strmi	r6, [r0, -r9, ror #8]
     854:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     858:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     85c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
     860:	616e455f 	cmnvs	lr, pc, asr r5
     864:	00656c62 	rsbeq	r6, r5, r2, ror #24
     868:	5f434947 	svcpl	0x00434947
     86c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     870:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
     874:	004b4341 	subeq	r4, fp, r1, asr #6
     878:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
     87c:	6e524553 	mrcvs	5, 2, r4, cr2, cr3, {2}
     880:	63696700 	cmnvs	r9, #0, 14
     884:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     888:	43494443 	movtmi	r4, #37955	; 0x9443
     88c:	00305245 	eorseq	r5, r0, r5, asr #4
     890:	5f434947 	svcpl	0x00434947
     894:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
     898:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
     89c:	4947535f 	stmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     8a0:	43434900 	movtmi	r4, #14592	; 0x3900
     8a4:	00524d50 	subseq	r4, r2, r0, asr sp
     8a8:	5f434947 	svcpl	0x00434947
     8ac:	74736944 	ldrbtvc	r6, [r3], #-2372	; 0xfffff6bc
     8b0:	75626972 	strbvc	r6, [r2, #-2418]!	; 0xfffff68e
     8b4:	5f726f74 	svcpl	0x00726f74
     8b8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     8bc:	6300656c 	movwvs	r6, #1388	; 0x56c
     8c0:	69627570 	stmdbvs	r2!, {r4, r5, r6, r8, sl, ip, sp, lr}^
     8c4:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
     8c8:	00646974 	rsbeq	r6, r4, r4, ror r9
     8cc:	65726174 	ldrbvs	r6, [r2, #-372]!	; 0xfffffe8c
     8d0:	69667467 	stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, ip, sp, lr}^
     8d4:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
     8d8:	43494700 	movtmi	r4, #38656	; 0x9700
     8dc:	5550435f 	ldrbpl	r4, [r0, #-863]	; 0xfffffca1
     8e0:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     8e4:	61667265 	cmnvs	r6, r5, ror #4
     8e8:	455f6563 	ldrbmi	r6, [pc, #-1379]	; 38d <NOINT+0x2cd>
     8ec:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     8f0:	634c0065 	movtvs	r0, #49253	; 0xc065
     8f4:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
     8f8:	48007374 	stmdami	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
     8fc:	61546e61 	cmpvs	r4, r1, ror #28
     900:	00656c62 	rsbeq	r6, r5, r2, ror #24
     904:	57727241 	ldrbpl	r7, [r2, -r1, asr #4]!
     908:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
     90c:	4c006f66 	stcmi	15, cr6, [r0], {102}	; 0x66
     910:	435f6463 	cmpmi	pc, #1660944384	; 0x63000000
     914:	535f726c 	cmppl	pc, #108, 4	; 0xc0000006
     918:	65657263 	strbvs	r7, [r5, #-611]!	; 0xfffffd9d
     91c:	6261006e 	rsbvs	r0, r1, #110	; 0x6e
     920:	70006673 	andvc	r6, r0, r3, ror r6
     924:	7a69735f 	bvc	1a5d6a8 <STACK_SIZE+0x125d6a8>
     928:	70007865 	andvc	r7, r0, r5, ror #16
     92c:	7a69735f 	bvc	1a5d6b0 <STACK_SIZE+0x125d6b0>
     930:	6a007965 	bvs	1eecc <IRQ_STACK_SIZE+0x16ecc>
     934:	00676e6f 	rsbeq	r6, r7, pc, ror #28
     938:	5f64634c 	svcpl	0x0064634c
     93c:	5f6e6957 	svcpl	0x006e6957
     940:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     944:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     948:	6172445f 	cmnvs	r2, pc, asr r4
     94c:	61425f77 	hvcvs	9719	; 0x25f7
     950:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     954:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
     958:	76656c00 	strbtvc	r6, [r5], -r0, lsl #24
     95c:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
     960:	535f6463 	cmppl	pc, #1660944384	; 0x63000000
     964:	63656c65 	cmnvs	r5, #25856	; 0x6500
     968:	72445f74 	subvc	r5, r4, #116, 30	; 0x1d0
     96c:	465f7761 	ldrbmi	r7, [pc], -r1, ror #14
     970:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
     974:	6675425f 			; <UNDEFINED> instruction: 0x6675425f
     978:	00726566 	rsbseq	r6, r2, r6, ror #10
     97c:	72707376 	rsbsvc	r7, r0, #-671088639	; 0xd8000001
     980:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
     984:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     988:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     98c:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     990:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
     994:	445f6463 	ldrbmi	r6, [pc], #-1123	; 99c <ABORT_STACK_SIZE+0x59c>
     998:	5f776172 	svcpl	0x00776172
     99c:	67616d49 	strbvs	r6, [r1, -r9, asr #26]!
     9a0:	79620065 	stmdbvc	r2!, {r0, r2, r5, r6}^
     9a4:	5f736574 	svcpl	0x00736574
     9a8:	5f726570 	svcpl	0x00726570
     9ac:	65786970 	ldrbvs	r6, [r8, #-2416]!	; 0xfffff690
     9b0:	7267006c 	rsbvc	r0, r7, #108	; 0x6c
     9b4:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     9b8:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     9bc:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     9c0:	6172445f 	cmnvs	r2, pc, asr r4
     9c4:	54535f77 	ldrbpl	r5, [r3], #-3959	; 0xfffff089
     9c8:	004b4341 	subeq	r4, fp, r1, asr #6
     9cc:	5f64634c 	svcpl	0x0064634c
     9d0:	67697242 	strbvs	r7, [r9, -r2, asr #4]!
     9d4:	656e7468 	strbvs	r7, [lr, #-1128]!	; 0xfffffb98
     9d8:	435f7373 	cmpmi	pc, #-872415231	; 0xcc000001
     9dc:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     9e0:	4c006c6f 	stcmi	12, cr6, [r0], {111}	; 0x6f
     9e4:	445f6463 	ldrbmi	r6, [pc], #-1123	; 9ec <ABORT_STACK_SIZE+0x5ec>
     9e8:	5f776172 	svcpl	0x00776172
     9ec:	00504d42 	subseq	r4, r0, r2, asr #26
     9f0:	326f6863 	rsbcc	r6, pc, #6488064	; 0x630000
     9f4:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
     9f8:	6b73616d 	blvs	1cd8fb4 <STACK_SIZE+0x14d8fb4>
     9fc:	616c5f00 	cmnvs	ip, r0, lsl #30
     a00:	6c007473 	cfstrsvs	mvf7, [r0], {115}	; 0x73
     a04:	00706f6f 	rsbseq	r6, r0, pc, ror #30
     a08:	64634c70 	strbtvs	r4, [r3], #-3184	; 0xfffff390
     a0c:	75006246 	strvc	r6, [r0, #-582]	; 0xfffffdba
     a10:	00636573 	rsbeq	r6, r3, r3, ror r5
     a14:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
     a18:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
     a1c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
     a20:	57007473 	smlsdxpl	r0, r3, r4, r7
     a24:	495f4e49 	ldmdbmi	pc, {r0, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     a28:	5f4f464e 	svcpl	0x004f464e
     a2c:	70005453 	andvc	r5, r0, r3, asr r4
     a30:	5f656761 	svcpl	0x00656761
     a34:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
     a38:	65530068 	ldrbvs	r0, [r3, #-104]	; 0xffffff98
     a3c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
     a40:	775f6465 	ldrbvc	r6, [pc, -r5, ror #8]
     a44:	4c006e69 	stcmi	14, cr6, [r0], {105}	; 0x69
     a48:	435f4443 	cmpmi	pc, #1124073472	; 0x43000000
     a4c:	6b636f6c 	blvs	18dc804 <STACK_SIZE+0x10dc804>
     a50:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a54:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
     a58:	69735f66 	ldmdbvs	r3!, {r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     a5c:	5f00657a 	svcpl	0x0000657a
     a60:	6464696d 	strbtvs	r6, [r4], #-2413	; 0xfffff693
     a64:	7300656c 	movwvc	r6, #1388	; 0x56c
     a68:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     a6c:	69770067 	ldmdbvs	r7!, {r0, r1, r2, r5, r6}^
     a70:	64695f6e 	strbtvs	r5, [r9], #-3950	; 0xfffff092
     a74:	735f7600 	cmpvc	pc, #0, 12
     a78:	78657a69 	stmdavc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
     a7c:	735f7600 	cmpvc	pc, #0, 12
     a80:	79657a69 	stmdbvc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
     a84:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
     a88:	634c0061 	movtvs	r0, #49249	; 0xc061
     a8c:	6e495f64 	cdpvs	15, 4, cr5, cr9, cr4, {3}
     a90:	41007469 	tstmi	r0, r9, ror #8
     a94:	62467272 	subvs	r7, r6, #536870919	; 0x20000007
     a98:	006c6553 	rsbeq	r6, ip, r3, asr r5
     a9c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
     aa0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     aa4:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
     aa8:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     aac:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
     ab0:	505f6463 	subspl	r6, pc, r3, ror #8
     ab4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
     ab8:	634c0066 	movtvs	r0, #49254	; 0xc066
     abc:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     ac0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     ac4:	425f6f66 	subsmi	r6, pc, #408	; 0x198
     ac8:	6800504d 	stmdavs	r0, {r0, r2, r3, r6, ip, lr}
     acc:	68676965 	stmdavs	r7!, {r0, r2, r5, r6, r8, fp, sp, lr}^
     ad0:	69440074 	stmdbvs	r4, {r2, r4, r5, r6}^
     ad4:	616c7073 	smcvs	50947	; 0xc703
     ad8:	72665f79 	rsbvc	r5, r6, #484	; 0x1e4
     adc:	00656d61 	rsbeq	r6, r5, r1, ror #26
     ae0:	5f64634c 	svcpl	0x0064634c
     ae4:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     ae8:	7261425f 	rsbvc	r4, r1, #-268435451	; 0xf0000005
     aec:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
     af0:	6d756e5f 	ldclvs	14, cr6, [r5, #-380]!	; 0xfffffe84
     af4:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     af8:	6172445f 	cmnvs	r2, pc, asr r4
     afc:	694c5f77 	stmdbvs	ip, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b00:	6200656e 	andvs	r6, r0, #461373440	; 0x1b800000
     b04:	6c6f636b 	stclvs	3, cr6, [pc], #-428	; 960 <ABORT_STACK_SIZE+0x560>
     b08:	6500726f 	strvs	r7, [r0, #-623]	; 0xfffffd91
     b0c:	7838676e 	ldmdavc	r8!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     b10:	66003631 			; <UNDEFINED> instruction: 0x66003631
     b14:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     b18:	7400657a 	strvc	r6, [r0], #-1402	; 0xfffffa86
     b1c:	00706d65 	rsbseq	r6, r0, r5, ror #26
     b20:	4377656e 	cmnmi	r7, #461373440	; 0x1b800000
     b24:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
     b28:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
     b2c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
     b30:	53007473 	movwpl	r7, #1139	; 0x473
     b34:	63656c65 	cmnvs	r5, #25856	; 0x6500
     b38:	5f646574 	svcpl	0x00646574
     b3c:	6d617266 	sfmvs	f7, 2, [r1, #-408]!	; 0xfffffe68
     b40:	70620065 	rsbvc	r0, r2, r5, rrx
     b44:	6f6d5f70 	svcvs	0x006d5f70
     b48:	4c006564 	cfstr32mi	mvfx6, [r0], {100}	; 0x64
     b4c:	445f6463 	ldrbmi	r6, [pc], #-1123	; b54 <ABORT_STACK_SIZE+0x754>
     b50:	5f776172 	svcpl	0x00776172
     b54:	5f504d42 	svcpl	0x00504d42
     b58:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0xfffff6ba
     b5c:	6234325f 	eorsvs	r3, r4, #-268435451	; 0xf0000005
     b60:	4c007070 	stcmi	0, cr7, [r0], {112}	; 0x70
     b64:	455f6463 	ldrbmi	r6, [pc, #-1123]	; 709 <ABORT_STACK_SIZE+0x309>
     b68:	505f676e 	subspl	r6, pc, lr, ror #14
     b6c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     b70:	6f6f6c00 	svcvs	0x006f6c00
     b74:	75007370 	strvc	r7, [r0, #-880]	; 0xfffffc90
     b78:	616c6564 	cmnvs	ip, r4, ror #10
     b7c:	00665f79 	rsbeq	r5, r6, r9, ror pc
     b80:	5f64634c 	svcpl	0x0064634c
     b84:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
     b88:	445f7463 	ldrbmi	r7, [pc], #-1123	; b90 <ABORT_STACK_SIZE+0x790>
     b8c:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
     b90:	465f7961 	ldrbmi	r7, [pc], -r1, ror #18
     b94:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
     b98:	6675425f 			; <UNDEFINED> instruction: 0x6675425f
     b9c:	00726566 	rsbseq	r6, r2, r6, ror #10
     ba0:	78736f70 	ldmdavc	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     ba4:	736f7000 	cmnvc	pc, #0
     ba8:	665f0079 			; <UNDEFINED> instruction: 0x665f0079
     bac:	74737269 	ldrbtvc	r7, [r3], #-617	; 0xfffffd97
     bb0:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
     bb4:	31783631 	cmncc	r8, r1, lsr r6
     bb8:	634c0036 	movtvs	r0, #49206	; 0xc036
     bbc:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xfffff09c
     bc0:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     bc4:	5f6c6578 	svcpl	0x006c6578
     bc8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     bcc:	00737365 	rsbseq	r7, r3, r5, ror #6
     bd0:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
     bd4:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
     bd8:	485f6463 	ldmdami	pc, {r0, r1, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
     bdc:	505f6e61 	subspl	r6, pc, r1, ror #28
     be0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     be4:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     be8:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     bec:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
     bf0:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
     bf4:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
     bf8:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
     bfc:	65475f79 	strbvs	r5, [r7, #-3961]	; 0xfffff087
     c00:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
     c04:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
     c08:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
     c0c:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
     c10:	53495f79 	movtpl	r5, #40825	; 0x9f79
     c14:	6e495f52 	mcrvs	15, 2, r5, cr9, cr2, {2}
     c18:	6b007469 	blvs	1ddc4 <IRQ_STACK_SIZE+0x15dc4>
     c1c:	632e7965 	teqvs	lr, #1654784	; 0x194000
     c20:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     c24:	6c6f505f 	stclvs	0, cr5, [pc], #-380	; ab0 <ABORT_STACK_SIZE+0x6b0>
     c28:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
     c2c:	4b007469 	blmi	1ddd8 <IRQ_STACK_SIZE+0x15dd8>
     c30:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
     c34:	5f746961 	svcpl	0x00746961
     c38:	5f79654b 	svcpl	0x0079654b
     c3c:	656c6552 	strbvs	r6, [ip, #-1362]!	; 0xfffffaae
     c40:	64657361 	strbtvs	r7, [r5], #-865	; 0xfffffc9f
     c44:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     c48:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     c4c:	616e455f 	cmnvs	lr, pc, asr r5
     c50:	00656c62 	rsbeq	r6, r5, r2, ror #24
     c54:	5f44454c 	svcpl	0x0044454c
     c58:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     c5c:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
     c60:	7000632e 	andvc	r6, r0, lr, lsr #6
     c64:	695f6263 	ldmdbvs	pc, {r0, r1, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c68:	0074696e 	rsbseq	r6, r4, lr, ror #18
     c6c:	6e69614d 	powvsem	f6, f1, #5.0
     c70:	72615500 	rsbvc	r5, r1, #0, 10
     c74:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     c78:	0074696e 	rsbseq	r6, r4, lr, ror #18
     c7c:	6e69616d 	powvsez	f6, f1, #5.0
     c80:	4100632e 	tstmi	r0, lr, lsr #6
     c84:	525f7070 	subspl	r7, pc, #112	; 0x70
     c88:	00646165 	rsbeq	r6, r4, r5, ror #2
     c8c:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
     c90:	5300726f 	movwpl	r7, #623	; 0x26f
     c94:	65525f44 	ldrbvs	r5, [r2, #-3908]	; 0xfffff0bc
     c98:	535f6461 	cmppl	pc, #1627389952	; 0x61000000
     c9c:	6f746365 	svcvs	0x00746365
     ca0:	75520072 	ldrbvc	r0, [r2, #-114]	; 0xffffff8e
     ca4:	70415f6e 	subvc	r5, r1, lr, ror #30
     ca8:	69540070 	ldmdbvs	r4, {r4, r5, r6}^
     cac:	3072656d 	rsbscc	r6, r2, sp, ror #10
     cb0:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     cb4:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
     cb8:	70007961 	andvc	r7, r0, r1, ror #18
     cbc:	615f6263 	cmpvs	pc, r3, ror #4
     cc0:	745f6464 	ldrbvc	r6, [pc], #-1124	; cc8 <ABORT_STACK_SIZE+0x8c8>
     cc4:	696c5f6f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     cc8:	70007473 	andvc	r7, r0, r3, ror r4
     ccc:	6d5f6263 	lfmvs	f6, 2, [pc, #-396]	; b48 <ABORT_STACK_SIZE+0x748>
     cd0:	6f6c6c61 	svcvs	0x006c6c61
     cd4:	77730063 	ldrbvc	r0, [r3, -r3, rrx]!
     cd8:	665f7061 	ldrbvs	r7, [pc], -r1, rrx
     cdc:	0067616c 	rsbeq	r6, r7, ip, ror #2
     ce0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     ce4:	5000745f 	andpl	r7, r0, pc, asr r4
     ce8:	61705f41 	cmnvs	r0, r1, asr #30
     cec:	695f6567 	ldmdbvs	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     cf0:	5f6f666e 	svcpl	0x006f666e
     cf4:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
     cf8:	646e7300 	strbtvs	r7, [lr], #-768	; 0xfffffd00
     cfc:	6761705f 			; <UNDEFINED> instruction: 0x6761705f
     d00:	61745f65 	cmnvs	r4, r5, ror #30
     d04:	5f656c62 	svcpl	0x00656c62
     d08:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
     d0c:	61777300 	cmnvs	r7, r0, lsl #6
     d10:	74756f70 	ldrbtvc	r6, [r5], #-3952	; 0xfffff090
     d14:	7269765f 	rsbvc	r7, r9, #99614720	; 0x5f00000
     d18:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
     d1c:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
     d20:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     d24:	646e7300 	strbtvs	r7, [lr], #-768	; 0xfffffd00
     d28:	5f54545f 	svcpl	0x0054545f
     d2c:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
     d30:	61700079 	cmnvs	r0, r9, ror r0
     d34:	632e6567 	teqvs	lr, #432013312	; 0x19c00000
     d38:	61777300 	cmnvs	r7, r0, lsl #6
     d3c:	74756f70 	ldrbtvc	r6, [r5], #-3952	; 0xfffff090
     d40:	7968705f 	stmdbvc	r8!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
     d44:	61636973 	smcvs	13971	; 0x3693
     d48:	64615f6c 	strbtvs	r5, [r1], #-3948	; 0xfffff094
     d4c:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     d50:	77730073 			; <UNDEFINED> instruction: 0x77730073
     d54:	756f7061 	strbvc	r7, [pc, #-97]!	; cfb <ABORT_STACK_SIZE+0x8fb>
     d58:	73615f74 	cmnvc	r1, #116, 30	; 0x1d0
     d5c:	73006469 	movwvc	r6, #1129	; 0x469
     d60:	6f706177 	svcvs	0x00706177
     d64:	735f7475 	cmpvc	pc, #1962934272	; 0x75000000
     d68:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     d6c:	695f6e6f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     d70:	6e730064 	cdpvs	0, 7, cr0, cr3, cr4, {3}
     d74:	61705f64 	cmnvs	r0, r4, ror #30
     d78:	745f6567 	ldrbvc	r6, [pc], #-1383	; d80 <ABORT_STACK_SIZE+0x980>
     d7c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     d80:	646e695f 	strbtvs	r6, [lr], #-2399	; 0xfffff6a1
     d84:	66007865 	strvs	r7, [r0], -r5, ror #16
     d88:	545f7473 	ldrbpl	r7, [pc], #-1139	; d90 <ABORT_STACK_SIZE+0x990>
     d8c:	6e655f54 	mcrvs	15, 3, r5, cr5, cr4, {2}
     d90:	00797274 	rsbseq	r7, r9, r4, ror r2
     d94:	5f646e73 	svcpl	0x00646e73
     d98:	645f7474 	ldrbvs	r7, [pc], #-1140	; da0 <ABORT_STACK_SIZE+0x9a0>
     d9c:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
     da0:	6f747069 	svcvs	0x00747069
     da4:	656d0072 	strbvs	r0, [sp, #-114]!	; 0xffffff8e
     da8:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
     dac:	5f736900 	svcpl	0x00736900
     db0:	6f6c6c61 	svcvs	0x006c6c61
     db4:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
     db8:	61700064 	cmnvs	r0, r4, rrx
     dbc:	635f6567 	cmpvs	pc, #432013312	; 0x19c00000
     dc0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     dc4:	63007265 	movwvs	r7, #613	; 0x265
     dc8:	5f6c6c61 	svcpl	0x006c6c61
     dcc:	00627369 	rsbeq	r7, r2, r9, ror #6
     dd0:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     dd4:	64615f74 	strbtvs	r5, [r1], #-3956	; 0xfffff08c
     dd8:	73007264 	movwvc	r7, #612	; 0x264
     ddc:	745f646e 	ldrbvc	r6, [pc], #-1134	; de4 <ABORT_STACK_SIZE+0x9e4>
     de0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     de4:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
     de8:	00746573 	rsbseq	r6, r4, r3, ror r5
     dec:	705f4150 	subsvc	r4, pc, r0, asr r1	; <UNPREDICTABLE>
     df0:	5f656761 	svcpl	0x00656761
     df4:	6f666e69 	svcvs	0x00666e69
     df8:	72756300 	rsbsvc	r6, r5, #0, 6
     dfc:	6973615f 	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     e00:	6c610064 	stclvs	0, cr0, [r1], #-400	; 0xfffffe70
     e04:	61636f6c 	cmnvs	r3, ip, ror #30
     e08:	705f6574 	subsvc	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     e0c:	70006263 	andvc	r6, r0, r3, ror #4
     e10:	505f7274 	subspl	r7, pc, r4, ror r2	; <UNPREDICTABLE>
     e14:	435f4243 	cmpmi	pc, #805306372	; 0x30000004
     e18:	74616572 	strbtvc	r6, [r1], #-1394	; 0xfffffa8e
     e1c:	7000726f 	andvc	r7, r0, pc, ror #4
     e20:	505f7274 	subspl	r7, pc, r4, ror r2	; <UNPREDICTABLE>
     e24:	435f4243 	cmpmi	pc, #805306372	; 0x30000004
     e28:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
     e2c:	7000746e 	andvc	r7, r0, lr, ror #8
     e30:	615f6263 	cmpvs	pc, r3, ror #4
     e34:	00726464 	rsbseq	r6, r2, r4, ror #8
     e38:	5f746567 	svcpl	0x00746567
     e3c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
     e40:	5f746e65 	svcpl	0x00746e65
     e44:	5f626370 	svcpl	0x00626370
     e48:	00726461 	rsbseq	r6, r2, r1, ror #8
     e4c:	5f746573 	svcpl	0x00746573
     e50:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
     e54:	5f746e65 	svcpl	0x00746e65
     e58:	5f626370 	svcpl	0x00626370
     e5c:	00726461 	rsbseq	r6, r2, r1, ror #8
     e60:	5f727470 	svcpl	0x00727470
     e64:	5f424350 	svcpl	0x00424350
     e68:	64616548 	strbtvs	r6, [r1], #-1352	; 0xfffffab8
     e6c:	42435000 	submi	r5, r3, #0
     e70:	444f4e5f 	strbmi	r4, [pc], #-3679	; e78 <ABORT_STACK_SIZE+0xa78>
     e74:	65620045 	strbvs	r0, [r2, #-69]!	; 0xffffffbb
     e78:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xfffff09a
     e7c:	74666100 	strbtvc	r6, [r6], #-256	; 0xffffff00
     e80:	61007265 	tstvs	r0, r5, ror #4
     e84:	705f6464 	subsvc	r6, pc, r4, ror #8
     e88:	6e006263 	cdpvs	2, 0, cr6, cr0, cr3, {3}
     e8c:	0065646f 	rsbeq	r6, r5, pc, ror #8
     e90:	5f626370 	svcpl	0x00626370
     e94:	6f6c6c61 	svcvs	0x006c6c61
     e98:	6f746163 	svcvs	0x00746163
     e9c:	00632e72 	rsbeq	r2, r3, r2, ror lr
     ea0:	43415453 	movtmi	r5, #5203	; 0x1453
     ea4:	41425f4b 	cmpmi	r2, fp, asr #30
     ea8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
     eac:	00305050 	eorseq	r5, r0, r0, asr r0
     eb0:	43415453 	movtmi	r5, #5203	; 0x1453
     eb4:	41425f4b 	cmpmi	r2, fp, asr #30
     eb8:	415f4553 	cmpmi	pc, r3, asr r5	; <UNPREDICTABLE>
     ebc:	00315050 	eorseq	r5, r1, r0, asr r0
     ec0:	5f746547 	svcpl	0x00746547
     ec4:	52535043 	subspl	r5, r3, #67	; 0x43
     ec8:	62637000 	rsbvs	r7, r3, #0
     ecc:	6572665f 	ldrbvs	r6, [r2, #-1631]!	; 0xfffff9a1
     ed0:	41520065 	cmpmi	r2, r5, rrx
     ed4:	50415f4d 	subpl	r5, r1, sp, asr #30
     ed8:	70003050 	andvc	r3, r0, r0, asr r0
     edc:	615f6263 	cmpvs	pc, r3, ror #4
     ee0:	5f307070 	svcpl	0x00307070
     ee4:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     ee8:	6f727000 	svcvs	0x00727000
     eec:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     ef0:	7200632e 	andvc	r6, r0, #-1207959552	; 0xb8000000
     ef4:	73696765 	cmnvc	r9, #26476544	; 0x1940000
     ef8:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
     efc:	62637000 	rsbvs	r7, r3, #0
     f00:	7070615f 	rsbsvc	r6, r0, pc, asr r1
     f04:	64615f31 	strbtvs	r5, [r1], #-3889	; 0xfffff0cf
     f08:	5f007264 	svcpl	0x00007264
     f0c:	6b726273 	blvs	1c998e0 <STACK_SIZE+0x14998e0>
     f10:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
     f14:	6165485f 	cmnvs	r5, pc, asr r8
     f18:	694c5f70 	stmdbvs	ip, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f1c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     f20:	5f746547 	svcpl	0x00746547
     f24:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     f28:	694c5f6b 	stmdbvs	ip, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     f2c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     f30:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
     f34:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     f38:	65680063 	strbvs	r0, [r8, #-99]!	; 0xffffff9d
     f3c:	63007061 	movwvs	r7, #97	; 0x61
     f40:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     f44:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
     f48:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
     f4c:	6b636174 	blvs	18d9524 <STACK_SIZE+0x10d9524>
     f50:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
     f54:	72700065 	rsbsvc	r0, r0, #101	; 0x65
     f58:	65487665 	strbvs	r7, [r8, #-1637]	; 0xfffff99b
     f5c:	6e007061 	cdpvs	0, 0, cr7, cr0, cr1, {3}
     f60:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
     f64:	00706165 	rsbseq	r6, r0, r5, ror #2
     f68:	5f746547 	svcpl	0x00746547
     f6c:	70616548 	rsbvc	r6, r1, r8, asr #10
     f70:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
     f74:	5f5f0065 	svcpl	0x005f0065
     f78:	4c5f495a 	mrrcmi	9, 5, r4, pc, cr10	; <UNPREDICTABLE>
     f7c:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
     f80:	53005f5f 	movwpl	r5, #3935	; 0xf5f
     f84:	5f434844 	svcpl	0x00434844
     f88:	30444d43 	subcc	r4, r4, r3, asr #26
     f8c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     f90:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     f94:	5f6b636f 	svcpl	0x006b636f
     f98:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     f9c:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fa0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
     fa4:	53003244 	movwpl	r3, #580	; 0x244
     fa8:	5f434844 	svcpl	0x00434844
     fac:	33444d43 	movtcc	r4, #19779	; 0x4d43
     fb0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fb4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
     fb8:	53003744 	movwpl	r3, #1860	; 0x744
     fbc:	5f434844 	svcpl	0x00434844
     fc0:	38444d43 	stmdacc	r4, {r0, r1, r6, r8, sl, fp, lr}^
     fc4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fc8:	53495f43 	movtpl	r5, #40771	; 0x9f43
     fcc:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
     fd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     fd4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
     fd8:	75425f43 	strbvc	r5, [r2, #-3907]	; 0xfffff0bd
     fdc:	776f5073 			; <UNDEFINED> instruction: 0x776f5073
     fe0:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
     fe4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     fe8:	53006c6f 	movwpl	r6, #3183	; 0xc6f
     fec:	5f434844 	svcpl	0x00434844
     ff0:	35444d43 	strbcc	r4, [r4, #-3395]	; 0xfffff2bd
     ff4:	6d740035 	ldclvs	0, cr0, [r4, #-212]!	; 0xffffff2c
     ff8:	61635f70 	smcvs	13808	; 0x35f0
     ffc:	73006170 	movwvc	r6, #368	; 0x170
    1000:	2e636864 	cdpcs	8, 6, cr6, cr3, cr4, {3}
    1004:	44530063 	ldrbmi	r0, [r3], #-99	; 0xffffff9d
    1008:	505f4348 	subspl	r4, pc, r8, asr #6
    100c:	5f74726f 	svcpl	0x0074726f
    1010:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1014:	5f445300 	svcpl	0x00445300
    1018:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    101c:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
    1020:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1024:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
    1028:	43415f43 	movtmi	r5, #8003	; 0x1f43
    102c:	5f36444d 	svcpl	0x0036444d
    1030:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
    1034:	5f647300 	svcpl	0x00647300
    1038:	00616372 	rsbeq	r6, r1, r2, ror r3
    103c:	43484453 	movtmi	r4, #33875	; 0x8453
    1040:	6168435f 	cmnvs	r8, pc, asr r3
    1044:	5f65676e 	svcpl	0x0065676e
    1048:	5f746144 	svcpl	0x00746144
    104c:	74646957 	strbtvc	r6, [r4], #-2391	; 0xfffff6a9
    1050:	62345f68 	eorsvs	r5, r4, #104, 30	; 0x1a0
    1054:	53007469 	movwpl	r7, #1129	; 0x469
    1058:	5f434844 	svcpl	0x00434844
    105c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1060:	75535f6b 	ldrbvc	r5, [r3, #-3947]	; 0xfffff095
    1064:	796c7070 	stmdbvc	ip!, {r4, r5, r6, ip, sp, lr}^
    1068:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
    106c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1070:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
    1074:	775f6675 			; <UNDEFINED> instruction: 0x775f6675
    1078:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
    107c:	65725f66 	ldrbvs	r5, [r2, #-3942]!	; 0xfffff09a
    1080:	53006461 	movwpl	r6, #1121	; 0x461
    1084:	5f434844 	svcpl	0x00434844
    1088:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
    108c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1090:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
    1094:	415f4348 	cmpmi	pc, r8, asr #6
    1098:	34444d43 	strbcc	r4, [r4], #-3395	; 0xfffff2bd
    109c:	746d0031 	strbtvc	r0, [sp], #-49	; 0xffffffcf
    10a0:	00656d69 	rsbeq	r6, r5, r9, ror #26
    10a4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    10a8:	445f3072 	ldrbmi	r3, [pc], #-114	; 10b0 <ABORT_STACK_SIZE+0xcb0>
    10ac:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    10b0:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
    10b4:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
    10b8:	645f6400 	ldrbvs	r6, [pc], #-1024	; 10c0 <ABORT_STACK_SIZE+0xcc0>
    10bc:	55007669 	strpl	r7, [r0, #-1641]	; 0xfffff997
    10c0:	31747261 	cmncc	r4, r1, ror #4
    10c4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    10c8:	4e746e49 	cdpmi	14, 7, cr6, cr4, cr9, {2}
    10cc:	55006d75 	strpl	r6, [r0, #-3445]	; 0xfffff28b
    10d0:	31747261 	cmncc	r4, r1, ror #4
    10d4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    10d8:	74535f64 	ldrbvc	r5, [r3], #-3940	; 0xfffff09c
    10dc:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    10e0:	72617500 	rsbvc	r7, r1, #0, 10
    10e4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    10e8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    10ec:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
    10f0:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
    10f4:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
    10f8:	61550064 	cmpvs	r5, r4, rrx
    10fc:	5f317472 	svcpl	0x00317472
    1100:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    1104:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
    1108:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
    110c:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
    1110:	635f5f00 	cmpvs	pc, #0, 30
    1114:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    1118:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    111c:	62005f5f 	andvs	r5, r0, #380	; 0x17c
    1120:	00647561 	rsbeq	r7, r4, r1, ror #10
    1124:	69645f75 	stmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1128:	616c0076 	smcvs	49158	; 0xc006
    112c:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
    1130:	00786564 	rsbseq	r6, r8, r4, ror #10
    1134:	756e696d 	strbvc	r6, [lr, #-2413]!	; 0xfffff693
    1138:	74610073 	strbtvc	r0, [r1], #-115	; 0xffffff8d
    113c:	5500696f 	strpl	r6, [r0, #-2415]	; 0xfffff691
    1140:	31747261 	cmncc	r4, r1, ror #4
    1144:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1148:	6168435f 	cmnvs	r8, pc, asr r3
    114c:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    1150:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1154:	61550032 	cmpvs	r5, r2, lsr r0
    1158:	5f317472 	svcpl	0x00317472
    115c:	5f525349 	svcpl	0x00525349
    1160:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1164:	5500656c 	strpl	r6, [r0, #-1388]	; 0xfffffa94
    1168:	31747261 	cmncc	r4, r1, ror #4
    116c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1170:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    1174:	7200676e 	andvc	r6, r0, #28835840	; 0x1b80000
    1178:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    117c:	Address 0x0000117c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	400001f8 	strdmi	r0, [r0], -r8
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	40000224 	andmi	r0, r0, r4, lsr #4
      44:	0000002c 	andeq	r0, r0, ip, lsr #32
      48:	460c0d42 	strmi	r0, [ip], -r2, asr #26
      4c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      50:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      54:	0000040b 	andeq	r0, r0, fp, lsl #8
      58:	00000020 	andeq	r0, r0, r0, lsr #32
      5c:	00000000 	andeq	r0, r0, r0
      60:	40000250 	andmi	r0, r0, r0, asr r2
      64:	00000024 	andeq	r0, r0, r4, lsr #32
      68:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      6c:	05840683 	streq	r0, [r4, #1667]	; 0x683
      70:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      74:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
      78:	0000040b 	andeq	r0, r0, fp, lsl #8
      7c:	00000024 	andeq	r0, r0, r4, lsr #32
      80:	00000000 	andeq	r0, r0, r0
      84:	40000274 	andmi	r0, r0, r4, ror r2
      88:	00000034 	andeq	r0, r0, r4, lsr r0
      8c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
      90:	07850884 	streq	r0, [r5, r4, lsl #17]
      94:	05870686 	streq	r0, [r7, #1670]	; 0x686
      98:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      9c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      a0:	0000040b 	andeq	r0, r0, fp, lsl #8
      a4:	00000024 	andeq	r0, r0, r4, lsr #32
      a8:	00000000 	andeq	r0, r0, r0
      ac:	400002a8 	andmi	r0, r0, r8, lsr #5
      b0:	000000f8 	strdeq	r0, [r0], -r8
      b4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      b8:	07810880 	streq	r0, [r1, r0, lsl #17]
      bc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      c8:	0000040b 	andeq	r0, r0, fp, lsl #8
      cc:	00000028 	andeq	r0, r0, r8, lsr #32
      d0:	00000000 	andeq	r0, r0, r0
      d4:	400003a0 	andmi	r0, r0, r0, lsr #7
      d8:	0000005c 	andeq	r0, r0, ip, asr r0
      dc:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      e0:	09810a80 	stmibeq	r1, {r7, r9, fp}
      e4:	07830882 	streq	r0, [r3, r2, lsl #17]
      e8:	05850684 	streq	r0, [r5, #1668]	; 0x684
      ec:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      f0:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      f4:	0000040b 	andeq	r0, r0, fp, lsl #8
      f8:	00000024 	andeq	r0, r0, r4, lsr #32
      fc:	00000000 	andeq	r0, r0, r0
     100:	400003fc 	strdmi	r0, [r0], -ip
     104:	00000050 	andeq	r0, r0, r0, asr r0
     108:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     10c:	07810880 	streq	r0, [r1, r0, lsl #17]
     110:	05830682 	streq	r0, [r3, #1666]	; 0x682
     114:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     118:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     11c:	0000040b 	andeq	r0, r0, fp, lsl #8
     120:	00000024 	andeq	r0, r0, r4, lsr #32
     124:	00000000 	andeq	r0, r0, r0
     128:	4000044c 	andmi	r0, r0, ip, asr #8
     12c:	00000050 	andeq	r0, r0, r0, asr r0
     130:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     134:	07810880 	streq	r0, [r1, r0, lsl #17]
     138:	05830682 	streq	r0, [r3, #1666]	; 0x682
     13c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     140:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     144:	0000040b 	andeq	r0, r0, fp, lsl #8
     148:	00000020 	andeq	r0, r0, r0, lsr #32
     14c:	00000000 	andeq	r0, r0, r0
     150:	4000049c 	mulmi	r0, ip, r4
     154:	00000038 	andeq	r0, r0, r8, lsr r0
     158:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     15c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     160:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     164:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
     168:	0000040b 	andeq	r0, r0, fp, lsl #8
     16c:	0000001c 	andeq	r0, r0, ip, lsl r0
     170:	00000000 	andeq	r0, r0, r0
     174:	400004d4 	ldrdmi	r0, [r0], -r4
     178:	00000070 	andeq	r0, r0, r0, ror r0
     17c:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     180:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     184:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     188:	0000040b 	andeq	r0, r0, fp, lsl #8
     18c:	0000001c 	andeq	r0, r0, ip, lsl r0
     190:	00000000 	andeq	r0, r0, r0
     194:	40000544 	andmi	r0, r0, r4, asr #10
     198:	00000060 	andeq	r0, r0, r0, rrx
     19c:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     1a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1a4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1a8:	0000040b 	andeq	r0, r0, fp, lsl #8
     1ac:	00000020 	andeq	r0, r0, r0, lsr #32
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	400005a4 	andmi	r0, r0, r4, lsr #11
     1b8:	00000040 	andeq	r0, r0, r0, asr #32
     1bc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1c0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1c8:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     1cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1d0:	00000020 	andeq	r0, r0, r0, lsr #32
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	400005e4 	andmi	r0, r0, r4, ror #11
     1dc:	00000024 	andeq	r0, r0, r4, lsr #32
     1e0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1e4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1e8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1ec:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     1f0:	0000040b 	andeq	r0, r0, fp, lsl #8
     1f4:	00000020 	andeq	r0, r0, r0, lsr #32
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	40000608 	andmi	r0, r0, r8, lsl #12
     200:	00000024 	andeq	r0, r0, r4, lsr #32
     204:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     208:	05840683 	streq	r0, [r4, #1667]	; 0x683
     20c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     210:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     214:	0000040b 	andeq	r0, r0, fp, lsl #8
     218:	00000028 	andeq	r0, r0, r8, lsr #32
     21c:	00000000 	andeq	r0, r0, r0
     220:	4000062c 	andmi	r0, r0, ip, lsr #12
     224:	0000007c 	andeq	r0, r0, ip, ror r0
     228:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     22c:	09810a80 	stmibeq	r1, {r7, r9, fp}
     230:	07830882 	streq	r0, [r3, r2, lsl #17]
     234:	05850684 	streq	r0, [r5, #1668]	; 0x684
     238:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     23c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     240:	0000040b 	andeq	r0, r0, fp, lsl #8
     244:	00000024 	andeq	r0, r0, r4, lsr #32
     248:	00000000 	andeq	r0, r0, r0
     24c:	400006a8 	andmi	r0, r0, r8, lsr #13
     250:	0000008c 	andeq	r0, r0, ip, lsl #1
     254:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     258:	07810880 	streq	r0, [r1, r0, lsl #17]
     25c:	05830682 	streq	r0, [r3, #1666]	; 0x682
     260:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     264:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     268:	0000040b 	andeq	r0, r0, fp, lsl #8
     26c:	0000000c 	andeq	r0, r0, ip
     270:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     274:	7c020001 	stcvc	0, cr0, [r2], {1}
     278:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     27c:	00000028 	andeq	r0, r0, r8, lsr #32
     280:	0000026c 	andeq	r0, r0, ip, ror #4
     284:	40000734 	andmi	r0, r0, r4, lsr r7
     288:	00000844 	andeq	r0, r0, r4, asr #16
     28c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     290:	0a850b84 	beq	fe1430a8 <IRQ_STACK_BASE+0xba1430a8>
     294:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     298:	06890788 	streq	r0, [r9], r8, lsl #15
     29c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     2a0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     2a4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     2a8:	00000020 	andeq	r0, r0, r0, lsr #32
     2ac:	0000026c 	andeq	r0, r0, ip, ror #4
     2b0:	40000f78 	andmi	r0, r0, r8, ror pc
     2b4:	00000080 	andeq	r0, r0, r0, lsl #1
     2b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2bc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2c8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2cc:	00000020 	andeq	r0, r0, r0, lsr #32
     2d0:	0000026c 	andeq	r0, r0, ip, ror #4
     2d4:	40000ff8 	strdmi	r0, [r0], -r8
     2d8:	00000088 	andeq	r0, r0, r8, lsl #1
     2dc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2e0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2e8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     2f0:	00000020 	andeq	r0, r0, r0, lsr #32
     2f4:	0000026c 	andeq	r0, r0, ip, ror #4
     2f8:	40001080 	andmi	r1, r0, r0, lsl #1
     2fc:	00000088 	andeq	r0, r0, r8, lsl #1
     300:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     304:	05840683 	streq	r0, [r4, #1667]	; 0x683
     308:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     30c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     310:	0000040b 	andeq	r0, r0, fp, lsl #8
     314:	00000020 	andeq	r0, r0, r0, lsr #32
     318:	0000026c 	andeq	r0, r0, ip, ror #4
     31c:	40001108 	andmi	r1, r0, r8, lsl #2
     320:	00000088 	andeq	r0, r0, r8, lsl #1
     324:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     328:	05840683 	streq	r0, [r4, #1667]	; 0x683
     32c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     330:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     334:	0000040b 	andeq	r0, r0, fp, lsl #8
     338:	0000001c 	andeq	r0, r0, ip, lsl r0
     33c:	0000026c 	andeq	r0, r0, ip, ror #4
     340:	40001190 	mulmi	r0, r0, r1
     344:	0000005c 	andeq	r0, r0, ip, asr r0
     348:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     34c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     350:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     354:	0000040b 	andeq	r0, r0, fp, lsl #8
     358:	0000001c 	andeq	r0, r0, ip, lsl r0
     35c:	0000026c 	andeq	r0, r0, ip, ror #4
     360:	400011ec 	andmi	r1, r0, ip, ror #3
     364:	0000002c 	andeq	r0, r0, ip, lsr #32
     368:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     36c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     370:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     374:	0000040b 	andeq	r0, r0, fp, lsl #8
     378:	0000000c 	andeq	r0, r0, ip
     37c:	0000026c 	andeq	r0, r0, ip, ror #4
     380:	40001218 	andmi	r1, r0, r8, lsl r2
     384:	00000030 	andeq	r0, r0, r0, lsr r0
     388:	0000000c 	andeq	r0, r0, ip
     38c:	0000026c 	andeq	r0, r0, ip, ror #4
     390:	40001248 	andmi	r1, r0, r8, asr #4
     394:	0000001c 	andeq	r0, r0, ip, lsl r0
     398:	0000000c 	andeq	r0, r0, ip
     39c:	0000026c 	andeq	r0, r0, ip, ror #4
     3a0:	40001264 	andmi	r1, r0, r4, ror #4
     3a4:	00000034 	andeq	r0, r0, r4, lsr r0
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	0000026c 	andeq	r0, r0, ip, ror #4
     3b0:	40001298 	mulmi	r0, r8, r2
     3b4:	00000030 	andeq	r0, r0, r0, lsr r0
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	0000026c 	andeq	r0, r0, ip, ror #4
     3c0:	400012c8 	andmi	r1, r0, r8, asr #5
     3c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	0000026c 	andeq	r0, r0, ip, ror #4
     3d0:	400012e4 	andmi	r1, r0, r4, ror #5
     3d4:	00000020 	andeq	r0, r0, r0, lsr #32
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	0000026c 	andeq	r0, r0, ip, ror #4
     3e0:	40001304 	andmi	r1, r0, r4, lsl #6
     3e4:	00000034 	andeq	r0, r0, r4, lsr r0
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	0000026c 	andeq	r0, r0, ip, ror #4
     3f0:	40001338 	andmi	r1, r0, r8, lsr r3
     3f4:	00000030 	andeq	r0, r0, r0, lsr r0
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	0000026c 	andeq	r0, r0, ip, ror #4
     400:	40001368 	andmi	r1, r0, r8, ror #6
     404:	0000001c 	andeq	r0, r0, ip, lsl r0
     408:	0000000c 	andeq	r0, r0, ip
     40c:	0000026c 	andeq	r0, r0, ip, ror #4
     410:	40001384 	andmi	r1, r0, r4, lsl #7
     414:	00000020 	andeq	r0, r0, r0, lsr #32
     418:	0000000c 	andeq	r0, r0, ip
     41c:	0000026c 	andeq	r0, r0, ip, ror #4
     420:	400013a4 	andmi	r1, r0, r4, lsr #7
     424:	00000034 	andeq	r0, r0, r4, lsr r0
     428:	00000014 	andeq	r0, r0, r4, lsl r0
     42c:	0000026c 	andeq	r0, r0, ip, ror #4
     430:	400013d8 	ldrdmi	r1, [r0], -r8
     434:	00000044 	andeq	r0, r0, r4, asr #32
     438:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     43c:	00000001 	andeq	r0, r0, r1
     440:	00000014 	andeq	r0, r0, r4, lsl r0
     444:	0000026c 	andeq	r0, r0, ip, ror #4
     448:	4000141c 	andmi	r1, r0, ip, lsl r4
     44c:	00000048 	andeq	r0, r0, r8, asr #32
     450:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     454:	00018502 	andeq	r8, r1, r2, lsl #10
     458:	0000000c 	andeq	r0, r0, ip
     45c:	0000026c 	andeq	r0, r0, ip, ror #4
     460:	40001464 	andmi	r1, r0, r4, ror #8
     464:	0000003c 	andeq	r0, r0, ip, lsr r0
     468:	0000000c 	andeq	r0, r0, ip
     46c:	0000026c 	andeq	r0, r0, ip, ror #4
     470:	400014a0 	andmi	r1, r0, r0, lsr #9
     474:	0000003c 	andeq	r0, r0, ip, lsr r0
     478:	0000000c 	andeq	r0, r0, ip
     47c:	0000026c 	andeq	r0, r0, ip, ror #4
     480:	400014dc 	ldrdmi	r1, [r0], -ip
     484:	00000164 	andeq	r0, r0, r4, ror #2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	0000026c 	andeq	r0, r0, ip, ror #4
     490:	40001640 	andmi	r1, r0, r0, asr #12
     494:	00000164 	andeq	r0, r0, r4, ror #2
     498:	00000024 	andeq	r0, r0, r4, lsr #32
     49c:	0000026c 	andeq	r0, r0, ip, ror #4
     4a0:	400017a4 	andmi	r1, r0, r4, lsr #15
     4a4:	000000a8 	andeq	r0, r0, r8, lsr #1
     4a8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4ac:	07840883 	streq	r0, [r4, r3, lsl #17]
     4b0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     4c0:	00000028 	andeq	r0, r0, r8, lsr #32
     4c4:	0000026c 	andeq	r0, r0, ip, ror #4
     4c8:	4000184c 	andmi	r1, r0, ip, asr #16
     4cc:	000008dc 	ldrdeq	r0, [r0], -ip
     4d0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4d4:	0a850b84 	beq	fe1432ec <IRQ_STACK_BASE+0xba1432ec>
     4d8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     4dc:	06890788 	streq	r0, [r9], r8, lsl #15
     4e0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     4e4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     4e8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     4ec:	00000024 	andeq	r0, r0, r4, lsr #32
     4f0:	0000026c 	andeq	r0, r0, ip, ror #4
     4f4:	40002128 	andmi	r2, r0, r8, lsr #2
     4f8:	000000dc 	ldrdeq	r0, [r0], -ip
     4fc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     500:	07840883 	streq	r0, [r4, r3, lsl #17]
     504:	05860685 	streq	r0, [r6, #1669]	; 0x685
     508:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     50c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     510:	0000040b 	andeq	r0, r0, fp, lsl #8
     514:	00000024 	andeq	r0, r0, r4, lsr #32
     518:	0000026c 	andeq	r0, r0, ip, ror #4
     51c:	40002204 	andmi	r2, r0, r4, lsl #4
     520:	000000f8 	strdeq	r0, [r0], -r8
     524:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     528:	07840883 	streq	r0, [r4, r3, lsl #17]
     52c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     530:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     534:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     538:	0000040b 	andeq	r0, r0, fp, lsl #8
     53c:	00000028 	andeq	r0, r0, r8, lsr #32
     540:	0000026c 	andeq	r0, r0, ip, ror #4
     544:	400022fc 	strdmi	r2, [r0], -ip
     548:	00000844 	andeq	r0, r0, r4, asr #16
     54c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     550:	0a850b84 	beq	fe143368 <IRQ_STACK_BASE+0xba143368>
     554:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     558:	06890788 	streq	r0, [r9], r8, lsl #15
     55c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     560:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     564:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     568:	0000000c 	andeq	r0, r0, ip
     56c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     570:	7c020001 	stcvc	0, cr0, [r2], {1}
     574:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     578:	0000000c 	andeq	r0, r0, ip
     57c:	00000568 	andeq	r0, r0, r8, ror #10
     580:	40002b40 	andmi	r2, r0, r0, asr #22
     584:	00000018 	andeq	r0, r0, r8, lsl r0
     588:	0000000c 	andeq	r0, r0, ip
     58c:	00000568 	andeq	r0, r0, r8, ror #10
     590:	40002b58 	andmi	r2, r0, r8, asr fp
     594:	00000014 	andeq	r0, r0, r4, lsl r0
     598:	0000000c 	andeq	r0, r0, ip
     59c:	00000568 	andeq	r0, r0, r8, ror #10
     5a0:	40002b6c 	andmi	r2, r0, ip, ror #22
     5a4:	00000018 	andeq	r0, r0, r8, lsl r0
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	00000568 	andeq	r0, r0, r8, ror #10
     5b0:	40002b84 	andmi	r2, r0, r4, lsl #23
     5b4:	0000004c 	andeq	r0, r0, ip, asr #32
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	00000568 	andeq	r0, r0, r8, ror #10
     5c0:	40002bd0 	ldrdmi	r2, [r0], -r0
     5c4:	0000004c 	andeq	r0, r0, ip, asr #32
     5c8:	00000014 	andeq	r0, r0, r4, lsl r0
     5cc:	00000568 	andeq	r0, r0, r8, ror #10
     5d0:	40002c1c 	andmi	r2, r0, ip, lsl ip
     5d4:	00000084 	andeq	r0, r0, r4, lsl #1
     5d8:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     5dc:	00018502 	andeq	r8, r1, r2, lsl #10
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	00000568 	andeq	r0, r0, r8, ror #10
     5e8:	40002ca0 	andmi	r2, r0, r0, lsr #25
     5ec:	0000008c 	andeq	r0, r0, ip, lsl #1
     5f0:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     5f4:	00018502 	andeq	r8, r1, r2, lsl #10
     5f8:	0000000c 	andeq	r0, r0, ip
     5fc:	00000568 	andeq	r0, r0, r8, ror #10
     600:	40002d2c 	andmi	r2, r0, ip, lsr #26
     604:	00000048 	andeq	r0, r0, r8, asr #32
     608:	0000000c 	andeq	r0, r0, ip
     60c:	00000568 	andeq	r0, r0, r8, ror #10
     610:	40002d74 	andmi	r2, r0, r4, ror sp
     614:	0000001c 	andeq	r0, r0, ip, lsl r0
     618:	0000000c 	andeq	r0, r0, ip
     61c:	00000568 	andeq	r0, r0, r8, ror #10
     620:	40002d90 	mulmi	r0, r0, sp
     624:	00000018 	andeq	r0, r0, r8, lsl r0
     628:	0000000c 	andeq	r0, r0, ip
     62c:	00000568 	andeq	r0, r0, r8, ror #10
     630:	40002da8 	andmi	r2, r0, r8, lsr #27
     634:	00000018 	andeq	r0, r0, r8, lsl r0
     638:	0000000c 	andeq	r0, r0, ip
     63c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     640:	7c020001 	stcvc	0, cr0, [r2], {1}
     644:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     648:	00000028 	andeq	r0, r0, r8, lsr #32
     64c:	00000638 	andeq	r0, r0, r8, lsr r6
     650:	40002dc0 	andmi	r2, r0, r0, asr #27
     654:	000007c4 	andeq	r0, r0, r4, asr #15
     658:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     65c:	0a850b84 	beq	fe143474 <IRQ_STACK_BASE+0xba143474>
     660:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     664:	06890788 	streq	r0, [r9], r8, lsl #15
     668:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     66c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     670:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     674:	0000000c 	andeq	r0, r0, ip
     678:	00000638 	andeq	r0, r0, r8, lsr r6
     67c:	40003584 	andmi	r3, r0, r4, lsl #11
     680:	00000004 	andeq	r0, r0, r4
     684:	0000000c 	andeq	r0, r0, ip
     688:	00000638 	andeq	r0, r0, r8, lsr r6
     68c:	40003588 	andmi	r3, r0, r8, lsl #11
     690:	00000068 	andeq	r0, r0, r8, rrx
     694:	0000001c 	andeq	r0, r0, ip, lsl r0
     698:	00000638 	andeq	r0, r0, r8, lsr r6
     69c:	400035f0 	strdmi	r3, [r0], -r0
     6a0:	000001c8 	andeq	r0, r0, r8, asr #3
     6a4:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     6a8:	86058506 	strhi	r8, [r5], -r6, lsl #10
     6ac:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     6b0:	00018902 	andeq	r8, r1, r2, lsl #18
     6b4:	00000020 	andeq	r0, r0, r0, lsr #32
     6b8:	00000638 	andeq	r0, r0, r8, lsr r6
     6bc:	400037b8 			; <UNDEFINED> instruction: 0x400037b8
     6c0:	0000017c 	andeq	r0, r0, ip, ror r1
     6c4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6c8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6cc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6d0:	8a028903 	bhi	a2ae4 <IRQ_STACK_SIZE+0x9aae4>
     6d4:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	00000638 	andeq	r0, r0, r8, lsr r6
     6e0:	40003934 	andmi	r3, r0, r4, lsr r9
     6e4:	00000030 	andeq	r0, r0, r0, lsr r0
     6e8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     6ec:	00000001 	andeq	r0, r0, r1
     6f0:	0000000c 	andeq	r0, r0, ip
     6f4:	00000638 	andeq	r0, r0, r8, lsr r6
     6f8:	40003964 	andmi	r3, r0, r4, ror #18
     6fc:	00000028 	andeq	r0, r0, r8, lsr #32
     700:	0000000c 	andeq	r0, r0, ip
     704:	00000638 	andeq	r0, r0, r8, lsr r6
     708:	4000398c 	andmi	r3, r0, ip, lsl #19
     70c:	00000024 	andeq	r0, r0, r4, lsr #32
     710:	00000018 	andeq	r0, r0, r8, lsl r0
     714:	00000638 	andeq	r0, r0, r8, lsr r6
     718:	400039b0 			; <UNDEFINED> instruction: 0x400039b0
     71c:	00000088 	andeq	r0, r0, r8, lsl #1
     720:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     724:	86028503 	strhi	r8, [r2], -r3, lsl #10
     728:	00000001 	andeq	r0, r0, r1
     72c:	00000018 	andeq	r0, r0, r8, lsl r0
     730:	00000638 	andeq	r0, r0, r8, lsr r6
     734:	40003a38 	andmi	r3, r0, r8, lsr sl
     738:	00000088 	andeq	r0, r0, r8, lsl #1
     73c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     740:	86028503 	strhi	r8, [r2], -r3, lsl #10
     744:	00000001 	andeq	r0, r0, r1
     748:	0000000c 	andeq	r0, r0, ip
     74c:	00000638 	andeq	r0, r0, r8, lsr r6
     750:	40003ac0 	andmi	r3, r0, r0, asr #21
     754:	00000014 	andeq	r0, r0, r4, lsl r0
     758:	00000020 	andeq	r0, r0, r0, lsr #32
     75c:	00000638 	andeq	r0, r0, r8, lsr r6
     760:	40003ad4 	ldrdmi	r3, [r0], -r4
     764:	000000a4 	andeq	r0, r0, r4, lsr #1
     768:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     76c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     770:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     774:	8a028903 	bhi	a2b88 <IRQ_STACK_SIZE+0x9ab88>
     778:	300e4201 	andcc	r4, lr, r1, lsl #4
     77c:	00000020 	andeq	r0, r0, r0, lsr #32
     780:	00000638 	andeq	r0, r0, r8, lsr r6
     784:	40003b78 	andmi	r3, r0, r8, ror fp
     788:	0000008c 	andeq	r0, r0, ip, lsl #1
     78c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     790:	86068507 	strhi	r8, [r6], -r7, lsl #10
     794:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     798:	8a028903 	bhi	a2bac <IRQ_STACK_SIZE+0x9abac>
     79c:	280e4201 	stmdacs	lr, {r0, r9, lr}
     7a0:	0000000c 	andeq	r0, r0, ip
     7a4:	00000638 	andeq	r0, r0, r8, lsr r6
     7a8:	40003c04 	andmi	r3, r0, r4, lsl #24
     7ac:	00000028 	andeq	r0, r0, r8, lsr #32
     7b0:	0000000c 	andeq	r0, r0, ip
     7b4:	00000638 	andeq	r0, r0, r8, lsr r6
     7b8:	40003c2c 	andmi	r3, r0, ip, lsr #24
     7bc:	00000034 	andeq	r0, r0, r4, lsr r0
     7c0:	0000000c 	andeq	r0, r0, ip
     7c4:	00000638 	andeq	r0, r0, r8, lsr r6
     7c8:	40003c60 	andmi	r3, r0, r0, ror #24
     7cc:	0000001c 	andeq	r0, r0, ip, lsl r0
     7d0:	0000000c 	andeq	r0, r0, ip
     7d4:	00000638 	andeq	r0, r0, r8, lsr r6
     7d8:	40003c7c 	andmi	r3, r0, ip, ror ip
     7dc:	00000024 	andeq	r0, r0, r4, lsr #32
     7e0:	00000028 	andeq	r0, r0, r8, lsr #32
     7e4:	00000638 	andeq	r0, r0, r8, lsr r6
     7e8:	40003ca0 	andmi	r3, r0, r0, lsr #25
     7ec:	00000144 	andeq	r0, r0, r4, asr #2
     7f0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7f4:	0a850b84 	beq	fe14360c <IRQ_STACK_BASE+0xba14360c>
     7f8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7fc:	06890788 	streq	r0, [r9], r8, lsl #15
     800:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     804:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     808:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     80c:	00000020 	andeq	r0, r0, r0, lsr #32
     810:	00000638 	andeq	r0, r0, r8, lsr r6
     814:	40003de4 	andmi	r3, r0, r4, ror #27
     818:	000003c8 	andeq	r0, r0, r8, asr #7
     81c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     820:	86068507 	strhi	r8, [r6], -r7, lsl #10
     824:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     828:	8a028903 	bhi	a2c3c <IRQ_STACK_SIZE+0x9ac3c>
     82c:	780e4201 	stmdavc	lr, {r0, r9, lr}
     830:	00000020 	andeq	r0, r0, r0, lsr #32
     834:	00000638 	andeq	r0, r0, r8, lsr r6
     838:	400041ac 	andmi	r4, r0, ip, lsr #3
     83c:	00000174 	andeq	r0, r0, r4, ror r1
     840:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     844:	86068507 	strhi	r8, [r6], -r7, lsl #10
     848:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     84c:	8a028903 	bhi	a2c60 <IRQ_STACK_SIZE+0x9ac60>
     850:	680e4201 	stmdavs	lr, {r0, r9, lr}
     854:	00000028 	andeq	r0, r0, r8, lsr #32
     858:	00000638 	andeq	r0, r0, r8, lsr r6
     85c:	40004320 	andmi	r4, r0, r0, lsr #6
     860:	0000021c 	andeq	r0, r0, ip, lsl r2
     864:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     868:	0a850b84 	beq	fe143680 <IRQ_STACK_BASE+0xba143680>
     86c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     870:	06890788 	streq	r0, [r9], r8, lsl #15
     874:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     878:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     87c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     880:	0000001c 	andeq	r0, r0, ip, lsl r0
     884:	00000638 	andeq	r0, r0, r8, lsr r6
     888:	4000453c 	andmi	r4, r0, ip, lsr r5
     88c:	00000080 	andeq	r0, r0, r0, lsl #1
     890:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     894:	86048505 	strhi	r8, [r4], -r5, lsl #10
     898:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     89c:	00000001 	andeq	r0, r0, r1
     8a0:	00000014 	andeq	r0, r0, r4, lsl r0
     8a4:	00000638 	andeq	r0, r0, r8, lsr r6
     8a8:	400045bc 			; <UNDEFINED> instruction: 0x400045bc
     8ac:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     8b0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     8b4:	00000001 	andeq	r0, r0, r1
     8b8:	00000028 	andeq	r0, r0, r8, lsr #32
     8bc:	00000638 	andeq	r0, r0, r8, lsr r6
     8c0:	40004770 	andmi	r4, r0, r0, ror r7
     8c4:	00000238 	andeq	r0, r0, r8, lsr r2
     8c8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8cc:	0a850b84 	beq	fe1436e4 <IRQ_STACK_BASE+0xba1436e4>
     8d0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     8d4:	06890788 	streq	r0, [r9], r8, lsl #15
     8d8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     8dc:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     8e0:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     8e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8e8:	00000638 	andeq	r0, r0, r8, lsr r6
     8ec:	400049a8 	andmi	r4, r0, r8, lsr #19
     8f0:	0000004c 	andeq	r0, r0, ip, asr #32
     8f4:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     8f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8fc:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     900:	0000040b 	andeq	r0, r0, fp, lsl #8
     904:	0000000c 	andeq	r0, r0, ip
     908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     90c:	7c020001 	stcvc	0, cr0, [r2], {1}
     910:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     914:	0000000c 	andeq	r0, r0, ip
     918:	00000904 	andeq	r0, r0, r4, lsl #18
     91c:	400049f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     920:	00000014 	andeq	r0, r0, r4, lsl r0
     924:	0000000c 	andeq	r0, r0, ip
     928:	00000904 	andeq	r0, r0, r4, lsl #18
     92c:	40004a08 	andmi	r4, r0, r8, lsl #20
     930:	00000014 	andeq	r0, r0, r4, lsl r0
     934:	0000000c 	andeq	r0, r0, ip
     938:	00000904 	andeq	r0, r0, r4, lsl #18
     93c:	40004a1c 	andmi	r4, r0, ip, lsl sl
     940:	00000018 	andeq	r0, r0, r8, lsl r0
     944:	0000000c 	andeq	r0, r0, ip
     948:	00000904 	andeq	r0, r0, r4, lsl #18
     94c:	40004a34 	andmi	r4, r0, r4, lsr sl
     950:	0000001c 	andeq	r0, r0, ip, lsl r0
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000904 	andeq	r0, r0, r4, lsl #18
     95c:	40004a50 	andmi	r4, r0, r0, asr sl
     960:	00000030 	andeq	r0, r0, r0, lsr r0
     964:	00000020 	andeq	r0, r0, r0, lsr #32
     968:	00000904 	andeq	r0, r0, r4, lsl #18
     96c:	40004a80 	andmi	r4, r0, r0, lsl #21
     970:	000000a8 	andeq	r0, r0, r8, lsr #1
     974:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     978:	05840683 	streq	r0, [r4, #1667]	; 0x683
     97c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     980:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     984:	0000040b 	andeq	r0, r0, fp, lsl #8
     988:	0000000c 	andeq	r0, r0, ip
     98c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     990:	7c020001 	stcvc	0, cr0, [r2], {1}
     994:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000988 	andeq	r0, r0, r8, lsl #19
     9a0:	40004b28 	andmi	r4, r0, r8, lsr #22
     9a4:	00000024 	andeq	r0, r0, r4, lsr #32
     9a8:	0000000c 	andeq	r0, r0, ip
     9ac:	00000988 	andeq	r0, r0, r8, lsl #19
     9b0:	40004b4c 	andmi	r4, r0, ip, asr #22
     9b4:	0000001c 	andeq	r0, r0, ip, lsl r0
     9b8:	0000000c 	andeq	r0, r0, ip
     9bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9c0:	7c020001 	stcvc	0, cr0, [r2], {1}
     9c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9c8:	00000024 	andeq	r0, r0, r4, lsr #32
     9cc:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     9d0:	40004b68 	andmi	r4, r0, r8, ror #22
     9d4:	0000004c 	andeq	r0, r0, ip, asr #32
     9d8:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     9dc:	07840883 	streq	r0, [r4, r3, lsl #17]
     9e0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     9e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     9e8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     9ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     9f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9f4:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     9f8:	40004bb4 			; <UNDEFINED> instruction: 0x40004bb4
     9fc:	00000178 	andeq	r0, r0, r8, ror r1
     a00:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     a04:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a08:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     a0c:	0000040b 	andeq	r0, r0, fp, lsl #8
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a18:	7c020001 	stcvc	0, cr0, [r2], {1}
     a1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a20:	00000028 	andeq	r0, r0, r8, lsr #32
     a24:	00000a10 	andeq	r0, r0, r0, lsl sl
     a28:	40004d2c 	andmi	r4, r0, ip, lsr #26
     a2c:	00000318 	andeq	r0, r0, r8, lsl r3
     a30:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a34:	0a850b84 	beq	fe14384c <IRQ_STACK_BASE+0xba14384c>
     a38:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     a3c:	06890788 	streq	r0, [r9], r8, lsl #15
     a40:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     a44:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     a48:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a54:	7c020001 	stcvc	0, cr0, [r2], {1}
     a58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a5c:	00000020 	andeq	r0, r0, r0, lsr #32
     a60:	00000a4c 	andeq	r0, r0, ip, asr #20
     a64:	40005044 	andmi	r5, r0, r4, asr #32
     a68:	0000002c 	andeq	r0, r0, ip, lsr #32
     a6c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a70:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a74:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a78:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     a7c:	0000040b 	andeq	r0, r0, fp, lsl #8
     a80:	00000020 	andeq	r0, r0, r0, lsr #32
     a84:	00000a4c 	andeq	r0, r0, ip, asr #20
     a88:	40005070 	andmi	r5, r0, r0, ror r0
     a8c:	00000078 	andeq	r0, r0, r8, ror r0
     a90:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     a94:	05840683 	streq	r0, [r4, #1667]	; 0x683
     a98:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     a9c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     aa0:	0000040b 	andeq	r0, r0, fp, lsl #8
     aa4:	0000000c 	andeq	r0, r0, ip
     aa8:	00000a4c 	andeq	r0, r0, ip, asr #20
     aac:	400050e8 	andmi	r5, r0, r8, ror #1
     ab0:	00000014 	andeq	r0, r0, r4, lsl r0
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	00000a4c 	andeq	r0, r0, ip, asr #20
     abc:	400050fc 	strdmi	r5, [r0], -ip
     ac0:	00000014 	andeq	r0, r0, r4, lsl r0
     ac4:	0000000c 	andeq	r0, r0, ip
     ac8:	00000a4c 	andeq	r0, r0, ip, asr #20
     acc:	40005110 	andmi	r5, r0, r0, lsl r1
     ad0:	0000001c 	andeq	r0, r0, ip, lsl r0
     ad4:	0000000c 	andeq	r0, r0, ip
     ad8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     adc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ae0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ae4:	00000020 	andeq	r0, r0, r0, lsr #32
     ae8:	00000ad4 	ldrdeq	r0, [r0], -r4
     aec:	4000512c 	andmi	r5, r0, ip, lsr #2
     af0:	00000030 	andeq	r0, r0, r0, lsr r0
     af4:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     af8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     afc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b00:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     b04:	0000040b 	andeq	r0, r0, fp, lsl #8
     b08:	00000028 	andeq	r0, r0, r8, lsr #32
     b0c:	00000ad4 	ldrdeq	r0, [r0], -r4
     b10:	4000515c 	andmi	r5, r0, ip, asr r1
     b14:	0000008c 	andeq	r0, r0, ip, lsl #1
     b18:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b1c:	09840a83 	stmibeq	r4, {r0, r1, r7, r9, fp}
     b20:	07860885 	streq	r0, [r6, r5, lsl #17]
     b24:	05880687 	streq	r0, [r8, #1671]	; 0x687
     b28:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b2c:	0c4e028e 	sfmeq	f0, 2, [lr], {142}	; 0x8e
     b30:	0000040b 	andeq	r0, r0, fp, lsl #8
     b34:	00000020 	andeq	r0, r0, r0, lsr #32
     b38:	00000ad4 	ldrdeq	r0, [r0], -r4
     b3c:	400051e8 	andmi	r5, r0, r8, ror #3
     b40:	0000002c 	andeq	r0, r0, ip, lsr #32
     b44:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b48:	05840683 	streq	r0, [r4, #1667]	; 0x683
     b4c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b50:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     b54:	0000040b 	andeq	r0, r0, fp, lsl #8
     b58:	00000020 	andeq	r0, r0, r0, lsr #32
     b5c:	00000ad4 	ldrdeq	r0, [r0], -r4
     b60:	40005214 	andmi	r5, r0, r4, lsl r2
     b64:	0000002c 	andeq	r0, r0, ip, lsr #32
     b68:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b6c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     b70:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b74:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     b78:	0000040b 	andeq	r0, r0, fp, lsl #8
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b84:	7c020001 	stcvc	0, cr0, [r2], {1}
     b88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b7c 	andeq	r0, r0, ip, ror fp
     b94:	40005240 	andmi	r5, r0, r0, asr #4
     b98:	0000004c 	andeq	r0, r0, ip, asr #32
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b7c 	andeq	r0, r0, ip, ror fp
     ba4:	4000528c 	andmi	r5, r0, ip, lsl #5
     ba8:	00000008 	andeq	r0, r0, r8
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bb4:	40005294 	mulmi	r0, r4, r2
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bc4:	400052a0 	andmi	r5, r0, r0, lsr #5
     bc8:	00000010 	andeq	r0, r0, r0, lsl r0
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bd4:	400052b0 			; <UNDEFINED> instruction: 0x400052b0
     bd8:	0000000c 	andeq	r0, r0, ip
     bdc:	00000010 	andeq	r0, r0, r0, lsl r0
     be0:	00000b7c 	andeq	r0, r0, ip, ror fp
     be4:	400052bc 			; <UNDEFINED> instruction: 0x400052bc
     be8:	00000038 	andeq	r0, r0, r8, lsr r0
     bec:	00080e42 	andeq	r0, r8, r2, asr #28
     bf0:	0000000c 	andeq	r0, r0, ip
     bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bfc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c00:	00000014 	andeq	r0, r0, r4, lsl r0
     c04:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c08:	400052f4 	strdmi	r5, [r0], -r4
     c0c:	000000a8 	andeq	r0, r0, r8, lsr #1
     c10:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     c14:	00000001 	andeq	r0, r0, r1
     c18:	0000001c 	andeq	r0, r0, ip, lsl r0
     c1c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c20:	4000539c 	mulmi	r0, ip, r3
     c24:	00000310 	andeq	r0, r0, r0, lsl r3
     c28:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     c2c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     c30:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     c34:	00018902 	andeq	r8, r1, r2, lsl #18
     c38:	0000000c 	andeq	r0, r0, ip
     c3c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c40:	400056ac 	andmi	r5, r0, ip, lsr #13
     c44:	00000040 	andeq	r0, r0, r0, asr #32
     c48:	0000000c 	andeq	r0, r0, ip
     c4c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c50:	400056ec 	andmi	r5, r0, ip, ror #13
     c54:	00000044 	andeq	r0, r0, r4, asr #32
     c58:	0000000c 	andeq	r0, r0, ip
     c5c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c60:	40005730 	andmi	r5, r0, r0, lsr r7
     c64:	00000018 	andeq	r0, r0, r8, lsl r0
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c70:	40005748 	andmi	r5, r0, r8, asr #14
     c74:	00000060 	andeq	r0, r0, r0, rrx
     c78:	0000000c 	andeq	r0, r0, ip
     c7c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c80:	400057a8 	andmi	r5, r0, r8, lsr #15
     c84:	00000068 	andeq	r0, r0, r8, rrx
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c90:	40005810 	andmi	r5, r0, r0, lsl r8
     c94:	00000060 	andeq	r0, r0, r0, rrx
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ca0:	40005870 	andmi	r5, r0, r0, ror r8
     ca4:	000000bc 	strheq	r0, [r0], -ip
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cb0:	4000592c 	andmi	r5, r0, ip, lsr #18
     cb4:	00000068 	andeq	r0, r0, r8, rrx
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cc0:	40005994 	mulmi	r0, r4, r9
     cc4:	0000006c 	andeq	r0, r0, ip, rrx
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cd0:	40005a00 	andmi	r5, r0, r0, lsl #20
     cd4:	00000088 	andeq	r0, r0, r8, lsl #1
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ce0:	40005a88 	andmi	r5, r0, r8, lsl #21
     ce4:	000000c0 	andeq	r0, r0, r0, asr #1
     ce8:	00000024 	andeq	r0, r0, r4, lsr #32
     cec:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cf0:	40005b48 	andmi	r5, r0, r8, asr #22
     cf4:	000000e0 	andeq	r0, r0, r0, ror #1
     cf8:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     cfc:	07840883 	streq	r0, [r4, r3, lsl #17]
     d00:	05860685 	streq	r0, [r6, #1669]	; 0x685
     d04:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d08:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     d0c:	0000040b 	andeq	r0, r0, fp, lsl #8
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d18:	40005c28 	andmi	r5, r0, r8, lsr #24
     d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d28:	40005cb4 			; <UNDEFINED> instruction: 0x40005cb4
     d2c:	000000cc 	andeq	r0, r0, ip, asr #1
     d30:	00000018 	andeq	r0, r0, r8, lsl r0
     d34:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d38:	40005d80 	andmi	r5, r0, r0, lsl #27
     d3c:	00000110 	andeq	r0, r0, r0, lsl r1
     d40:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     d44:	86028503 	strhi	r8, [r2], -r3, lsl #10
     d48:	00000001 	andeq	r0, r0, r1
     d4c:	00000018 	andeq	r0, r0, r8, lsl r0
     d50:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d54:	40005e90 	mulmi	r0, r0, lr
     d58:	00000124 	andeq	r0, r0, r4, lsr #2
     d5c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     d60:	86028503 	strhi	r8, [r2], -r3, lsl #10
     d64:	00000001 	andeq	r0, r0, r1
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d70:	7c020001 	stcvc	0, cr0, [r2], {1}
     d74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	00000d68 	andeq	r0, r0, r8, ror #26
     d80:	40005fb4 			; <UNDEFINED> instruction: 0x40005fb4
     d84:	00000084 	andeq	r0, r0, r4, lsl #1
     d88:	0000001c 	andeq	r0, r0, ip, lsl r0
     d8c:	00000d68 	andeq	r0, r0, r8, ror #26
     d90:	40006038 	andmi	r6, r0, r8, lsr r0
     d94:	000000b8 	strheq	r0, [r0], -r8
     d98:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     d9c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     da0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     da4:	0000040b 	andeq	r0, r0, fp, lsl #8
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db0:	7c020001 	stcvc	0, cr0, [r2], {1}
     db4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     db8:	00000018 	andeq	r0, r0, r8, lsl r0
     dbc:	00000da8 	andeq	r0, r0, r8, lsr #27
     dc0:	400060f0 	strdmi	r6, [r0], -r0
     dc4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dc8:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     dcc:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     dd0:	0000100e 	andeq	r1, r0, lr
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000da8 	andeq	r0, r0, r8, lsr #27
     ddc:	400061c0 	andmi	r6, r0, r0, asr #3
     de0:	00000054 	andeq	r0, r0, r4, asr r0
     de4:	00000014 	andeq	r0, r0, r4, lsl r0
     de8:	00000da8 	andeq	r0, r0, r8, lsr #27
     dec:	40006214 	andmi	r6, r0, r4, lsl r2
     df0:	0000006c 	andeq	r0, r0, ip, rrx
     df4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     df8:	00000001 	andeq	r0, r0, r1
     dfc:	00000024 	andeq	r0, r0, r4, lsr #32
     e00:	00000da8 	andeq	r0, r0, r8, lsr #27
     e04:	40006280 	andmi	r6, r0, r0, lsl #5
     e08:	00000098 	muleq	r0, r8, r0
     e0c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     e10:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     e14:	01830282 	orreq	r0, r3, r2, lsl #5
     e18:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     e1c:	068e078d 	streq	r0, [lr], sp, lsl #15
     e20:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     e24:	0000000c 	andeq	r0, r0, ip
     e28:	00000da8 	andeq	r0, r0, r8, lsr #27
     e2c:	40006318 	andmi	r6, r0, r8, lsl r3
     e30:	00000028 	andeq	r0, r0, r8, lsr #32
     e34:	0000000c 	andeq	r0, r0, ip
     e38:	00000da8 	andeq	r0, r0, r8, lsr #27
     e3c:	40006340 	andmi	r6, r0, r0, asr #6
     e40:	0000001c 	andeq	r0, r0, ip, lsl r0
     e44:	00000024 	andeq	r0, r0, r4, lsr #32
     e48:	00000da8 	andeq	r0, r0, r8, lsr #27
     e4c:	4000635c 	andmi	r6, r0, ip, asr r3
     e50:	000000cc 	andeq	r0, r0, ip, asr #1
     e54:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     e58:	07850884 	streq	r0, [r5, r4, lsl #17]
     e5c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     e60:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     e64:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     e68:	0000040b 	andeq	r0, r0, fp, lsl #8
     e6c:	00000024 	andeq	r0, r0, r4, lsr #32
     e70:	00000da8 	andeq	r0, r0, r8, lsr #27
     e74:	40006428 	andmi	r6, r0, r8, lsr #8
     e78:	000000f8 	strdeq	r0, [r0], -r8
     e7c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     e80:	07850884 	streq	r0, [r5, r4, lsl #17]
     e84:	05870686 	streq	r0, [r7, #1670]	; 0x686
     e88:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     e8c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     e90:	0000040b 	andeq	r0, r0, fp, lsl #8
     e94:	00000024 	andeq	r0, r0, r4, lsr #32
     e98:	00000da8 	andeq	r0, r0, r8, lsr #27
     e9c:	40006520 	andmi	r6, r0, r0, lsr #10
     ea0:	000001fc 	strdeq	r0, [r0], -ip
     ea4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ea8:	07850884 	streq	r0, [r5, r4, lsl #17]
     eac:	05870686 	streq	r0, [r7, #1670]	; 0x686
     eb0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     eb4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     eb8:	0000040b 	andeq	r0, r0, fp, lsl #8
     ebc:	0000000c 	andeq	r0, r0, ip
     ec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ec4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ec8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ecc:	00000014 	andeq	r0, r0, r4, lsl r0
     ed0:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
     ed4:	40006d8c 	andmi	r6, r0, ip, lsl #27
     ed8:	00000018 	andeq	r0, r0, r8, lsl r0
     edc:	83080e42 	movwhi	r0, #36418	; 0x8e42
     ee0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
     eec:	40006da4 	andmi	r6, r0, r4, lsr #27
     ef0:	00000018 	andeq	r0, r0, r8, lsl r0
     ef4:	83080e42 	movwhi	r0, #36418	; 0x8e42
     ef8:	00018e02 	andeq	r8, r1, r2, lsl #28
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f04:	7c020001 	stcvc	0, cr0, [r2], {1}
     f08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f0c:	00000014 	andeq	r0, r0, r4, lsl r0
     f10:	00000efc 	strdeq	r0, [r0], -ip
     f14:	40006dbc 			; <UNDEFINED> instruction: 0x40006dbc
     f18:	00000020 	andeq	r0, r0, r0, lsr #32
     f1c:	83080e42 	movwhi	r0, #36418	; 0x8e42
     f20:	00018e02 	andeq	r8, r1, r2, lsl #28
     f24:	00000014 	andeq	r0, r0, r4, lsl r0
     f28:	00000efc 	strdeq	r0, [r0], -ip
     f2c:	40006ddc 	ldrdmi	r6, [r0], -ip
     f30:	00000020 	andeq	r0, r0, r0, lsr #32
     f34:	83080e42 	movwhi	r0, #36418	; 0x8e42
     f38:	00018e02 	andeq	r8, r1, r2, lsl #28
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f44:	7c020001 	stcvc	0, cr0, [r2], {1}
     f48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f4c:	00000024 	andeq	r0, r0, r4, lsr #32
     f50:	00000f3c 	andeq	r0, r0, ip, lsr pc
     f54:	40006dfc 	strdmi	r6, [r0], -ip
     f58:	0000072c 	andeq	r0, r0, ip, lsr #14
     f5c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f60:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f64:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f68:	8a048905 	bhi	123384 <IRQ_STACK_SIZE+0x11b384>
     f6c:	8e028b03 	vmlahi.f64	d8, d2, d3
     f70:	300e5801 	andcc	r5, lr, r1, lsl #16
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f84:	00000018 	andeq	r0, r0, r8, lsl r0
     f88:	00000f74 	andeq	r0, r0, r4, ror pc
     f8c:	40007528 	andmi	r7, r0, r8, lsr #10
     f90:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f94:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     f98:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f9c:	00018702 	andeq	r8, r1, r2, lsl #14
     fa0:	0000000c 	andeq	r0, r0, ip
     fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fa8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	00000fa0 	andeq	r0, r0, r0, lsr #31
     fb8:	40007618 	andmi	r7, r0, r8, lsl r6
     fbc:	00000004 	andeq	r0, r0, r4
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000fa0 	andeq	r0, r0, r0, lsr #31
     fc8:	4000761c 	andmi	r7, r0, ip, lsl r6
     fcc:	00000004 	andeq	r0, r0, r4
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fd8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fdc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fe0:	00000018 	andeq	r0, r0, r8, lsl r0
     fe4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fe8:	40007620 	andmi	r7, r0, r0, lsr #12
     fec:	00000044 	andeq	r0, r0, r4, asr #32
     ff0:	83100e42 	tsthi	r0, #1056	; 0x420
     ff4:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     ff8:	00018e02 	andeq	r8, r1, r2, lsl #28
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1004:	7c020001 	stcvc	0, cr0, [r2], {1}
    1008:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	00000ffc 	strdeq	r0, [r0], -ip
    1014:	40007664 	andmi	r7, r0, r4, ror #12
    1018:	00000060 	andeq	r0, r0, r0, rrx
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1024:	7c020001 	stcvc	0, cr0, [r2], {1}
    1028:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    102c:	00000024 	andeq	r0, r0, r4, lsr #32
    1030:	0000101c 	andeq	r1, r0, ip, lsl r0
    1034:	400076c4 	andmi	r7, r0, r4, asr #13
    1038:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    103c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1040:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1044:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1048:	8a048905 	bhi	123464 <IRQ_STACK_SIZE+0x11b464>
    104c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1050:	380e4401 	stmdacc	lr, {r0, sl, lr}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000101c 	andeq	r1, r0, ip, lsl r0
    105c:	40007894 	mulmi	r0, r4, r8
    1060:	00000028 	andeq	r0, r0, r8, lsr #32
    1064:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    1068:	00000001 	andeq	r0, r0, r1
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1074:	7c020001 	stcvc	0, cr0, [r2], {1}
    1078:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	0000106c 	andeq	r1, r0, ip, rrx
    1084:	400078bc 			; <UNDEFINED> instruction: 0x400078bc
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
    1090:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1094:	780e4201 	stmdavc	lr, {r0, r9, lr}
    1098:	00000014 	andeq	r0, r0, r4, lsl r0
    109c:	0000106c 	andeq	r1, r0, ip, rrx
    10a0:	4000790c 	andmi	r7, r0, ip, lsl #18
    10a4:	00000028 	andeq	r0, r0, r8, lsr #32
    10a8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
    10ac:	00000001 	andeq	r0, r0, r1
    10b0:	0000000c 	andeq	r0, r0, ip
    10b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    10bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10c0:	0000001c 	andeq	r0, r0, ip, lsl r0
    10c4:	000010b0 	strheq	r1, [r0], -r0
    10c8:	40007934 	andmi	r7, r0, r4, lsr r9
    10cc:	00000100 	andeq	r0, r0, r0, lsl #2
    10d0:	83180e42 	tsthi	r8, #1056	; 0x420
    10d4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    10d8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    10dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    10e0:	0000001c 	andeq	r0, r0, ip, lsl r0
    10e4:	000010b0 	strheq	r1, [r0], -r0
    10e8:	40007a34 	andmi	r7, r0, r4, lsr sl
    10ec:	0000026c 	andeq	r0, r0, ip, ror #4
    10f0:	83180e42 	tsthi	r8, #1056	; 0x420
    10f4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    10f8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    10fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1108:	7c020001 	stcvc	0, cr0, [r2], {1}
    110c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1110:	00000018 	andeq	r0, r0, r8, lsl r0
    1114:	00001100 	andeq	r1, r0, r0, lsl #2
    1118:	40007ca0 	andmi	r7, r0, r0, lsr #25
    111c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1120:	83100e42 	tsthi	r0, #1056	; 0x420
    1124:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1128:	00018e02 	andeq	r8, r1, r2, lsl #28
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	00001100 	andeq	r1, r0, r0, lsl #2
    1134:	40007ccc 	andmi	r7, r0, ip, asr #25
    1138:	00000108 	andeq	r0, r0, r8, lsl #2
    113c:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    1140:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1144:	00018e02 	andeq	r8, r1, r2, lsl #28
    1148:	0000000c 	andeq	r0, r0, ip
    114c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1150:	7c020001 	stcvc	0, cr0, [r2], {1}
    1154:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1158:	00000028 	andeq	r0, r0, r8, lsr #32
    115c:	00001148 	andeq	r1, r0, r8, asr #2
    1160:	40007dd4 	ldrdmi	r7, [r0], -r4
    1164:	00001f0c 	andeq	r1, r0, ip, lsl #30
    1168:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    116c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1170:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1174:	8a048905 	bhi	123590 <IRQ_STACK_SIZE+0x11b590>
    1178:	8e028b03 	vmlahi.f64	d8, d2, d3
    117c:	b00e4201 	andlt	r4, lr, r1, lsl #4
    1180:	00000002 	andeq	r0, r0, r2
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    118c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1190:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1194:	00000024 	andeq	r0, r0, r4, lsr #32
    1198:	00001184 	andeq	r1, r0, r4, lsl #3
    119c:	40009ce0 	andmi	r9, r0, r0, ror #25
    11a0:	000001e0 	andeq	r0, r0, r0, ror #3
    11a4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11a8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11ac:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11b0:	8a048905 	bhi	1235cc <IRQ_STACK_SIZE+0x11b5cc>
    11b4:	8e028b03 	vmlahi.f64	d8, d2, d3
    11b8:	300e4a01 	andcc	r4, lr, r1, lsl #20
    11bc:	00000028 	andeq	r0, r0, r8, lsr #32
    11c0:	00001184 	andeq	r1, r0, r4, lsl #3
    11c4:	40009ec0 	andmi	r9, r0, r0, asr #29
    11c8:	000016f4 	strdeq	r1, [r0], -r4
    11cc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11d0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11d4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11d8:	8a048905 	bhi	1235f4 <IRQ_STACK_SIZE+0x11b5f4>
    11dc:	8e028b03 	vmlahi.f64	d8, d2, d3
    11e0:	980e4401 	stmdals	lr, {r0, sl, lr}
    11e4:	00000001 	andeq	r0, r0, r1
    11e8:	0000000c 	andeq	r0, r0, ip
    11ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f8:	00000014 	andeq	r0, r0, r4, lsl r0
    11fc:	000011e8 	andeq	r1, r0, r8, ror #3
    1200:	4000b5b8 			; <UNDEFINED> instruction: 0x4000b5b8
    1204:	00000070 	andeq	r0, r0, r0, ror r0
    1208:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    120c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1210:	0000000c 	andeq	r0, r0, ip
    1214:	000011e8 	andeq	r1, r0, r8, ror #3
    1218:	4000b628 	andmi	fp, r0, r8, lsr #12
    121c:	0000000c 	andeq	r0, r0, ip
    1220:	0000000c 	andeq	r0, r0, ip
    1224:	000011e8 	andeq	r1, r0, r8, ror #3
    1228:	4000b634 	andmi	fp, r0, r4, lsr r6
    122c:	00000010 	andeq	r0, r0, r0, lsl r0
    1230:	0000000c 	andeq	r0, r0, ip
    1234:	000011e8 	andeq	r1, r0, r8, ror #3
    1238:	4000b644 	andmi	fp, r0, r4, asr #12
    123c:	0000000c 	andeq	r0, r0, ip
    1240:	0000000c 	andeq	r0, r0, ip
    1244:	000011e8 	andeq	r1, r0, r8, ror #3
    1248:	4000b650 	andmi	fp, r0, r0, asr r6
    124c:	00000008 	andeq	r0, r0, r8
    1250:	0000000c 	andeq	r0, r0, ip
    1254:	000011e8 	andeq	r1, r0, r8, ror #3
    1258:	4000b658 	andmi	fp, r0, r8, asr r6
    125c:	0000000c 	andeq	r0, r0, ip
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	000011e8 	andeq	r1, r0, r8, ror #3
    1268:	4000b664 	andmi	fp, r0, r4, ror #12
    126c:	00000018 	andeq	r0, r0, r8, lsl r0
    1270:	0000000c 	andeq	r0, r0, ip
    1274:	000011e8 	andeq	r1, r0, r8, ror #3
    1278:	4000b67c 	andmi	fp, r0, ip, ror r6
    127c:	0000000c 	andeq	r0, r0, ip
    1280:	0000000c 	andeq	r0, r0, ip
    1284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1288:	7c020001 	stcvc	0, cr0, [r2], {1}
    128c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1290:	00000018 	andeq	r0, r0, r8, lsl r0
    1294:	00001280 	andeq	r1, r0, r0, lsl #5
    1298:	4000b688 	andmi	fp, r0, r8, lsl #13
    129c:	00000114 	andeq	r0, r0, r4, lsl r1
    12a0:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    12a4:	86028503 	strhi	r8, [r2], -r3, lsl #10
    12a8:	00000001 	andeq	r0, r0, r1
    12ac:	0000000c 	andeq	r0, r0, ip
    12b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    12b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12bc:	00000018 	andeq	r0, r0, r8, lsl r0
    12c0:	000012ac 	andeq	r1, r0, ip, lsr #5
    12c4:	4000b79c 	mulmi	r0, ip, r7
    12c8:	0000008c 	andeq	r0, r0, ip, lsl #1
    12cc:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    12d0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000012ac 	andeq	r1, r0, ip, lsr #5
    12e0:	4000b828 	andmi	fp, r0, r8, lsr #16
    12e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    12e8:	00000020 	andeq	r0, r0, r0, lsr #32
    12ec:	000012ac 	andeq	r1, r0, ip, lsr #5
    12f0:	4000b844 	andmi	fp, r0, r4, asr #16
    12f4:	000000dc 	ldrdeq	r0, [r0], -ip
    12f8:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    12fc:	86068507 	strhi	r8, [r6], -r7, lsl #10
    1300:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    1304:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1308:	280e4401 	stmdacs	lr, {r0, sl, lr}
    130c:	00000020 	andeq	r0, r0, r0, lsr #32
    1310:	000012ac 	andeq	r1, r0, ip, lsr #5
    1314:	4000b920 	andmi	fp, r0, r0, lsr #18
    1318:	000000e8 	andeq	r0, r0, r8, ror #1
    131c:	83200e42 	teqhi	r0, #1056	; 0x420
    1320:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1324:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1328:	89038804 	stmdbhi	r3, {r2, fp, pc}
    132c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1330:	0000000c 	andeq	r0, r0, ip
    1334:	000012ac 	andeq	r1, r0, ip, lsr #5
    1338:	4000ba08 	andmi	fp, r0, r8, lsl #20
    133c:	0000005c 	andeq	r0, r0, ip, asr r0
    1340:	0000000c 	andeq	r0, r0, ip
    1344:	000012ac 	andeq	r1, r0, ip, lsr #5
    1348:	4000ba64 	andmi	fp, r0, r4, ror #20
    134c:	00000094 	muleq	r0, r4, r0
    1350:	00000014 	andeq	r0, r0, r4, lsl r0
    1354:	000012ac 	andeq	r1, r0, ip, lsr #5
    1358:	4000baf8 	strdmi	fp, [r0], -r8
    135c:	00000024 	andeq	r0, r0, r4, lsr #32
    1360:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1364:	00018e02 	andeq	r8, r1, r2, lsl #28
    1368:	00000024 	andeq	r0, r0, r4, lsr #32
    136c:	000012ac 	andeq	r1, r0, ip, lsr #5
    1370:	4000bb1c 	andmi	fp, r0, ip, lsl fp
    1374:	000001e8 	andeq	r0, r0, r8, ror #3
    1378:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    137c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1380:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1384:	8a048905 	bhi	1237a0 <IRQ_STACK_SIZE+0x11b7a0>
    1388:	8e028b03 	vmlahi.f64	d8, d2, d3
    138c:	380e4801 	stmdacc	lr, {r0, fp, lr}
    1390:	0000001c 	andeq	r0, r0, ip, lsl r0
    1394:	000012ac 	andeq	r1, r0, ip, lsr #5
    1398:	4000bd04 	andmi	fp, r0, r4, lsl #26
    139c:	00000104 	andeq	r0, r0, r4, lsl #2
    13a0:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    13a4:	86058506 	strhi	r8, [r5], -r6, lsl #10
    13a8:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    13ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    13b0:	00000020 	andeq	r0, r0, r0, lsr #32
    13b4:	000012ac 	andeq	r1, r0, ip, lsr #5
    13b8:	4000be08 	andmi	fp, r0, r8, lsl #28
    13bc:	0000010c 	andeq	r0, r0, ip, lsl #2
    13c0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13c4:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13c8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    13cc:	8a038904 	bhi	e37e4 <IRQ_STACK_SIZE+0xdb7e4>
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	000012ac 	andeq	r1, r0, ip, lsr #5
    13dc:	4000bf14 	andmi	fp, r0, r4, lsl pc
    13e0:	00000060 	andeq	r0, r0, r0, rrx
    13e4:	00000020 	andeq	r0, r0, r0, lsr #32
    13e8:	000012ac 	andeq	r1, r0, ip, lsr #5
    13ec:	4000bf74 	andmi	fp, r0, r4, ror pc
    13f0:	00000144 	andeq	r0, r0, r4, asr #2
    13f4:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13f8:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13fc:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1400:	8a038904 	bhi	e3818 <IRQ_STACK_SIZE+0xdb818>
    1404:	00018e02 	andeq	r8, r1, r2, lsl #28
    1408:	0000000c 	andeq	r0, r0, ip
    140c:	000012ac 	andeq	r1, r0, ip, lsr #5
    1410:	4000c0b8 	strhmi	ip, [r0], -r8
    1414:	00000064 	andeq	r0, r0, r4, rrx
    1418:	00000018 	andeq	r0, r0, r8, lsl r0
    141c:	000012ac 	andeq	r1, r0, ip, lsr #5
    1420:	4000c11c 	andmi	ip, r0, ip, lsl r1
    1424:	000000d4 	ldrdeq	r0, [r0], -r4
    1428:	83100e48 	tsthi	r0, #72, 28	; 0x480
    142c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1430:	00018e02 	andeq	r8, r1, r2, lsl #28
    1434:	00000020 	andeq	r0, r0, r0, lsr #32
    1438:	000012ac 	andeq	r1, r0, ip, lsr #5
    143c:	4000c1f0 	strdmi	ip, [r0], -r0
    1440:	0000010c 	andeq	r0, r0, ip, lsl #2
    1444:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1448:	86058506 	strhi	r8, [r5], -r6, lsl #10
    144c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1450:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    1454:	0000200e 	andeq	r2, r0, lr
    1458:	0000001c 	andeq	r0, r0, ip, lsl r0
    145c:	000012ac 	andeq	r1, r0, ip, lsr #5
    1460:	4000c2fc 	strdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    1464:	00000088 	andeq	r0, r0, r8, lsl #1
    1468:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    146c:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1470:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1474:	200e4201 	andcs	r4, lr, r1, lsl #4
    1478:	00000014 	andeq	r0, r0, r4, lsl r0
    147c:	000012ac 	andeq	r1, r0, ip, lsr #5
    1480:	4000c384 	andmi	ip, r0, r4, lsl #7
    1484:	00000058 	andeq	r0, r0, r8, asr r0
    1488:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    148c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1490:	00000014 	andeq	r0, r0, r4, lsl r0
    1494:	000012ac 	andeq	r1, r0, ip, lsr #5
    1498:	4000c3dc 	ldrdmi	ip, [r0], -ip	; <UNPREDICTABLE>
    149c:	00000070 	andeq	r0, r0, r0, ror r0
    14a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    14a4:	00018502 	andeq	r8, r1, r2, lsl #10
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000012ac 	andeq	r1, r0, ip, lsr #5
    14b0:	4000c44c 	andmi	ip, r0, ip, asr #8
    14b4:	0000007c 	andeq	r0, r0, ip, ror r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14c0:	7c020001 	stcvc	0, cr0, [r2], {1}
    14c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
    14d0:	4000c4c8 	andmi	ip, r0, r8, asr #9
    14d4:	0000006c 	andeq	r0, r0, ip, rrx
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    14e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14e8:	00000024 	andeq	r0, r0, r4, lsr #32
    14ec:	000014d8 	ldrdeq	r1, [r0], -r8
    14f0:	4000c764 	andmi	ip, r0, r4, ror #14
    14f4:	000001ac 	andeq	r0, r0, ip, lsr #3
    14f8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14fc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1500:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1504:	8a048905 	bhi	123920 <IRQ_STACK_SIZE+0x11b920>
    1508:	8e028b03 	vmlahi.f64	d8, d2, d3
    150c:	300e4601 	andcc	r4, lr, r1, lsl #12
    1510:	00000028 	andeq	r0, r0, r8, lsr #32
    1514:	000014d8 	ldrdeq	r1, [r0], -r8
    1518:	4000c910 	andmi	ip, r0, r0, lsl r9
    151c:	000010e0 	andeq	r1, r0, r0, ror #1
    1520:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1524:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1528:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    152c:	8a048905 	bhi	123948 <IRQ_STACK_SIZE+0x11b948>
    1530:	8e028b03 	vmlahi.f64	d8, d2, d3
    1534:	e80e4201 	stmda	lr, {r0, r9, lr}
    1538:	00000001 	andeq	r0, r0, r1
    153c:	0000000c 	andeq	r0, r0, ip
    1540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1544:	7c020001 	stcvc	0, cr0, [r2], {1}
    1548:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    154c:	00000014 	andeq	r0, r0, r4, lsl r0
    1550:	0000153c 	andeq	r1, r0, ip, lsr r5
    1554:	4000d9f0 	strdmi	sp, [r0], -r0
    1558:	0000009c 	muleq	r0, ip, r0
    155c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1560:	00018e02 	andeq	r8, r1, r2, lsl #28
    1564:	0000000c 	andeq	r0, r0, ip
    1568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    156c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1570:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1574:	00000018 	andeq	r0, r0, r8, lsl r0
    1578:	00001564 	andeq	r1, r0, r4, ror #10
    157c:	4000da8c 	andmi	sp, r0, ip, lsl #21
    1580:	00000134 	andeq	r0, r0, r4, lsr r1
    1584:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    1588:	86038504 	strhi	r8, [r3], -r4, lsl #10
    158c:	00018702 	andeq	r8, r1, r2, lsl #14
    1590:	0000000c 	andeq	r0, r0, ip
    1594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1598:	7c020001 	stcvc	0, cr0, [r2], {1}
    159c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15a0:	00000018 	andeq	r0, r0, r8, lsl r0
    15a4:	00001590 	muleq	r0, r0, r5
    15a8:	4000dbc0 	andmi	sp, r0, r0, asr #23
    15ac:	000000f4 	strdeq	r0, [r0], -r4
    15b0:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    15b4:	86028503 	strhi	r8, [r2], -r3, lsl #10
    15b8:	00000001 	andeq	r0, r0, r1
    15bc:	0000000c 	andeq	r0, r0, ip
    15c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    15c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15cc:	00000024 	andeq	r0, r0, r4, lsr #32
    15d0:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
    15d4:	4000dcb4 			; <UNDEFINED> instruction: 0x4000dcb4
    15d8:	0000056c 	andeq	r0, r0, ip, ror #10
    15dc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    15e0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    15e4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    15e8:	8a048905 	bhi	123a04 <IRQ_STACK_SIZE+0x11ba04>
    15ec:	8e028b03 	vmlahi.f64	d8, d2, d3
    15f0:	300e4401 	andcc	r4, lr, r1, lsl #8
    15f4:	0000000c 	andeq	r0, r0, ip
    15f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15fc:	7c010001 	stcvc	0, cr0, [r1], {1}
    1600:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1604:	0000000c 	andeq	r0, r0, ip
    1608:	000015f4 	strdeq	r1, [r0], -r4
    160c:	4000e220 	andmi	lr, r0, r0, lsr #4
    1610:	000000f4 	strdeq	r0, [r0], -r4
    1614:	0000000c 	andeq	r0, r0, ip
    1618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    161c:	7c010001 	stcvc	0, cr0, [r1], {1}
    1620:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1624:	00000014 	andeq	r0, r0, r4, lsl r0
    1628:	00001614 	andeq	r1, r0, r4, lsl r6
    162c:	4000ed90 	mulmi	r0, r0, sp
    1630:	0000003c 	andeq	r0, r0, ip, lsr r0
    1634:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1638:	00000010 	andeq	r0, r0, r0, lsl r0
    163c:	0000000c 	andeq	r0, r0, ip
    1640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1644:	7c020001 	stcvc	0, cr0, [r2], {1}
    1648:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    164c:	00000020 	andeq	r0, r0, r0, lsr #32
    1650:	0000163c 	andeq	r1, r0, ip, lsr r6
    1654:	4000edcc 	andmi	lr, r0, ip, asr #27
    1658:	00000044 	andeq	r0, r0, r4, asr #32
    165c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1660:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1664:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1668:	8a038904 	bhi	e3a80 <IRQ_STACK_SIZE+0xdba80>
    166c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1670:	00000020 	andeq	r0, r0, r0, lsr #32
    1674:	0000163c 	andeq	r1, r0, ip, lsr r6
    1678:	4000ee10 	andmi	lr, r0, r0, lsl lr
    167c:	00000040 	andeq	r0, r0, r0, asr #32
    1680:	83200e42 	teqhi	r0, #1056	; 0x420
    1684:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1688:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    168c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1690:	00018e02 	andeq	r8, r1, r2, lsl #28
    1694:	0000000c 	andeq	r0, r0, ip
    1698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    169c:	7c020001 	stcvc	0, cr0, [r2], {1}
    16a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16a4:	00000024 	andeq	r0, r0, r4, lsr #32
    16a8:	00001694 	muleq	r0, r4, r6
    16ac:	4000ee50 	andmi	lr, r0, r0, asr lr
    16b0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16b4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    16b8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    16bc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    16c0:	8a048905 	bhi	123adc <IRQ_STACK_SIZE+0x11badc>
    16c4:	8e028b03 	vmlahi.f64	d8, d2, d3
    16c8:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    16cc:	0000000c 	andeq	r0, r0, ip
    16d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16d4:	7c020001 	stcvc	0, cr0, [r2], {1}
    16d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16dc:	00000024 	andeq	r0, r0, r4, lsr #32
    16e0:	000016cc 	andeq	r1, r0, ip, asr #13
    16e4:	4000f320 	andmi	pc, r0, r0, lsr #6
    16e8:	00000470 	andeq	r0, r0, r0, ror r4
    16ec:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    16f0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    16f4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    16f8:	8a048905 	bhi	123b14 <IRQ_STACK_SIZE+0x11bb14>
    16fc:	8e028b03 	vmlahi.f64	d8, d2, d3
    1700:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	00000038 	andeq	r0, r0, r8, lsr r0
       c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
      18:	000001ec 	andeq	r0, r0, ip, ror #3
      1c:	000002e8 	andeq	r0, r0, r8, ror #5
      20:	000002ec 	andeq	r0, r0, ip, ror #5
      24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      28:	000002f4 	strdeq	r0, [r0], -r4
      2c:	000002f8 	strdeq	r0, [r0], -r8
	...
      38:	000002e8 	andeq	r0, r0, r8, ror #5
      3c:	000002ec 	andeq	r0, r0, ip, ror #5
      40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      44:	000002f4 	strdeq	r0, [r0], -r4
      48:	000002f8 	strdeq	r0, [r0], -r8
      4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
      58:	00000420 	andeq	r0, r0, r0, lsr #8
      5c:	00000424 	andeq	r0, r0, r4, lsr #8
      60:	00000428 	andeq	r0, r0, r8, lsr #8
      64:	0000042c 	andeq	r0, r0, ip, lsr #8
      68:	00000434 	andeq	r0, r0, r4, lsr r4
      6c:	00000438 	andeq	r0, r0, r8, lsr r4
      70:	000005a4 	andeq	r0, r0, r4, lsr #11
      74:	000005a8 	andeq	r0, r0, r8, lsr #11
      78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
      7c:	000005c0 	andeq	r0, r0, r0, asr #11
      80:	000005c4 	andeq	r0, r0, r4, asr #11
      84:	000005c8 	andeq	r0, r0, r8, asr #11
      88:	000005cc 	andeq	r0, r0, ip, asr #11
      8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      90:	000005e8 	andeq	r0, r0, r8, ror #11
      94:	000005f8 	strdeq	r0, [r0], -r8
      98:	000005fc 	strdeq	r0, [r0], -ip
      9c:	00000600 	andeq	r0, r0, r0, lsl #12
      a0:	00000618 	andeq	r0, r0, r8, lsl r6
      a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
      b0:	00000424 	andeq	r0, r0, r4, lsr #8
      b4:	00000428 	andeq	r0, r0, r8, lsr #8
      b8:	0000042c 	andeq	r0, r0, ip, lsr #8
      bc:	00000434 	andeq	r0, r0, r4, lsr r4
      c0:	00000438 	andeq	r0, r0, r8, lsr r4
      c4:	00000444 	andeq	r0, r0, r4, asr #8
      c8:	00000464 	andeq	r0, r0, r4, ror #8
      cc:	0000046c 	andeq	r0, r0, ip, ror #8
      d0:	0000047c 	andeq	r0, r0, ip, ror r4
      d4:	00000480 	andeq	r0, r0, r0, lsl #9
      d8:	00000484 	andeq	r0, r0, r4, lsl #9
      dc:	00000488 	andeq	r0, r0, r8, lsl #9
      e0:	000004a0 	andeq	r0, r0, r0, lsr #9
      e4:	000004ac 	andeq	r0, r0, ip, lsr #9
      e8:	000004e4 	andeq	r0, r0, r4, ror #9
      ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
      f8:	00000444 	andeq	r0, r0, r4, asr #8
      fc:	00000454 	andeq	r0, r0, r4, asr r4
     100:	0000046c 	andeq	r0, r0, ip, ror #8
     104:	00000470 	andeq	r0, r0, r0, ror r4
     108:	00000478 	andeq	r0, r0, r8, ror r4
     10c:	0000047c 	andeq	r0, r0, ip, ror r4
     110:	00000488 	andeq	r0, r0, r8, lsl #9
     114:	00000490 	muleq	r0, r0, r4
     118:	000004ac 	andeq	r0, r0, ip, lsr #9
     11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     128:	000004e8 	andeq	r0, r0, r8, ror #9
     12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
     138:	00000454 	andeq	r0, r0, r4, asr r4
     13c:	00000464 	andeq	r0, r0, r4, ror #8
     140:	00000470 	andeq	r0, r0, r0, ror r4
     144:	00000474 	andeq	r0, r0, r4, ror r4
     148:	00000480 	andeq	r0, r0, r0, lsl #9
     14c:	00000484 	andeq	r0, r0, r4, lsl #9
     150:	00000490 	muleq	r0, r0, r4
     154:	00000494 	muleq	r0, r4, r4
     158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     164:	000004c4 	andeq	r0, r0, r4, asr #9
     168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     16c:	000004f4 	strdeq	r0, [r0], -r4
     170:	000004f8 	strdeq	r0, [r0], -r8
     174:	000004fc 	strdeq	r0, [r0], -ip
	...
     180:	00000474 	andeq	r0, r0, r4, ror r4
     184:	00000478 	andeq	r0, r0, r8, ror r4
     188:	00000494 	muleq	r0, r4, r4
     18c:	00000498 	muleq	r0, r8, r4
     190:	000004c4 	andeq	r0, r0, r4, asr #9
     194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     198:	000004ec 	andeq	r0, r0, ip, ror #9
     19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1a0:	00000514 	andeq	r0, r0, r4, lsl r5
     1a4:	00000520 	andeq	r0, r0, r0, lsr #10
     1a8:	00000540 	andeq	r0, r0, r0, asr #10
     1ac:	00000544 	andeq	r0, r0, r4, asr #10
     1b0:	00000548 	andeq	r0, r0, r8, asr #10
     1b4:	0000054c 	andeq	r0, r0, ip, asr #10
     1b8:	00000550 	andeq	r0, r0, r0, asr r5
     1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
     1c8:	00000498 	muleq	r0, r8, r4
     1cc:	0000049c 	muleq	r0, ip, r4
     1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1d4:	000004d8 	ldrdeq	r0, [r0], -r8
     1d8:	000004f4 	strdeq	r0, [r0], -r4
     1dc:	000004f8 	strdeq	r0, [r0], -r8
     1e0:	000004fc 	strdeq	r0, [r0], -ip
     1e4:	00000500 	andeq	r0, r0, r0, lsl #10
     1e8:	00000510 	andeq	r0, r0, r0, lsl r5
     1ec:	00000514 	andeq	r0, r0, r4, lsl r5
     1f0:	00000520 	andeq	r0, r0, r0, lsr #10
     1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
     1f8:	00000558 	andeq	r0, r0, r8, asr r5
     1fc:	0000055c 	andeq	r0, r0, ip, asr r5
     200:	00000560 	andeq	r0, r0, r0, ror #10
     204:	00000564 	andeq	r0, r0, r4, ror #10
     208:	00000570 	andeq	r0, r0, r0, ror r5
     20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
     218:	0000049c 	muleq	r0, ip, r4
     21c:	000004a0 	andeq	r0, r0, r0, lsr #9
     220:	000004d8 	ldrdeq	r0, [r0], -r8
     224:	000004dc 	ldrdeq	r0, [r0], -ip
     228:	000004e0 	andeq	r0, r0, r0, ror #9
     22c:	000004e4 	andeq	r0, r0, r4, ror #9
     230:	00000500 	andeq	r0, r0, r0, lsl #10
     234:	0000050c 	andeq	r0, r0, ip, lsl #10
     238:	0000052c 	andeq	r0, r0, ip, lsr #10
     23c:	00000538 	andeq	r0, r0, r8, lsr r5
     240:	00000578 	andeq	r0, r0, r8, ror r5
     244:	0000057c 	andeq	r0, r0, ip, ror r5
     248:	00000580 	andeq	r0, r0, r0, lsl #11
     24c:	00000584 	andeq	r0, r0, r4, lsl #11
     250:	00000588 	andeq	r0, r0, r8, lsl #11
     254:	0000058c 	andeq	r0, r0, ip, lsl #11
     258:	00000590 	muleq	r0, r0, r5
     25c:	00000594 	muleq	r0, r4, r5
     260:	000005c0 	andeq	r0, r0, r0, asr #11
     264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
     270:	000004dc 	ldrdeq	r0, [r0], -ip
     274:	000004e0 	andeq	r0, r0, r0, ror #9
     278:	00000544 	andeq	r0, r0, r4, asr #10
     27c:	00000548 	andeq	r0, r0, r8, asr #10
     280:	0000054c 	andeq	r0, r0, ip, asr #10
     284:	00000550 	andeq	r0, r0, r0, asr r5
     288:	00000554 	andeq	r0, r0, r4, asr r5
     28c:	00000558 	andeq	r0, r0, r8, asr r5
     290:	00000564 	andeq	r0, r0, r4, ror #10
     294:	00000568 	andeq	r0, r0, r8, ror #10
     298:	0000056c 	andeq	r0, r0, ip, ror #10
     29c:	00000570 	andeq	r0, r0, r0, ror r5
     2a0:	00000574 	andeq	r0, r0, r4, ror r5
     2a4:	00000578 	andeq	r0, r0, r8, ror r5
     2a8:	0000057c 	andeq	r0, r0, ip, ror r5
     2ac:	00000580 	andeq	r0, r0, r0, lsl #11
     2b0:	00000598 	muleq	r0, r8, r5
     2b4:	0000059c 	muleq	r0, ip, r5
     2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
     2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
     2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
     2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
     2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
     2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
     2dc:	00000510 	andeq	r0, r0, r0, lsl r5
     2e0:	00000538 	andeq	r0, r0, r8, lsr r5
     2e4:	00000540 	andeq	r0, r0, r0, asr #10
     2e8:	0000055c 	andeq	r0, r0, ip, asr r5
     2ec:	00000560 	andeq	r0, r0, r0, ror #10
     2f0:	00000568 	andeq	r0, r0, r8, ror #10
     2f4:	0000056c 	andeq	r0, r0, ip, ror #10
     2f8:	00000584 	andeq	r0, r0, r4, lsl #11
     2fc:	00000588 	andeq	r0, r0, r8, lsl #11
     300:	0000058c 	andeq	r0, r0, ip, lsl #11
     304:	00000590 	muleq	r0, r0, r5
     308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     310:	000005c8 	andeq	r0, r0, r8, asr #11
     314:	000005cc 	andeq	r0, r0, ip, asr #11
     318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     31c:	000005d8 	ldrdeq	r0, [r0], -r8
     320:	000005f8 	strdeq	r0, [r0], -r8
     324:	000005fc 	strdeq	r0, [r0], -ip
     328:	00000600 	andeq	r0, r0, r0, lsl #12
     32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
     338:	00000594 	muleq	r0, r4, r5
     33c:	00000598 	muleq	r0, r8, r5
     340:	0000059c 	muleq	r0, ip, r5
     344:	000005a0 	andeq	r0, r0, r0, lsr #11
     348:	000005ac 	andeq	r0, r0, ip, lsr #11
     34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     358:	000005d8 	ldrdeq	r0, [r0], -r8
     35c:	000005e8 	andeq	r0, r0, r8, ror #11
     360:	00000608 	andeq	r0, r0, r8, lsl #12
     364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
     370:	000008d4 	ldrdeq	r0, [r0], -r4
     374:	00000908 	andeq	r0, r0, r8, lsl #18
     378:	0000092c 	andeq	r0, r0, ip, lsr #18
     37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
     388:	0000095c 	andeq	r0, r0, ip, asr r9
     38c:	00000990 	muleq	r0, r0, r9
     390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
     3a0:	000009e4 	andeq	r0, r0, r4, ror #19
     3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
     3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
     3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
     3b8:	000011b4 			; <UNDEFINED> instruction: 0x000011b4
     3bc:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3c0:	000011d8 	ldrdeq	r1, [r0], -r8
     3c4:	000019dc 	ldrdeq	r1, [r0], -ip
	...
     3d0:	000011b4 			; <UNDEFINED> instruction: 0x000011b4
     3d4:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
     3d8:	000011d8 	ldrdeq	r1, [r0], -r8
     3dc:	000012a0 	andeq	r1, r0, r0, lsr #5
	...
     3e8:	0000138c 	andeq	r1, r0, ip, lsl #7
     3ec:	00001488 	andeq	r1, r0, r8, lsl #9
     3f0:	0000148c 	andeq	r1, r0, ip, lsl #9
     3f4:	00001490 	muleq	r0, r0, r4
     3f8:	00001494 	muleq	r0, r4, r4
     3fc:	00001498 	muleq	r0, r8, r4
	...
     408:	00001488 	andeq	r1, r0, r8, lsl #9
     40c:	0000148c 	andeq	r1, r0, ip, lsl #9
     410:	00001490 	muleq	r0, r0, r4
     414:	00001494 	muleq	r0, r4, r4
     418:	00001498 	muleq	r0, r8, r4
     41c:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
	...
     428:	000015c0 	andeq	r1, r0, r0, asr #11
     42c:	000015c4 	andeq	r1, r0, r4, asr #11
     430:	000015c8 	andeq	r1, r0, r8, asr #11
     434:	000015cc 	andeq	r1, r0, ip, asr #11
     438:	000015d4 	ldrdeq	r1, [r0], -r4
     43c:	000015d8 	ldrdeq	r1, [r0], -r8
     440:	00001754 	andeq	r1, r0, r4, asr r7
     444:	00001758 	andeq	r1, r0, r8, asr r7
     448:	0000175c 	andeq	r1, r0, ip, asr r7
     44c:	00001760 	andeq	r1, r0, r0, ror #14
     450:	00001764 	andeq	r1, r0, r4, ror #14
     454:	00001768 	andeq	r1, r0, r8, ror #14
     458:	0000176c 	andeq	r1, r0, ip, ror #14
     45c:	00001770 	andeq	r1, r0, r0, ror r7
     460:	0000178c 	andeq	r1, r0, ip, lsl #15
     464:	0000179c 	muleq	r0, ip, r7
     468:	000017a4 	andeq	r1, r0, r4, lsr #15
     46c:	000017a8 	andeq	r1, r0, r8, lsr #15
     470:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
     474:	000017cc 	andeq	r1, r0, ip, asr #15
	...
     480:	000015c4 	andeq	r1, r0, r4, asr #11
     484:	000015c8 	andeq	r1, r0, r8, asr #11
     488:	000015cc 	andeq	r1, r0, ip, asr #11
     48c:	000015d4 	ldrdeq	r1, [r0], -r4
     490:	000015d8 	ldrdeq	r1, [r0], -r8
     494:	000015e4 	andeq	r1, r0, r4, ror #11
     498:	00001604 	andeq	r1, r0, r4, lsl #12
     49c:	0000160c 	andeq	r1, r0, ip, lsl #12
     4a0:	00001634 	andeq	r1, r0, r4, lsr r6
     4a4:	00001638 	andeq	r1, r0, r8, lsr r6
     4a8:	0000163c 	andeq	r1, r0, ip, lsr r6
     4ac:	00001644 	andeq	r1, r0, r4, asr #12
     4b0:	00001668 	andeq	r1, r0, r8, ror #12
     4b4:	0000166c 	andeq	r1, r0, ip, ror #12
     4b8:	00001670 	andeq	r1, r0, r0, ror r6
     4bc:	00001674 	andeq	r1, r0, r4, ror r6
     4c0:	00001678 	andeq	r1, r0, r8, ror r6
     4c4:	0000167c 	andeq	r1, r0, ip, ror r6
	...
     4d0:	000015e4 	andeq	r1, r0, r4, ror #11
     4d4:	000015f4 	strdeq	r1, [r0], -r4
     4d8:	0000160c 	andeq	r1, r0, ip, lsl #12
     4dc:	00001610 	andeq	r1, r0, r0, lsl r6
     4e0:	00001618 	andeq	r1, r0, r8, lsl r6
     4e4:	00001620 	andeq	r1, r0, r0, lsr #12
     4e8:	00001630 	andeq	r1, r0, r0, lsr r6
     4ec:	00001634 	andeq	r1, r0, r4, lsr r6
     4f0:	00001644 	andeq	r1, r0, r4, asr #12
     4f4:	0000164c 	andeq	r1, r0, ip, asr #12
     4f8:	00001680 	andeq	r1, r0, r0, lsl #13
     4fc:	00001684 	andeq	r1, r0, r4, lsl #13
     500:	00001688 	andeq	r1, r0, r8, lsl #13
     504:	0000168c 	andeq	r1, r0, ip, lsl #13
	...
     510:	000015f4 	strdeq	r1, [r0], -r4
     514:	00001604 	andeq	r1, r0, r4, lsl #12
     518:	00001610 	andeq	r1, r0, r0, lsl r6
     51c:	00001614 	andeq	r1, r0, r4, lsl r6
     520:	00001620 	andeq	r1, r0, r0, lsr #12
     524:	00001624 	andeq	r1, r0, r4, lsr #12
     528:	0000164c 	andeq	r1, r0, ip, asr #12
     52c:	00001658 	andeq	r1, r0, r8, asr r6
     530:	00001690 	muleq	r0, r0, r6
     534:	00001694 	muleq	r0, r4, r6
     538:	00001698 	muleq	r0, r8, r6
     53c:	0000169c 	muleq	r0, ip, r6
     540:	000016a0 	andeq	r1, r0, r0, lsr #13
     544:	000016a4 	andeq	r1, r0, r4, lsr #13
	...
     550:	00001614 	andeq	r1, r0, r4, lsl r6
     554:	00001618 	andeq	r1, r0, r8, lsl r6
     558:	00001624 	andeq	r1, r0, r4, lsr #12
     55c:	00001628 	andeq	r1, r0, r8, lsr #12
     560:	00001638 	andeq	r1, r0, r8, lsr r6
     564:	0000163c 	andeq	r1, r0, ip, lsr r6
     568:	0000166c 	andeq	r1, r0, ip, ror #12
     56c:	00001670 	andeq	r1, r0, r0, ror r6
     570:	00001674 	andeq	r1, r0, r4, ror r6
     574:	00001678 	andeq	r1, r0, r8, ror r6
     578:	0000167c 	andeq	r1, r0, ip, ror r6
     57c:	00001680 	andeq	r1, r0, r0, lsl #13
     580:	000016ac 	andeq	r1, r0, ip, lsr #13
     584:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     588:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
     58c:	000016c4 	andeq	r1, r0, r4, asr #13
     590:	000016e0 	andeq	r1, r0, r0, ror #13
     594:	000016e4 	andeq	r1, r0, r4, ror #13
     598:	000016e8 	andeq	r1, r0, r8, ror #13
     59c:	000016ec 	andeq	r1, r0, ip, ror #13
     5a0:	000016f0 	strdeq	r1, [r0], -r0
     5a4:	000016f4 	strdeq	r1, [r0], -r4
	...
     5b0:	00001628 	andeq	r1, r0, r8, lsr #12
     5b4:	0000162c 	andeq	r1, r0, ip, lsr #12
     5b8:	00001658 	andeq	r1, r0, r8, asr r6
     5bc:	0000165c 	andeq	r1, r0, ip, asr r6
     5c0:	00001660 	andeq	r1, r0, r0, ror #12
     5c4:	00001664 	andeq	r1, r0, r4, ror #12
     5c8:	00001684 	andeq	r1, r0, r4, lsl #13
     5cc:	00001688 	andeq	r1, r0, r8, lsl #13
     5d0:	0000168c 	andeq	r1, r0, ip, lsl #13
     5d4:	00001690 	muleq	r0, r0, r6
     5d8:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
     5dc:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     5e0:	000016c4 	andeq	r1, r0, r4, asr #13
     5e4:	000016d0 	ldrdeq	r1, [r0], -r0
     5e8:	000016f8 	strdeq	r1, [r0], -r8
     5ec:	000016fc 	strdeq	r1, [r0], -ip
     5f0:	00001700 	andeq	r1, r0, r0, lsl #14
     5f4:	00001704 	andeq	r1, r0, r4, lsl #14
     5f8:	00001710 	andeq	r1, r0, r0, lsl r7
     5fc:	00001714 	andeq	r1, r0, r4, lsl r7
	...
     608:	0000162c 	andeq	r1, r0, ip, lsr #12
     60c:	00001630 	andeq	r1, r0, r0, lsr r6
     610:	00001664 	andeq	r1, r0, r4, ror #12
     614:	00001668 	andeq	r1, r0, r8, ror #12
     618:	00001694 	muleq	r0, r4, r6
     61c:	00001698 	muleq	r0, r8, r6
     620:	0000169c 	muleq	r0, ip, r6
     624:	000016a0 	andeq	r1, r0, r0, lsr #13
     628:	000016a4 	andeq	r1, r0, r4, lsr #13
     62c:	000016ac 	andeq	r1, r0, ip, lsr #13
     630:	000016d0 	ldrdeq	r1, [r0], -r0
     634:	000016dc 	ldrdeq	r1, [r0], -ip
     638:	00001718 	andeq	r1, r0, r8, lsl r7
     63c:	0000171c 	andeq	r1, r0, ip, lsl r7
     640:	00001720 	andeq	r1, r0, r0, lsr #14
     644:	00001724 	andeq	r1, r0, r4, lsr #14
     648:	00001728 	andeq	r1, r0, r8, lsr #14
     64c:	0000172c 	andeq	r1, r0, ip, lsr #14
     650:	00001730 	andeq	r1, r0, r0, lsr r7
     654:	00001734 	andeq	r1, r0, r4, lsr r7
     658:	00001748 	andeq	r1, r0, r8, asr #14
     65c:	0000174c 	andeq	r1, r0, ip, asr #14
	...
     668:	0000165c 	andeq	r1, r0, ip, asr r6
     66c:	00001660 	andeq	r1, r0, r0, ror #12
     670:	000016e4 	andeq	r1, r0, r4, ror #13
     674:	000016e8 	andeq	r1, r0, r8, ror #13
     678:	000016ec 	andeq	r1, r0, ip, ror #13
     67c:	000016f0 	strdeq	r1, [r0], -r0
     680:	000016f4 	strdeq	r1, [r0], -r4
     684:	000016f8 	strdeq	r1, [r0], -r8
     688:	00001704 	andeq	r1, r0, r4, lsl #14
     68c:	00001708 	andeq	r1, r0, r8, lsl #14
     690:	0000170c 	andeq	r1, r0, ip, lsl #14
     694:	00001710 	andeq	r1, r0, r0, lsl r7
     698:	00001714 	andeq	r1, r0, r4, lsl r7
     69c:	00001718 	andeq	r1, r0, r8, lsl r7
     6a0:	0000171c 	andeq	r1, r0, ip, lsl r7
     6a4:	00001720 	andeq	r1, r0, r0, lsr #14
     6a8:	00001740 	andeq	r1, r0, r0, asr #14
     6ac:	00001744 	andeq	r1, r0, r4, asr #14
     6b0:	00001750 	andeq	r1, r0, r0, asr r7
     6b4:	00001754 	andeq	r1, r0, r4, asr r7
     6b8:	00001758 	andeq	r1, r0, r8, asr r7
     6bc:	0000175c 	andeq	r1, r0, ip, asr r7
     6c0:	00001760 	andeq	r1, r0, r0, ror #14
     6c4:	00001764 	andeq	r1, r0, r4, ror #14
	...
     6d0:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
     6d4:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
     6d8:	000016dc 	ldrdeq	r1, [r0], -ip
     6dc:	000016e0 	andeq	r1, r0, r0, ror #13
     6e0:	000016fc 	strdeq	r1, [r0], -ip
     6e4:	00001700 	andeq	r1, r0, r0, lsl #14
     6e8:	00001708 	andeq	r1, r0, r8, lsl #14
     6ec:	0000170c 	andeq	r1, r0, ip, lsl #14
     6f0:	00001724 	andeq	r1, r0, r4, lsr #14
     6f4:	00001728 	andeq	r1, r0, r8, lsr #14
     6f8:	0000172c 	andeq	r1, r0, ip, lsr #14
     6fc:	00001730 	andeq	r1, r0, r0, lsr r7
     700:	00001734 	andeq	r1, r0, r4, lsr r7
     704:	00001738 	andeq	r1, r0, r8, lsr r7
     708:	00001768 	andeq	r1, r0, r8, ror #14
     70c:	0000176c 	andeq	r1, r0, ip, ror #14
     710:	00001770 	andeq	r1, r0, r0, ror r7
     714:	0000177c 	andeq	r1, r0, ip, ror r7
     718:	0000179c 	muleq	r0, ip, r7
     71c:	000017a4 	andeq	r1, r0, r4, lsr #15
	...
     728:	00001738 	andeq	r1, r0, r8, lsr r7
     72c:	00001740 	andeq	r1, r0, r0, asr #14
     730:	00001744 	andeq	r1, r0, r4, asr #14
     734:	00001748 	andeq	r1, r0, r8, asr #14
     738:	0000174c 	andeq	r1, r0, ip, asr #14
     73c:	00001750 	andeq	r1, r0, r0, asr r7
     740:	0000177c 	andeq	r1, r0, ip, ror r7
     744:	0000178c 	andeq	r1, r0, ip, lsl #15
     748:	000017a8 	andeq	r1, r0, r8, lsr #15
     74c:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
	...
     758:	00001bdc 	ldrdeq	r1, [r0], -ip
     75c:	00001be0 	andeq	r1, r0, r0, ror #23
     760:	00001c00 	andeq	r1, r0, r0, lsl #24
     764:	00001cc8 	andeq	r1, r0, r8, asr #25
	...
     770:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
     774:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     778:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     77c:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     780:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     784:	00001ec0 	andeq	r1, r0, r0, asr #29
	...
     790:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
     794:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
     798:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
     79c:	00001ebc 			; <UNDEFINED> instruction: 0x00001ebc
     7a0:	00001ec0 	andeq	r1, r0, r0, asr #29
     7a4:	00001ee0 	andeq	r1, r0, r0, ror #29
	...
     7b0:	00001fe8 	andeq	r1, r0, r8, ror #31
     7b4:	00001fec 	andeq	r1, r0, ip, ror #31
     7b8:	00001ff0 	strdeq	r1, [r0], -r0
     7bc:	00001ff4 	strdeq	r1, [r0], -r4
     7c0:	00001ffc 	strdeq	r1, [r0], -ip
     7c4:	00002000 	andeq	r2, r0, r0
     7c8:	0000216c 	andeq	r2, r0, ip, ror #2
     7cc:	00002170 	andeq	r2, r0, r0, ror r1
     7d0:	00002184 	andeq	r2, r0, r4, lsl #3
     7d4:	00002188 	andeq	r2, r0, r8, lsl #3
     7d8:	0000218c 	andeq	r2, r0, ip, lsl #3
     7dc:	00002190 	muleq	r0, r0, r1
     7e0:	00002194 	muleq	r0, r4, r1
     7e4:	00002198 	muleq	r0, r8, r1
     7e8:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     7ec:	000021c0 	andeq	r2, r0, r0, asr #3
     7f0:	000021c4 	andeq	r2, r0, r4, asr #3
     7f4:	000021c8 	andeq	r2, r0, r8, asr #3
     7f8:	000021e0 	andeq	r2, r0, r0, ror #3
     7fc:	000021f4 	strdeq	r2, [r0], -r4
	...
     808:	00001fec 	andeq	r1, r0, ip, ror #31
     80c:	00001ff0 	strdeq	r1, [r0], -r0
     810:	00001ff4 	strdeq	r1, [r0], -r4
     814:	00001ffc 	strdeq	r1, [r0], -ip
     818:	00002000 	andeq	r2, r0, r0
     81c:	0000200c 	andeq	r2, r0, ip
     820:	0000202c 	andeq	r2, r0, ip, lsr #32
     824:	00002034 	andeq	r2, r0, r4, lsr r0
     828:	00002044 	andeq	r2, r0, r4, asr #32
     82c:	00002048 	andeq	r2, r0, r8, asr #32
     830:	0000204c 	andeq	r2, r0, ip, asr #32
     834:	00002050 	andeq	r2, r0, r0, asr r0
     838:	00002068 	andeq	r2, r0, r8, rrx
     83c:	00002074 	andeq	r2, r0, r4, ror r0
     840:	000020ac 	andeq	r2, r0, ip, lsr #1
     844:	000020b0 	strheq	r2, [r0], -r0
	...
     850:	0000200c 	andeq	r2, r0, ip
     854:	0000201c 	andeq	r2, r0, ip, lsl r0
     858:	00002034 	andeq	r2, r0, r4, lsr r0
     85c:	00002038 	andeq	r2, r0, r8, lsr r0
     860:	00002040 	andeq	r2, r0, r0, asr #32
     864:	00002044 	andeq	r2, r0, r4, asr #32
     868:	00002050 	andeq	r2, r0, r0, asr r0
     86c:	00002058 	andeq	r2, r0, r8, asr r0
     870:	00002074 	andeq	r2, r0, r4, ror r0
     874:	0000207c 	andeq	r2, r0, ip, ror r0
     878:	00002080 	andeq	r2, r0, r0, lsl #1
     87c:	00002084 	andeq	r2, r0, r4, lsl #1
     880:	000020b0 	strheq	r2, [r0], -r0
     884:	000020b4 	strheq	r2, [r0], -r4
	...
     890:	0000201c 	andeq	r2, r0, ip, lsl r0
     894:	0000202c 	andeq	r2, r0, ip, lsr #32
     898:	00002038 	andeq	r2, r0, r8, lsr r0
     89c:	0000203c 	andeq	r2, r0, ip, lsr r0
     8a0:	00002048 	andeq	r2, r0, r8, asr #32
     8a4:	0000204c 	andeq	r2, r0, ip, asr #32
     8a8:	00002058 	andeq	r2, r0, r8, asr r0
     8ac:	0000205c 	andeq	r2, r0, ip, asr r0
     8b0:	0000207c 	andeq	r2, r0, ip, ror r0
     8b4:	00002080 	andeq	r2, r0, r0, lsl #1
     8b8:	00002084 	andeq	r2, r0, r4, lsl #1
     8bc:	0000208c 	andeq	r2, r0, ip, lsl #1
     8c0:	000020b8 	strheq	r2, [r0], -r8
     8c4:	000020bc 	strheq	r2, [r0], -ip
     8c8:	000020c0 	andeq	r2, r0, r0, asr #1
     8cc:	000020c4 	andeq	r2, r0, r4, asr #1
	...
     8d8:	0000203c 	andeq	r2, r0, ip, lsr r0
     8dc:	00002040 	andeq	r2, r0, r0, asr #32
     8e0:	0000205c 	andeq	r2, r0, ip, asr r0
     8e4:	00002060 	andeq	r2, r0, r0, rrx
     8e8:	0000208c 	andeq	r2, r0, ip, lsl #1
     8ec:	00002098 	muleq	r0, r8, r0
     8f0:	000020b4 	strheq	r2, [r0], -r4
     8f4:	000020b8 	strheq	r2, [r0], -r8
     8f8:	000020dc 	ldrdeq	r2, [r0], -ip
     8fc:	000020e8 	andeq	r2, r0, r8, ror #1
     900:	00002108 	andeq	r2, r0, r8, lsl #2
     904:	0000210c 	andeq	r2, r0, ip, lsl #2
     908:	00002110 	andeq	r2, r0, r0, lsl r1
     90c:	00002114 	andeq	r2, r0, r4, lsl r1
     910:	00002118 	andeq	r2, r0, r8, lsl r1
     914:	0000211c 	andeq	r2, r0, ip, lsl r1
	...
     920:	00002060 	andeq	r2, r0, r0, rrx
     924:	00002064 	andeq	r2, r0, r4, rrx
     928:	00002098 	muleq	r0, r8, r0
     92c:	000020a0 	andeq	r2, r0, r0, lsr #1
     930:	000020bc 	strheq	r2, [r0], -ip
     934:	000020c0 	andeq	r2, r0, r0, asr #1
     938:	000020c4 	andeq	r2, r0, r4, asr #1
     93c:	000020c8 	andeq	r2, r0, r8, asr #1
     940:	000020d8 	ldrdeq	r2, [r0], -r8
     944:	000020dc 	ldrdeq	r2, [r0], -ip
     948:	000020e8 	andeq	r2, r0, r8, ror #1
     94c:	000020f4 	strdeq	r2, [r0], -r4
     950:	00002120 	andeq	r2, r0, r0, lsr #2
     954:	00002124 	andeq	r2, r0, r4, lsr #2
     958:	00002128 	andeq	r2, r0, r8, lsr #2
     95c:	0000212c 	andeq	r2, r0, ip, lsr #2
     960:	00002138 	andeq	r2, r0, r8, lsr r1
     964:	0000213c 	andeq	r2, r0, ip, lsr r1
	...
     970:	00002064 	andeq	r2, r0, r4, rrx
     974:	00002068 	andeq	r2, r0, r8, rrx
     978:	000020a0 	andeq	r2, r0, r0, lsr #1
     97c:	000020a4 	andeq	r2, r0, r4, lsr #1
     980:	000020a8 	andeq	r2, r0, r8, lsr #1
     984:	000020ac 	andeq	r2, r0, ip, lsr #1
     988:	000020c8 	andeq	r2, r0, r8, asr #1
     98c:	000020d4 	ldrdeq	r2, [r0], -r4
     990:	000020f4 	strdeq	r2, [r0], -r4
     994:	00002100 	andeq	r2, r0, r0, lsl #2
     998:	00002140 	andeq	r2, r0, r0, asr #2
     99c:	00002144 	andeq	r2, r0, r4, asr #2
     9a0:	00002148 	andeq	r2, r0, r8, asr #2
     9a4:	0000214c 	andeq	r2, r0, ip, asr #2
     9a8:	00002150 	andeq	r2, r0, r0, asr r1
     9ac:	00002154 	andeq	r2, r0, r4, asr r1
     9b0:	00002158 	andeq	r2, r0, r8, asr r1
     9b4:	0000215c 	andeq	r2, r0, ip, asr r1
     9b8:	00002188 	andeq	r2, r0, r8, lsl #3
     9bc:	0000218c 	andeq	r2, r0, ip, lsl #3
	...
     9c8:	000020a4 	andeq	r2, r0, r4, lsr #1
     9cc:	000020a8 	andeq	r2, r0, r8, lsr #1
     9d0:	0000210c 	andeq	r2, r0, ip, lsl #2
     9d4:	00002110 	andeq	r2, r0, r0, lsl r1
     9d8:	00002114 	andeq	r2, r0, r4, lsl r1
     9dc:	00002118 	andeq	r2, r0, r8, lsl r1
     9e0:	0000211c 	andeq	r2, r0, ip, lsl r1
     9e4:	00002120 	andeq	r2, r0, r0, lsr #2
     9e8:	0000212c 	andeq	r2, r0, ip, lsr #2
     9ec:	00002130 	andeq	r2, r0, r0, lsr r1
     9f0:	00002134 	andeq	r2, r0, r4, lsr r1
     9f4:	00002138 	andeq	r2, r0, r8, lsr r1
     9f8:	0000213c 	andeq	r2, r0, ip, lsr r1
     9fc:	00002140 	andeq	r2, r0, r0, asr #2
     a00:	00002144 	andeq	r2, r0, r4, asr #2
     a04:	00002148 	andeq	r2, r0, r8, asr #2
     a08:	00002160 	andeq	r2, r0, r0, ror #2
     a0c:	00002164 	andeq	r2, r0, r4, ror #2
     a10:	00002168 	andeq	r2, r0, r8, ror #2
     a14:	0000216c 	andeq	r2, r0, ip, ror #2
     a18:	00002170 	andeq	r2, r0, r0, ror r1
     a1c:	00002174 	andeq	r2, r0, r4, ror r1
     a20:	00002178 	andeq	r2, r0, r8, ror r1
     a24:	0000217c 	andeq	r2, r0, ip, ror r1
	...
     a30:	000020d4 	ldrdeq	r2, [r0], -r4
     a34:	000020d8 	ldrdeq	r2, [r0], -r8
     a38:	00002100 	andeq	r2, r0, r0, lsl #2
     a3c:	00002108 	andeq	r2, r0, r8, lsl #2
     a40:	00002124 	andeq	r2, r0, r4, lsr #2
     a44:	00002128 	andeq	r2, r0, r8, lsr #2
     a48:	00002130 	andeq	r2, r0, r0, lsr r1
     a4c:	00002134 	andeq	r2, r0, r4, lsr r1
     a50:	0000214c 	andeq	r2, r0, ip, asr #2
     a54:	00002150 	andeq	r2, r0, r0, asr r1
     a58:	00002154 	andeq	r2, r0, r4, asr r1
     a5c:	00002158 	andeq	r2, r0, r8, asr r1
     a60:	00002180 	andeq	r2, r0, r0, lsl #3
     a64:	00002184 	andeq	r2, r0, r4, lsl #3
     a68:	00002190 	muleq	r0, r0, r1
     a6c:	00002194 	muleq	r0, r4, r1
     a70:	00002198 	muleq	r0, r8, r1
     a74:	000021a0 	andeq	r2, r0, r0, lsr #3
     a78:	000021c0 	andeq	r2, r0, r0, asr #3
     a7c:	000021c4 	andeq	r2, r0, r4, asr #3
     a80:	000021c8 	andeq	r2, r0, r8, asr #3
     a84:	000021d0 	ldrdeq	r2, [r0], -r0
	...
     a90:	0000215c 	andeq	r2, r0, ip, asr r1
     a94:	00002160 	andeq	r2, r0, r0, ror #2
     a98:	00002164 	andeq	r2, r0, r4, ror #2
     a9c:	00002168 	andeq	r2, r0, r8, ror #2
     aa0:	00002174 	andeq	r2, r0, r4, ror r1
     aa4:	00002178 	andeq	r2, r0, r8, ror r1
     aa8:	0000217c 	andeq	r2, r0, ip, ror r1
     aac:	00002180 	andeq	r2, r0, r0, lsl #3
     ab0:	000021a0 	andeq	r2, r0, r0, lsr #3
     ab4:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
     ab8:	000021d0 	ldrdeq	r2, [r0], -r0
     abc:	000021e0 	andeq	r2, r0, r0, ror #3
	...
     ac8:	0000001c 	andeq	r0, r0, ip, lsl r0
     acc:	00000020 	andeq	r0, r0, r0, lsr #32
     ad0:	00000020 	andeq	r0, r0, r0, lsr #32
     ad4:	00000024 	andeq	r0, r0, r4, lsr #32
     ad8:	00000040 	andeq	r0, r0, r0, asr #32
     adc:	0000005c 	andeq	r0, r0, ip, asr r0
     ae0:	00000068 	andeq	r0, r0, r8, rrx
     ae4:	00000074 	andeq	r0, r0, r4, ror r0
     ae8:	00000088 	andeq	r0, r0, r8, lsl #1
     aec:	00000504 	andeq	r0, r0, r4, lsl #10
     af0:	0000050c 	andeq	r0, r0, ip, lsl #10
     af4:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b00:	0000001c 	andeq	r0, r0, ip, lsl r0
     b04:	00000020 	andeq	r0, r0, r0, lsr #32
     b08:	00000020 	andeq	r0, r0, r0, lsr #32
     b0c:	00000024 	andeq	r0, r0, r4, lsr #32
     b10:	00000040 	andeq	r0, r0, r0, asr #32
     b14:	00000048 	andeq	r0, r0, r8, asr #32
     b18:	000000ac 	andeq	r0, r0, ip, lsr #1
     b1c:	000000b4 	strheq	r0, [r0], -r4
     b20:	000000b8 	strheq	r0, [r0], -r8
     b24:	000004e8 	andeq	r0, r0, r8, ror #9
     b28:	00000700 	andeq	r0, r0, r0, lsl #14
     b2c:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b38:	00000248 	andeq	r0, r0, r8, asr #4
     b3c:	0000024c 	andeq	r0, r0, ip, asr #4
     b40:	00000258 	andeq	r0, r0, r8, asr r2
     b44:	0000025c 	andeq	r0, r0, ip, asr r2
     b48:	00000264 	andeq	r0, r0, r4, ror #4
     b4c:	00000268 	andeq	r0, r0, r8, ror #4
     b50:	0000029c 	muleq	r0, ip, r2
     b54:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
     b60:	00000048 	andeq	r0, r0, r8, asr #32
     b64:	0000005c 	andeq	r0, r0, ip, asr r0
     b68:	00000068 	andeq	r0, r0, r8, rrx
     b6c:	00000074 	andeq	r0, r0, r4, ror r0
     b70:	0000050c 	andeq	r0, r0, ip, lsl #10
     b74:	000006ec 	andeq	r0, r0, ip, ror #13
	...
     b80:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     b84:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     b88:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     b8c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     b90:	000005c0 	andeq	r0, r0, r0, asr #11
     b94:	000005c4 	andeq	r0, r0, r4, asr #11
     b98:	000005c8 	andeq	r0, r0, r8, asr #11
     b9c:	000005cc 	andeq	r0, r0, ip, asr #11
     ba0:	000005dc 	ldrdeq	r0, [r0], -ip
     ba4:	000006d4 	ldrdeq	r0, [r0], -r4
	...
     bb0:	00000830 	andeq	r0, r0, r0, lsr r8
     bb4:	00000834 	andeq	r0, r0, r4, lsr r8
     bb8:	00000838 	andeq	r0, r0, r8, lsr r8
     bbc:	00000890 	muleq	r0, r0, r8
     bc0:	000008a4 	andeq	r0, r0, r4, lsr #17
     bc4:	000008a8 	andeq	r0, r0, r8, lsr #17
     bc8:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     bcc:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
     bd8:	00000c30 	andeq	r0, r0, r0, lsr ip
     bdc:	00000c38 	andeq	r0, r0, r8, lsr ip
     be0:	00000c40 	andeq	r0, r0, r0, asr #24
     be4:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     bf0:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     bf4:	00000cc0 	andeq	r0, r0, r0, asr #25
     bf8:	00000cc8 	andeq	r0, r0, r8, asr #25
     bfc:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     c08:	00000d60 	andeq	r0, r0, r0, ror #26
     c0c:	00000d68 	andeq	r0, r0, r8, ror #26
     c10:	00000d78 	andeq	r0, r0, r8, ror sp
     c14:	00000d90 	muleq	r0, r0, sp
	...
     c20:	00000df8 	strdeq	r0, [r0], -r8
     c24:	00000dfc 	strdeq	r0, [r0], -ip
     c28:	00000e00 	andeq	r0, r0, r0, lsl #28
     c2c:	00000e14 	andeq	r0, r0, r4, lsl lr
     c30:	00000e18 	andeq	r0, r0, r8, lsl lr
     c34:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
     c40:	00000fac 	andeq	r0, r0, ip, lsr #31
     c44:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     c48:	00000fc4 	andeq	r0, r0, r4, asr #31
     c4c:	00000fc8 	andeq	r0, r0, r8, asr #31
     c50:	00000fcc 	andeq	r0, r0, ip, asr #31
     c54:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c58:	00000fd8 	ldrdeq	r0, [r0], -r8
     c5c:	00000fdc 	ldrdeq	r0, [r0], -ip
     c60:	00000fe4 	andeq	r0, r0, r4, ror #31
     c64:	00000fe8 	andeq	r0, r0, r8, ror #31
     c68:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c6c:	00000ff4 	strdeq	r0, [r0], -r4
     c70:	00000ff8 	strdeq	r0, [r0], -r8
     c74:	00000ffc 	strdeq	r0, [r0], -ip
	...
     c80:	000011f0 	strdeq	r1, [r0], -r0
     c84:	000011f4 	strdeq	r1, [r0], -r4
     c88:	00001200 	andeq	r1, r0, r0, lsl #4
     c8c:	00001204 	andeq	r1, r0, r4, lsl #4
     c90:	0000120c 	andeq	r1, r0, ip, lsl #4
     c94:	00001220 	andeq	r1, r0, r0, lsr #4
	...
     ca0:	0000128c 	andeq	r1, r0, ip, lsl #5
     ca4:	00001290 	muleq	r0, r0, r2
     ca8:	0000129c 	muleq	r0, ip, r2
     cac:	000012a0 	andeq	r1, r0, r0, lsr #5
     cb0:	000012a8 	andeq	r1, r0, r8, lsr #5
     cb4:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
     cc0:	000014e4 	andeq	r1, r0, r4, ror #9
     cc4:	000014e8 	andeq	r1, r0, r8, ror #9
     cc8:	000014f4 	strdeq	r1, [r0], -r4
     ccc:	000014f8 	strdeq	r1, [r0], -r8
     cd0:	00001500 	andeq	r1, r0, r0, lsl #10
     cd4:	00001514 	andeq	r1, r0, r4, lsl r5
	...
     ce0:	000015a0 	andeq	r1, r0, r0, lsr #11
     ce4:	000015a4 	andeq	r1, r0, r4, lsr #11
     ce8:	000015a8 	andeq	r1, r0, r8, lsr #11
     cec:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     cf0:	00001634 	andeq	r1, r0, r4, lsr r6
     cf4:	00001764 	andeq	r1, r0, r4, ror #14
	...
     d00:	000016f4 	strdeq	r1, [r0], -r4
     d04:	000016f8 	strdeq	r1, [r0], -r8
     d08:	00001704 	andeq	r1, r0, r4, lsl #14
     d0c:	00001708 	andeq	r1, r0, r8, lsl #14
     d10:	00001710 	andeq	r1, r0, r0, lsl r7
     d14:	00001724 	andeq	r1, r0, r4, lsr #14
	...
     d20:	000017c0 	andeq	r1, r0, r0, asr #15
     d24:	000017d4 	ldrdeq	r1, [r0], -r4
     d28:	000017dc 	ldrdeq	r1, [r0], -ip
     d2c:	000017e4 	andeq	r1, r0, r4, ror #15
	...
     d38:	00001820 	andeq	r1, r0, r0, lsr #16
     d3c:	0000182c 	andeq	r1, r0, ip, lsr #16
     d40:	00001830 	andeq	r1, r0, r0, lsr r8
     d44:	00001834 	andeq	r1, r0, r4, lsr r8
	...
     d50:	0000182c 	andeq	r1, r0, ip, lsr #16
     d54:	00001830 	andeq	r1, r0, r0, lsr r8
     d58:	00001834 	andeq	r1, r0, r4, lsr r8
     d5c:	00001838 	andeq	r1, r0, r8, lsr r8
     d60:	00001840 	andeq	r1, r0, r0, asr #16
     d64:	00001844 	andeq	r1, r0, r4, asr #16
     d68:	00001858 	andeq	r1, r0, r8, asr r8
     d6c:	0000185c 	andeq	r1, r0, ip, asr r8
	...
     d78:	00001850 	andeq	r1, r0, r0, asr r8
     d7c:	00001858 	andeq	r1, r0, r8, asr r8
     d80:	00001914 	andeq	r1, r0, r4, lsl r9
     d84:	00001924 	andeq	r1, r0, r4, lsr #18
	...
     d90:	000018a4 	andeq	r1, r0, r4, lsr #17
     d94:	000018a8 	andeq	r1, r0, r8, lsr #17
     d98:	000018ac 	andeq	r1, r0, ip, lsr #17
     d9c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
     da0:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
     da4:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
     da8:	000018c0 	andeq	r1, r0, r0, asr #17
     dac:	000018c4 	andeq	r1, r0, r4, asr #17
     db0:	000018d0 	ldrdeq	r1, [r0], -r0
     db4:	000018dc 	ldrdeq	r1, [r0], -ip
	...
     dc0:	000018e0 	andeq	r1, r0, r0, ror #17
     dc4:	000018e4 	andeq	r1, r0, r4, ror #17
     dc8:	000018e8 	andeq	r1, r0, r8, ror #17
     dcc:	000018f0 	strdeq	r1, [r0], -r0
     dd0:	000018f8 	strdeq	r1, [r0], -r8
     dd4:	000018fc 	strdeq	r1, [r0], -ip
     dd8:	00001900 	andeq	r1, r0, r0, lsl #18
     ddc:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
     de8:	00001964 	andeq	r1, r0, r4, ror #18
     dec:	0000196c 	andeq	r1, r0, ip, ror #18
     df0:	00001974 	andeq	r1, r0, r4, ror r9
     df4:	00001978 	andeq	r1, r0, r8, ror r9
     df8:	00001980 	andeq	r1, r0, r0, lsl #19
     dfc:	00001984 	andeq	r1, r0, r4, lsl #19
     e00:	0000198c 	andeq	r1, r0, ip, lsl #19
     e04:	00001990 	muleq	r0, r0, r9
     e08:	00001994 	muleq	r0, r4, r9
     e0c:	0000199c 	muleq	r0, ip, r9
	...
     e18:	000019dc 	ldrdeq	r1, [r0], -ip
     e1c:	000019e4 	andeq	r1, r0, r4, ror #19
     e20:	000019fc 	strdeq	r1, [r0], -ip
     e24:	00001a04 	andeq	r1, r0, r4, lsl #20
     e28:	00001a10 	andeq	r1, r0, r0, lsl sl
     e2c:	00001a8c 	andeq	r1, r0, ip, lsl #21
     e30:	00001a94 	muleq	r0, r4, sl
     e34:	00001be8 	andeq	r1, r0, r8, ror #23
	...
     e40:	000019dc 	ldrdeq	r1, [r0], -ip
     e44:	000019e4 	andeq	r1, r0, r4, ror #19
     e48:	00001a00 	andeq	r1, r0, r0, lsl #20
     e4c:	00001a04 	andeq	r1, r0, r4, lsl #20
     e50:	00001a94 	muleq	r0, r4, sl
     e54:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
     e60:	00001b60 	andeq	r1, r0, r0, ror #22
     e64:	00001b64 	andeq	r1, r0, r4, ror #22
     e68:	00001b70 	andeq	r1, r0, r0, ror fp
     e6c:	00001b74 	andeq	r1, r0, r4, ror fp
     e70:	00001b7c 	andeq	r1, r0, ip, ror fp
     e74:	00001b90 	muleq	r0, r0, fp
	...
     e80:	0000003c 	andeq	r0, r0, ip, lsr r0
     e84:	00000044 	andeq	r0, r0, r4, asr #32
     e88:	00000048 	andeq	r0, r0, r8, asr #32
     e8c:	0000004c 	andeq	r0, r0, ip, asr #32
     e90:	00000050 	andeq	r0, r0, r0, asr r0
     e94:	00000054 	andeq	r0, r0, r4, asr r0
     e98:	00000058 	andeq	r0, r0, r8, asr r0
     e9c:	00000064 	andeq	r0, r0, r4, rrx
	...
     eac:	00000004 	andeq	r0, r0, r4
     eb0:	00000008 	andeq	r0, r0, r8
     eb4:	00000014 	andeq	r0, r0, r4, lsl r0
     eb8:	00000020 	andeq	r0, r0, r0, lsr #32
     ebc:	00000024 	andeq	r0, r0, r4, lsr #32
     ec0:	00000028 	andeq	r0, r0, r8, lsr #32
     ec4:	0000002c 	andeq	r0, r0, ip, lsr #32
     ec8:	00000030 	andeq	r0, r0, r0, lsr r0
     ecc:	00000034 	andeq	r0, r0, r4, lsr r0
     ed0:	00000038 	andeq	r0, r0, r8, lsr r0
     ed4:	00000058 	andeq	r0, r0, r8, asr r0
	...
     ee0:	000000a8 	andeq	r0, r0, r8, lsr #1
     ee4:	000000b4 	strheq	r0, [r0], -r4
     ee8:	000000b8 	strheq	r0, [r0], -r8
     eec:	000000e4 	andeq	r0, r0, r4, ror #1
     ef0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ef4:	000000f8 	strdeq	r0, [r0], -r8
	...
     f00:	000000e4 	andeq	r0, r0, r4, ror #1
     f04:	000000e8 	andeq	r0, r0, r8, ror #1
     f08:	0000010c 	andeq	r0, r0, ip, lsl #2
     f0c:	00000158 	andeq	r0, r0, r8, asr r1
     f10:	0000015c 	andeq	r0, r0, ip, asr r1
     f14:	00000160 	andeq	r0, r0, r0, ror #2
     f18:	00000178 	andeq	r0, r0, r8, ror r1
     f1c:	00000180 	andeq	r0, r0, r0, lsl #3
	...
     f28:	00000158 	andeq	r0, r0, r8, asr r1
     f2c:	0000015c 	andeq	r0, r0, ip, asr r1
     f30:	00000160 	andeq	r0, r0, r0, ror #2
     f34:	00000178 	andeq	r0, r0, r8, ror r1
     f38:	00000180 	andeq	r0, r0, r0, lsl #3
     f3c:	000001d4 	ldrdeq	r0, [r0], -r4
	...
     f48:	00000160 	andeq	r0, r0, r0, ror #2
     f4c:	0000016c 	andeq	r0, r0, ip, ror #2
     f50:	00000170 	andeq	r0, r0, r0, ror r1
     f54:	00000174 	andeq	r0, r0, r4, ror r1
     f58:	00000180 	andeq	r0, r0, r0, lsl #3
     f5c:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
     f68:	000001dc 	ldrdeq	r0, [r0], -ip
     f6c:	0000022c 	andeq	r0, r0, ip, lsr #4
     f70:	00000230 	andeq	r0, r0, r0, lsr r2
     f74:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
     f80:	0000022c 	andeq	r0, r0, ip, lsr #4
     f84:	00000230 	andeq	r0, r0, r0, lsr r2
     f88:	0000023c 	andeq	r0, r0, ip, lsr r2
     f8c:	00000284 	andeq	r0, r0, r4, lsl #5
     f90:	00000288 	andeq	r0, r0, r8, lsl #5
     f94:	00000298 	muleq	r0, r8, r2
	...
     fa0:	00000284 	andeq	r0, r0, r4, lsl #5
     fa4:	00000288 	andeq	r0, r0, r8, lsl #5
     fa8:	000002a0 	andeq	r0, r0, r0, lsr #5
     fac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fb0:	000002f4 	strdeq	r0, [r0], -r4
     fb4:	00000300 	andeq	r0, r0, r0, lsl #6
	...
     fc0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc4:	000002f4 	strdeq	r0, [r0], -r4
     fc8:	00000300 	andeq	r0, r0, r0, lsl #6
     fcc:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
     fd8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fdc:	000002f4 	strdeq	r0, [r0], -r4
     fe0:	00000300 	andeq	r0, r0, r0, lsl #6
     fe4:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
     ff0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ff4:	000002f4 	strdeq	r0, [r0], -r4
     ff8:	00000300 	andeq	r0, r0, r0, lsl #6
     ffc:	0000033c 	andeq	r0, r0, ip, lsr r3
    1000:	00000340 	andeq	r0, r0, r0, asr #6
    1004:	00000344 	andeq	r0, r0, r4, asr #6
    1008:	00000348 	andeq	r0, r0, r8, asr #6
    100c:	0000034c 	andeq	r0, r0, ip, asr #6
	...
    1018:	0000057c 	andeq	r0, r0, ip, ror r5
    101c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1020:	000005d4 	ldrdeq	r0, [r0], -r4
    1024:	000005d8 	ldrdeq	r0, [r0], -r8
    1028:	000005dc 	ldrdeq	r0, [r0], -ip
    102c:	000005e0 	andeq	r0, r0, r0, ror #11
	...
    1038:	00000794 	muleq	r0, r4, r7
    103c:	000007e8 	andeq	r0, r0, r8, ror #15
    1040:	000007ec 	andeq	r0, r0, ip, ror #15
    1044:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1048:	000007f4 	strdeq	r0, [r0], -r4
    104c:	000007f8 	strdeq	r0, [r0], -r8
	...
    1058:	000009c0 	andeq	r0, r0, r0, asr #19
    105c:	00000a14 	andeq	r0, r0, r4, lsl sl
    1060:	00000a18 	andeq	r0, r0, r8, lsl sl
    1064:	00000a1c 	andeq	r0, r0, ip, lsl sl
    1068:	00000a20 	andeq	r0, r0, r0, lsr #20
    106c:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
    1078:	00000134 	andeq	r0, r0, r4, lsr r1
    107c:	00000160 	andeq	r0, r0, r0, ror #2
    1080:	00000174 	andeq	r0, r0, r4, ror r1
    1084:	00000190 	muleq	r0, r0, r1
	...
    1090:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1094:	00000204 	andeq	r0, r0, r4, lsl #4
    1098:	0000020c 	andeq	r0, r0, ip, lsl #4
    109c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    10a8:	000001c8 	andeq	r0, r0, r8, asr #3
    10ac:	000001f8 	strdeq	r0, [r0], -r8
    10b0:	0000020c 	andeq	r0, r0, ip, lsl #4
    10b4:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    10c0:	00000340 	andeq	r0, r0, r0, asr #6
    10c4:	00000344 	andeq	r0, r0, r4, asr #6
    10c8:	00000350 	andeq	r0, r0, r0, asr r3
    10cc:	00000354 	andeq	r0, r0, r4, asr r3
    10d0:	00000358 	andeq	r0, r0, r8, asr r3
    10d4:	00000374 	andeq	r0, r0, r4, ror r3
	...
    10e0:	00000354 	andeq	r0, r0, r4, asr r3
    10e4:	00000358 	andeq	r0, r0, r8, asr r3
    10e8:	00000384 	andeq	r0, r0, r4, lsl #7
    10ec:	00000388 	andeq	r0, r0, r8, lsl #7
    10f0:	00000390 	muleq	r0, r0, r3
    10f4:	000003cc 	andeq	r0, r0, ip, asr #7
	...
    1100:	00000440 	andeq	r0, r0, r0, asr #8
    1104:	00000448 	andeq	r0, r0, r8, asr #8
    1108:	00000448 	andeq	r0, r0, r8, asr #8
    110c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
    1118:	00000444 	andeq	r0, r0, r4, asr #8
    111c:	00000448 	andeq	r0, r0, r8, asr #8
    1120:	0000044c 	andeq	r0, r0, ip, asr #8
    1124:	00000450 	andeq	r0, r0, r0, asr r4
    1128:	00000454 	andeq	r0, r0, r4, asr r4
    112c:	00000470 	andeq	r0, r0, r0, ror r4
	...
    1138:	00000450 	andeq	r0, r0, r0, asr r4
    113c:	00000454 	andeq	r0, r0, r4, asr r4
    1140:	00000480 	andeq	r0, r0, r0, lsl #9
    1144:	00000484 	andeq	r0, r0, r4, lsl #9
    1148:	0000048c 	andeq	r0, r0, ip, lsl #9
    114c:	000004c8 	andeq	r0, r0, r8, asr #9
	...
