/**
 * @file
 * @author Dirk Hutter <hutter@compeng.uni-frankfurt.de>
 * @author Dominic Eschweiler<dominic.eschweiler@cern.ch>
 *
 */

#include <cassert>
#include <memory>

#include <flib_link.hpp>

#define DMA_TRANSFER_SIZE 128

namespace flib {
flib_link::flib_link(size_t link_index, pda::device* dev, pda::pci_bar* bar)
    : m_link_index(link_index), m_parent_device(dev) {
  m_base_addr = (m_link_index + 1) * RORC_CHANNEL_OFFSET;
  // register file access
  m_rfpkt = std::unique_ptr<register_file>(
      new register_file_bar(bar, m_base_addr));
  m_rfgtx = std::unique_ptr<register_file>(
      new register_file_bar(bar, (m_base_addr + (1 << RORC_DMA_CMP_SEL))));
  m_rfglobal =
      std::unique_ptr<register_file>(new register_file_bar(bar, 0));
}

flib_link::~flib_link() {
  reset_datapath();
  deinit_dma();
}

void flib_link::init_dma(void* data_buffer,
                        size_t data_buffer_log_size,
                         void* desc_buffer,
                         size_t desc_buffer_log_size) {

  m_dma_channel =
    std::unique_ptr<dma_channel>(new dma_channel(this,
                                                 data_buffer, data_buffer_log_size,
                                                 desc_buffer, desc_buffer_log_size,
                                                 DMA_TRANSFER_SIZE));
}

void flib_link::init_dma(size_t data_buffer_log_size,
                         size_t desc_buffer_log_size) {

  m_dma_channel =
    std::unique_ptr<dma_channel>(new dma_channel(this,
                                                 data_buffer_log_size,
                                                 desc_buffer_log_size,
                                                 DMA_TRANSFER_SIZE));
}

void flib_link::deinit_dma() {
    m_dma_channel = nullptr;
    
  }

dma_channel* flib_link::channel() const {
  if (m_dma_channel) {
    return m_dma_channel.get();
  } else {
    throw FlibException("DMA channel not initialized");
  }
}
  
//////*** DPB Emualtion ***//////
  
void flib_link::init_datapath() {
    set_start_idx(1);
}
  
void flib_link::reset_datapath() {
  // disable packer if still enabled
  enable_cbmnet_packer(false);
  // datapath reset, will also cause hw defaults for
  // - pending mc  = 0
  m_rfgtx->set_bit(RORC_REG_GTX_DATAPATH_CFG, 2, true);
  // TODO this may be needed in case of errors
  //if (m_dma_channel) {
  //  m_dma_channel->reset_fifo(true);
  //}
  m_rfgtx->set_bit(RORC_REG_GTX_DATAPATH_CFG, 2, false);
}

void flib_link::rst_cnet_link() {
  m_rfgtx->set_bit(RORC_REG_GTX_DATAPATH_CFG, 3, true);
  usleep(1000);
  m_rfgtx->set_bit(RORC_REG_GTX_DATAPATH_CFG, 3, false);
}

void flib_link::set_start_idx(uint64_t index) {
  // set reset value
  // TODO replace with _rfgtx->set_mem()
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG_IDX_L,
                   (uint32_t)(index & 0xffffffff));
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG_IDX_H, (uint32_t)(index >> 32));
  // reste mc counter
  // TODO implenet edge detection and 'pulse only' in HW
  uint32_t mc_gen_cfg = m_rfgtx->reg(RORC_REG_GTX_MC_GEN_CFG);
  // TODO replace with _rfgtx->set_bit()
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG, (mc_gen_cfg | 1));
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG, (mc_gen_cfg & ~(1)));
}

void flib_link::rst_pending_mc() {
  // Is also resetted with datapath reset
  // TODO implenet edge detection and 'pulse only' in HW
  uint32_t mc_gen_cfg = m_rfgtx->reg(RORC_REG_GTX_MC_GEN_CFG);
  // TODO replace with _rfgtx->set_bit()
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG, (mc_gen_cfg | (1 << 1)));
  m_rfgtx->set_reg(RORC_REG_GTX_MC_GEN_CFG, (mc_gen_cfg & ~(1 << 1)));
}

void flib_link::enable_cbmnet_packer(bool enable) {
  m_rfgtx->set_bit(RORC_REG_GTX_MC_GEN_CFG, 2, enable);
}

void flib_link::enable_cbmnet_packer_debug_mode(bool enable) {
  m_rfgtx->set_bit(RORC_REG_GTX_MC_GEN_CFG, 3, enable);
}

void flib_link::set_data_sel(data_sel_t rx_sel) {
  uint32_t dp_cfg = m_rfgtx->reg(RORC_REG_GTX_DATAPATH_CFG);
  switch (rx_sel) {
  case rx_disable:
    m_rfgtx->set_reg(RORC_REG_GTX_DATAPATH_CFG, (dp_cfg & ~3));
    break;
  case rx_link:
    m_rfgtx->set_reg(RORC_REG_GTX_DATAPATH_CFG, ((dp_cfg | (1 << 1)) & ~1));
    break;
  case rx_pgen:
    m_rfgtx->set_reg(RORC_REG_GTX_DATAPATH_CFG, (dp_cfg | 3));
    break;
  case rx_emu:
    m_rfgtx->set_reg(RORC_REG_GTX_DATAPATH_CFG, ((dp_cfg | 1)) & ~(1 << 1));
    break;
  }
}

flib_link::data_sel_t flib_link::data_sel() {
  uint32_t dp_cfg = m_rfgtx->reg(RORC_REG_GTX_DATAPATH_CFG);
  return static_cast<data_sel_t>(dp_cfg & 0x3);
}

void flib_link::set_hdr_config(const hdr_config_t* config) {
  m_rfgtx->set_mem(RORC_REG_GTX_MC_GEN_CFG_HDR, (const void*)config,
                   sizeof(hdr_config_t) >> 2);
}

uint64_t flib_link::pending_mc() {
  // TODO replace with _rfgtx->get_mem()
  uint64_t pend_mc = m_rfgtx->reg(RORC_REG_GTX_PENDING_MC_L);
  pend_mc =
      pend_mc | ((uint64_t)(m_rfgtx->reg(RORC_REG_GTX_PENDING_MC_H)) << 32);
  return pend_mc;
}

  // TODO this has to become desc_offset() in libflib2
uint64_t flib_link::mc_index() {
  uint64_t mc_index = m_rfgtx->reg(RORC_REG_GTX_MC_INDEX_L);
  mc_index =
      mc_index | ((uint64_t)(m_rfgtx->reg(RORC_REG_GTX_MC_INDEX_H)) << 32);
  return mc_index;
}

flib_link::link_status_t flib_link::link_status() {
  uint32_t sts = m_rfgtx->reg(RORC_REG_GTX_DATAPATH_STS);

  link_status_t link_status;
  link_status.link_active = (sts & (1));
  link_status.data_rx_stop = (sts & (1 << 1));
  link_status.ctrl_rx_stop = (sts & (1 << 2));
  link_status.ctrl_tx_stop = (sts & (1 << 3));

  return link_status;
}

//////*** CBMnet control interface ***//////
  
int flib_link::send_dcm(const ctrl_msg_t* msg) {

  assert(msg->words >= 4 && msg->words <= 32);

  // check if send FSM is ready (bit 31 in r_ctrl_tx = 0)
  if ((m_rfgtx->reg(RORC_REG_GTX_CTRL_TX) & (1 << 31)) != 0) {
    return -1;
  }

  // copy msg to board memory
  size_t bytes = msg->words * 2 + (msg->words * 2) % 4;
  m_rfgtx->set_mem(RORC_MEM_BASE_CTRL_TX, (const void*)msg->data, bytes >> 2);

  // start send FSM
  uint32_t ctrl_tx = 0;
  ctrl_tx = 1 << 31 | (msg->words - 1);
  m_rfgtx->set_reg(RORC_REG_GTX_CTRL_TX, ctrl_tx);

  return 0;
}

int flib_link::recv_dcm(ctrl_msg_t* msg) {

  int ret = 0;
  uint32_t ctrl_rx = m_rfgtx->reg(RORC_REG_GTX_CTRL_RX);
  msg->words = (ctrl_rx & 0x1F) + 1;

  // check if a msg is available
  if ((ctrl_rx & (1 << 31)) == 0) {
    return -1;
  }
  // check if received words are in boundary
  // append or truncate if not
  if (msg->words < 4 || msg->words > 32) {
    msg->words = 32;
    ret = -2;
  }

  // read msg from board memory
  size_t bytes = msg->words * 2 + (msg->words * 2) % 4;
  m_rfgtx->mem(RORC_MEM_BASE_CTRL_RX, (void*)msg->data, bytes >> 2);

  // acknowledge msg
  m_rfgtx->set_reg(RORC_REG_GTX_CTRL_RX, 0);

  return ret;
}

void flib_link::prepare_dlm(uint8_t type, bool enable) {
  uint32_t reg = 0;
  if (enable) {
    reg = (1 << 4) | (type & 0xF);
  } else {
    reg = (type & 0xF);
  }
  m_rfgtx->set_reg(RORC_REG_GTX_DLM, reg);
  // dummy read on GTX regfile to ensure reg written
  // before issuing send pulse in send_dlm()
  m_rfgtx->reg(RORC_REG_GTX_DLM);
}

void flib_link::send_dlm() {
  // TODO: hack to overcome SW issues
  // DLM send is also avialable in link
  // will send DLMs on all prepared links

  // TODO; HW link could unprepare automatically
  // after one DLM is sent

  // global send
  // m_rfglobal->set_reg(RORC_REG_DLM_CFG, 1);
  // local HW send, not well tested
  m_rfgtx->set_bit(RORC_REG_GTX_DLM, 30, true);
}

uint8_t flib_link::recv_dlm() {
  // get dlm rx reg
  uint32_t reg = m_rfgtx->reg(RORC_REG_GTX_DLM);
  uint8_t type = (reg >> 5) & 0xF;
  // clear dlm rx reg
  m_rfgtx->set_bit(RORC_REG_GTX_DLM, 31, true);
  return type;
}
  
//////*** CBMnet diagnostics ***//////

uint32_t flib_link::diag_pcs_startup() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_PCS_STARTUP);
}

uint32_t flib_link::diag_ebtb_code_err() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_EBTB_CODE_ERR);
}

uint32_t flib_link::diag_ebtb_disp_err() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_EBTB_DISP_ERR);
}

uint32_t flib_link::diag_crc_error() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_CRC_ERROR);
}

uint32_t flib_link::diag_packet() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_PACKET);
}

uint32_t flib_link::diag_packet_err() {
  return m_rfgtx->reg(RORC_REG_GTX_DIAG_PACKET_ERR);
}

flib_link::diag_flags_t flib_link::diag_flags() {
  uint32_t reg =  m_rfgtx->reg(RORC_REG_GTX_DIAG_FLAGS);
  diag_flags_t flags;
  flags.pcs_startup   = (reg & (1));
  flags.ebtb_code_err = (reg & (1 << 1));
  flags.ebtb_disp_err = (reg & (1 << 2));
  flags.crc_error     = (reg & (1 << 3));
  flags.packet        = (reg & (1 << 4));
  flags.packet_err    = (reg & (1 << 5));
  flags.rx_clk_stable = (reg & (1 << 6));
  flags.tx_clk_stable = (reg & (1 << 7));
  flags.ebtb_detect   = (reg & (1 << 8));
  flags.serdes_ready  = (reg & (1 << 9));
  flags.link_active   = (reg & (1 << 10));
  return flags;
}

void flib_link::diag_clear() {
  m_rfgtx->set_reg(RORC_REG_GTX_DIAG_CLEAR, 0xFFFFFFFF);
}
  
} // namespace
