VCD info: dumpfile wave.vcd opened for output.
TIMEOUT
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob141_count_clock_test.sv:261: $finish called at 1000000 (1ps)
Hint: Output 'pm' has 177947 mismatches. First mismatch occurred at time 38270.
Hint: Output 'hh' has no mismatches.
Hint: Output 'mm' has no mismatches.
Hint: Output 'ss' has no mismatches.
Hint: Total mismatched samples is 177947 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 177947 in 200000 samples
