$date
	Wed Aug 20 22:40:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_bit_adder_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module four_bit_adder_instance $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [3:1] $end
$scope module stage0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var wire 1 , cout $end
$var wire 1 - s $end
$upscope $end
$scope module stage1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 cin $end
$var wire 1 1 cout $end
$var wire 1 2 s $end
$upscope $end
$scope module stage2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 cin $end
$var wire 1 6 cout $end
$var wire 1 7 s $end
$upscope $end
$scope module stage3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : cin $end
$var wire 1 " cout $end
$var wire 1 ; s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1;
1:
09
08
07
16
05
14
13
12
01
00
1/
0.
1-
0,
1+
0*
b100 )
b1011 (
b111 '
b100 &
0%
b111 $
b100 #
0"
b1011 !
$end
#20
0;
0:
b0 )
06
b1 !
b1 (
02
1"
0/
04
19
03
18
b1001 $
b1001 '
b1000 #
b1000 &
#40
