{"vcs1":{"timestamp_begin":1747281079.559953642, "rt":3.42, "ut":3.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1747281083.037178772, "rt":0.18, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747281083.258682840, "rt":0.17, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747281079.375145756}
{"VCS_COMP_START_TIME": 1747281079.375145756}
{"VCS_COMP_END_TIME": 1747281083.479596285}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 333088}}
{"vcselab": {"peak_mem": 162248}}
