Information: Converting capacitance units for library 'saed90nm_io_max_fc' since those in library 'saed90nm_max' differ. (TIM-106)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : my_risc
Version: V-2023.12-SP5
Date   : Tue Dec  3 21:08:47 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: ram (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: dp/my_reg/myreg_reg[9][0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_risc            1000000               saed90nm_max
  datapath           35000                 saed90nm_max
  regbank            35000                 saed90nm_max
  myAlu              8000                  saed90nm_max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                     0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  ram/CE1 (SRAM16x128)                     0.00      0.00       0.00 r    d u 
  ram/O1[5] (SRAM16x128)                   0.06      6.98       6.98 r    d u 
  mdata_out[5] (net)             1                   0.00       6.98 r
  U121/ZN (INVX0)                          0.09      0.56       7.54 f
  n26 (net)                      2                   0.00       7.54 f
  U127/QN (NOR2X0)                         0.53      3.06      10.60 r
  ins[5] (net)                   8                   0.00      10.60 r
  dp/ins[5] (datapath)                               0.00      10.60 r
  dp/ins[5] (net)                                    0.00      10.60 r
  dp/U103/Q (AO22X1)                       0.22     68.21      78.80 r
  dp/rs_addr[4] (net)            3                   0.00      78.80 r
  dp/my_reg/rs_addr[4] (regbank)                     0.00      78.80 r
  dp/my_reg/N18 (net)                                0.00      78.80 r
  dp/my_reg/U1064/Z (NBUFFX2)              0.08      1.18      79.98 r
  dp/my_reg/n886 (net)           5                   0.00      79.98 r
  dp/my_reg/U695/ZN (INVX0)                0.39      1.50      81.48 f
  dp/my_reg/n878 (net)          16                   0.00      81.48 f
  dp/my_reg/U777/QN (OAI22X1)              0.10     29.00     110.48 r
  dp/my_reg/N154 (net)           1                   0.00     110.48 r
  dp/my_reg/U85/Q (AND2X1)                 0.13      0.23     110.71 r
  dp/my_reg/rs[0] (net)          2                   0.00     110.71 r
  dp/my_reg/rs[0] (regbank)                          0.00     110.71 r
  dp/rs_reg[0] (net)                                 0.00     110.71 r
  dp/U26/Q (AO22X1)                        0.24      0.47     111.18 r
  dp/rs[0] (net)                 7                   0.00     111.18 r
  dp/alu/B[0] (myAlu)                                0.00     111.18 r
  dp/alu/B[0] (net)                                  0.00     111.18 r
  dp/alu/U139/ZN (INVX0)                   0.19      3.88     115.06 f
  dp/alu/n58 (net)               5                   0.00     115.06 f
  dp/alu/U138/Q (AO222X1)                  0.14      1.91     116.97 f
  dp/alu/n138 (net)              1                   0.00     116.97 f
  dp/alu/U14/Q (AO221X1)                   0.13      0.29     117.27 f
  dp/alu/ALUOUT[0] (net)         1                   0.00     117.27 f
  dp/alu/ALUOUT[0] (myAlu)                           0.00     117.27 f
  dp/aluout[0] (net)                                 0.00     117.27 f
  dp/U63/Q (AO222X1)                       0.21      0.46     117.73 f
  dp/n22 (net)                   6                   0.00     117.73 f
  dp/my_reg/write_data[0] (regbank)                  0.00     117.73 f
  dp/my_reg/write_data[0] (net)                      0.00     117.73 f
  dp/my_reg/U633/ZN (INVX0)                0.16      1.98     119.71 r
  dp/my_reg/n1486 (net)          2                   0.00     119.71 r
  dp/my_reg/U1579/ZN (INVX0)               0.31      0.39     120.11 f
  dp/my_reg/n1485 (net)         13                   0.00     120.11 f
  dp/my_reg/U247/Q (AO22X1)                0.13     14.58     134.68 f
  dp/my_reg/n225 (net)           1                   0.00     134.68 f
  dp/my_reg/myreg_reg[9][0]/D (DFFX1)      0.13      0.03     134.72 f
  data arrival time                                           134.72

  clock ideal_clock1 (rise edge)                   200.00     200.00
  clock network delay (ideal)                        0.00     200.00
  clock uncertainty                                 -2.00     198.00
  dp/my_reg/myreg_reg[9][0]/CLK (DFFX1)              0.00     198.00 r
  library setup time                                -0.18     197.82
  data required time                                          197.82
  ------------------------------------------------------------------------------------------
  data required time                                          197.82
  data arrival time                                          -134.72
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  63.10


1
