;redcode
;assert 1
	SPL 0, #2
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 18, @10
	SPL 0, #2
	SPL 100, 600
	ADD 240, 66
	SPL 0, #2
	SLT -772, -12
	SPL 0, #2
	CMP 18, @10
	CMP -277, <-126
	ADD 240, 66
	MOV @0, @2
	ADD 10, 9
	MOV @-127, @100
	ADD @121, 103
	ADD @121, 103
	ADD @121, 103
	SUB @121, @183
	SUB -277, <-126
	MOV -4, <-20
	SUB #72, @200
	SUB @128, @183
	SUB @121, 106
	SUB @121, 106
	CMP @0, @2
	DAT <277, #1
	JMN 0, 0
	SUB @127, 105
	ADD 200, 0
	ADD @128, @183
	SUB -0, <30
	ADD 240, 60
	JMN <-48, @-60
	CMP 0, 3
	SPL 3, #2
	CMP <20, 100
	DAT <277, #1
	DJN -1, @-20
	SPL 121, 183
	DJN <-48, @-60
	SLT #277, <1
	CMP -277, <-126
	CMP -277, <-126
	MOV -1, <-20
	DJN <-48, @-60
