$date
	Sat May 17 17:07:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_test $end
$var wire 4 ! q [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ sel $end
$scope module u_mux2 $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ sel $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b1 &
b0 %
0$
b1 #
b0 "
b1 !
$end
#5
b0 !
b0 '
1$
#7
b10 !
b10 '
b10 "
b10 %
#10
b1 !
b1 '
b111 "
b111 %
0$
#15
b111 !
b111 '
1$
#20
b1 !
b1 '
0$
#25
b111 !
b111 '
1$
#30
b1 !
b1 '
0$
#35
b111 !
b111 '
1$
#40
b1 !
b1 '
0$
#45
b111 !
b111 '
1$
#50
b1 !
b1 '
0$
