{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521686083921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521686083922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 11:34:43 2018 " "Processing started: Thu Mar 22 11:34:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521686083922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521686083922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521686083922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521686084522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521686084522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_new_design.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4_new_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_new_design " "Found entity 1: rc4_new_design" {  } { { "rc4_new_design.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_new_design.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_new_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_new_design " "Found entity 1: ram_new_design" {  } { { "ram_new_design.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_new_design.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_tb " "Found entity 1: rc4_tb" {  } { { "rc4_tb.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4 " "Found entity 1: rc4" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_inst " "Found entity 1: rc4_inst" {  } { { "rc4_inst.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521686094142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521686094142 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rc4_new_design rc4_new_design.v(32) " "Verilog HDL Parameter Declaration warning at rc4_new_design.v(32): Parameter Declaration in module \"rc4_new_design\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rc4_new_design.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1521686094143 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rc4_new_design rc4_new_design.v(33) " "Verilog HDL Parameter Declaration warning at rc4_new_design.v(33): Parameter Declaration in module \"rc4_new_design\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rc4_new_design.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1521686094143 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rc4_new_design rc4_new_design.v(34) " "Verilog HDL Parameter Declaration warning at rc4_new_design.v(34): Parameter Declaration in module \"rc4_new_design\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rc4_new_design.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1521686094143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rc4_inst " "Elaborating entity \"rc4_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1521686094196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc4 rc4:inst " "Elaborating entity \"rc4\" for hierarchy \"rc4:inst\"" {  } { { "rc4_inst.v" "inst" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_inst.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521686094198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[0\] rc4.v(143) " "Inferred latch for \"ckey\[0\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[1\] rc4.v(143) " "Inferred latch for \"ckey\[1\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[2\] rc4.v(143) " "Inferred latch for \"ckey\[2\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[3\] rc4.v(143) " "Inferred latch for \"ckey\[3\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[4\] rc4.v(143) " "Inferred latch for \"ckey\[4\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[5\] rc4.v(143) " "Inferred latch for \"ckey\[5\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094200 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[6\] rc4.v(143) " "Inferred latch for \"ckey\[6\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094201 "|rc4_inst|rc4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ckey\[7\] rc4.v(143) " "Inferred latch for \"ckey\[7\]\" at rc4.v(143)" {  } { { "rc4.v" "" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521686094201 "|rc4_inst|rc4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram rc4:inst\|ram:SBox " "Elaborating entity \"ram\" for hierarchy \"rc4:inst\|ram:SBox\"" {  } { { "rc4.v" "SBox" { Text "C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521686094202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521686094591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 11:34:54 2018 " "Processing ended: Thu Mar 22 11:34:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521686094591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521686094591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521686094591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521686094591 ""}
