// Seed: 1412736784
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wire id_7,
    input tri id_8,
    output wor id_9,
    input tri0 id_10#(.id_18(id_18))
    , id_19#(
        .id_20(1)
    ),
    input tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output tri1 id_15,
    input tri0 id_16
);
  wire id_21;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input wire id_4
);
  assign id_3 = id_4;
  module_0(
      id_4,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4
  );
endmodule
