%% Acronyms generated from CSV file acrbdd.csv - 2024-02-02
%% Format: {ref name when called in LaTeX}{short version}{long version}

% A
\newacronym{acl}{ACL}{Access Control List}
\newacronym{aslr}{ASLR}{Address Space Layout Randomization}
\newacronym{aes}{AES}{Advanced Encryption Standard}
\newacronym{apb}{APB}{Advanced Peripheral Bus}
\newacronym{arm}{ARM}{Advanced RISC Machines}
\newacronym{atb}{ATB}{Advanced Trace Bus}
\newacronym{abi}{ABI}{Application Binary Interface}
\newacronym{api}{API}{Application Programming Interface}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{alu}{ALU}{Arithmetic Logic Unit}
\newacronym{adg}{ADG}{Autonomous Dispatcher Gadget}

% B
\newacronym{bios}{BIOS}{Basic Input/Output System}
\newacronym{bht}{BHT}{Branch History Table}
\newacronym{btb}{BTB}{Branch Table Buffer}
\newacronym{btm}{BTM}{Branch Trace Messaging}

% C
\newacronym{cocotb}{Cocotb}{COroutine based COsimulation TestBench}
\newacronym{cpu}{CPU}{Central Processing Unit}
\newacronym{cdc}{CDC}{Clock Domain Crossing}
\newacronym{cra}{CRA}{Code-reuse attack}
\newacronym{csv}{CSV}{Comma-separated Values}
\newacronym{cli}{CLI}{Command-line Interface}
\newacronym{cisc}{CISC}{Complex Instruction Set Computer}
\newacronym{csr}{CSR}{Control and Status Register}
\newacronym{cfg}{CFG}{Control-flow graph}
\newacronym{cfi}{CFI}{Control-flow integrity}
\newacronym{cti}{CTI}{Cross Trigger Interface}
\newacronym{csrf}{CSRF}{Cross-Site Request Forgery}
\newacronym{xss}{XSS}{Cross-Site Scripting}

% D
\newacronym{dep}{DEP}{Data Execution Prevention}
\newacronym{dm}{DM}{Debug Module}
\newacronym{dut}{DUT}{Design Under Test}
\newacronym{dv}{DV}{Design Verification}
\newacronym{dma}{DMA}{Direct Memory Access}
\newacronym{dram}{DRAM}{Dynamic Random Access Memory}

% E
\newacronym{etrace}{E-Trace}{Efficient Trace}
\newacronym{eice}{EmbeddedICE}{Embedded In-circuit Emulation}
\newacronym{etm}{ETM}{Embedded Trace Macrocell}
\newacronym{elf}{ELF}{Executable and Linkable Format}

% F
\newacronym{fpga}{FPGA}{Field-Programmable Gate Array}
\newacronym{fifo}{FIFO}{First In First Out}
\newacronym{fpu}{FPU}{Floating Point Unit}
\newacronym{fop}{FOP}{Function-Oriented Programming}

% G
\newacronym{gsoc}{GSoC}{Global System on a Chip}
\newacronym{gpu}{GPU}{Graphics Processing Unit}

% H
\newacronym{hdd}{HDD}{Hardware Design Document}
\newacronym{htm}{HTM}{Hardware Thread}
\newacronym{hmac}{HMAC}{Hash-based Message Authentication Code}

% I
\newacronym{io}{I/O}{Inputs/Outputs}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{x86}{x86}{Intel's Instruction Set Architecture}
\newacronym{ip}{IP}{Intellectual Property}
\newacronym{iot}{IoT}{Internet of Things}
\newacronym{ids}{IDS}{Intrusion Detection System}
\newacronym{ips}{IPS}{Intrusion Prevention System}

% J
\newacronym{jtag}{JTAG}{Joint Test Action Group}
\newacronym{jop}{JOP}{Jump-Oriented Programming}
\newacronym{jit_rop}{JIT-ROP}{Just-In-Time Return-Oriented Programming}
\newacronym{jit}{JIT}{Just-In-Time compilation}

% L
\newacronym{lbr}{LBR}{Last Branch Record}
\newacronym{lsb}{LSB}{Less Significant Bit}
\newacronym{lop}{LOP}{Loop-Oriented Programming}

% M
\newacronym{cache}{Cache}{Memory Cache}
\newacronym{mmu}{MMU}{Memory Management Unit}
\newacronym{mpu}{MPU}{Memory Protection Unit}
\newacronym{mdo}{MDO}{Message Data Out}
\newacronym{mseo}{MSEO}{Message Start/End Out}
\newacronym{mips}{MIPS}{Microprocessor without Interlocked Pipeline Stages}

% N
\newacronym{noc}{NoC}{Network on Chip}
\newacronym{ntrace}{N-Trace}{Nexus Trace}
\newacronym{nx}{NX}{No-Execute}

% O
\newacronym{os}{OS}{Operating System}

% P
\newacronym{pmp}{PMP}{Physical Memory Protection}
\newacronym{pcb}{PCB}{Printed Circuit Board}
\newacronym{pc}{PC}{Program Counter}
\newacronym{pldrc}{PLDRC}{Progressive Logic Design Rule Checking}
\newacronym{pki}{PKI}{Public Key Infrastructure}

% R
\newacronym{ram}{RAM}{Random Access Memory}
\newacronym{rng}{RNG}{Random Number Generator}
\newacronym{rom}{ROM}{Read-Only Memory}
\newacronym{risc}{RISC}{Reduced Instruction Set Computer}
\newacronym{riscv}{RISC-V}{Reduced Instruction Set Computer "V"}
\newacronym{rtl}{RTL}{Register Transfer Level}
\newacronym{ras}{RAS}{Return Address Stack}
\newacronym{rop}{ROP}{Return-Oriented Programming}
\newacronym{rsa}{RSA}{Rivest-Shamir-Adleman}

% S
\newacronym{sha}{SHA}{Secure Hash Algorithm}
\newacronym{ssl_tls}{SSL/TLS}{Secure Sockets Layer/Transport Layer Security}
\newacronym{scs}{SCS}{Shadow Call Stack}
\newacronym{srop}{SROP}{Sigreturn-Oriented Programming}
\newacronym{sram}{SRAM}{Static Random Access Memory}
\newacronym{soc}{SoC}{System on Chip}

% T
\newacronym{tg}{TG}{Task Group}
\newacronym{tsc}{TSC}{Technical Steering Committee}
\newacronym{te}{TE}{Trace Encoder}
\newacronym{tpm}{TPM}{Trusted Platform Module}

% U
\newacronym{uefi}{UEFI}{Unified Extensible Firmware Interface}
\newacronym{uart}{UART}{Universal Asynchronous Receiver-Transmitter}
\newacronym{uvm}{UVM}{Universal Verification Methodology}

% V
\newacronym{vpn}{VPN}{Virtual Private Network}

% Y
\newacronym{yolo}{YOLO}{You only live once}
