---
layout: default
title: Home
---

# Welcome to the VHDL Programming Repository

This repository contains various VHDL projects designed for learning and practicing digital design concepts such as Finite State Machines (FSMs), arithmetic units, and CPU implementation.

## Table of Contents
- [Basic Gates](/projects#basic-gates)
- [Half Adder](/projects#half-adder)
- [Full Adder](/projects#full-adder)
- [Multiplexer](/projects#multiplexer)
- [Encoder](/projects#encoder)
- [Decoder](/projects#decoder)
- [4-Bit Ripple Carry Adder](/projects#ripple-carry-adder)
- [Seven Segment Display](/projects#seven-segment-display)
- [Arithmetic Logic Unit (ALU)](/projects#alu)