INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_util_vector_logic_0_0/sim/diszain_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_util_vector_logic_0_1/sim/diszain_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_xor_0_0/sim/diszain_xor_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_xor_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_si_1_0/sim/diszain_si_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_si_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/ip/diszain_si_2_0/sim/diszain_si_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_si_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/fratele_lui_gigia/fratele_lui_gigia.ip_user_files/bd/diszain/sim/diszain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sources_1/bd/diszain/hdl/diszain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diszain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Downloads/lab2/fratele_lui_gigia/fratele_lui_gigia.srcs/sim_1/new/nununu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nununu
