// Seed: 2828257659
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  ;
  logic [-1 : 1  &  -1 'b0] id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6;
  parameter ["" : -1] id_7 = 1;
  wire  id_8;
  logic id_9;
  wire  id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_4,
      id_4
  );
  logic id_11;
endmodule
