{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432072171198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432072171224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 14:49:30 2015 " "Processing started: Tue May 19 14:49:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432072171224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432072171224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432072171224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1432072171751 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switchesqsys.qsys " "Elaborating Qsys system entity \"switchesqsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432072171810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:32 Progress: Loading qsys_tutorial/switchesqsys.qsys " "2015.05.19.14:49:32 Progress: Loading qsys_tutorial/switchesqsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072172986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Reading input file " "2015.05.19.14:49:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding clk_0 \[clock_source 14.0\] " "2015.05.19.14:49:33 Progress: Adding clk_0 \[clock_source 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Parameterizing module clk_0 " "2015.05.19.14:49:33 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\] " "2015.05.19.14:49:33 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Parameterizing module nios2_processor " "2015.05.19.14:49:33 Progress: Parameterizing module nios2_processor" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\] " "2015.05.19.14:49:33 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Parameterizing module onchip_memory " "2015.05.19.14:49:33 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding switches \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:33 Progress: Adding switches \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Parameterizing module switches " "2015.05.19.14:49:33 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding LEDs \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:33 Progress: Adding LEDs \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Parameterizing module LEDs " "2015.05.19.14:49:33 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:33 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\] " "2015.05.19.14:49:33 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072173979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module jtag_uart " "2015.05.19.14:49:34 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Adding readyToDownload1 \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:34 Progress: Adding readyToDownload1 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module readyToDownload1 " "2015.05.19.14:49:34 Progress: Parameterizing module readyToDownload1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Adding outSignal \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:34 Progress: Adding outSignal \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module outSignal " "2015.05.19.14:49:34 Progress: Parameterizing module outSignal" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Adding curByte1 \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:34 Progress: Adding curByte1 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module curByte1 " "2015.05.19.14:49:34 Progress: Parameterizing module curByte1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Adding readyToDownload2 \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:34 Progress: Adding readyToDownload2 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module readyToDownload2 " "2015.05.19.14:49:34 Progress: Parameterizing module readyToDownload2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Adding curByte2 \[altera_avalon_pio 14.0\] " "2015.05.19.14:49:34 Progress: Adding curByte2 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing module curByte2 " "2015.05.19.14:49:34 Progress: Parameterizing module curByte2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Building connections " "2015.05.19.14:49:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Parameterizing connections " "2015.05.19.14:49:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Validating " "2015.05.19.14:49:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.14:49:34 Progress: Done reading input file " "2015.05.19.14:49:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072174876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release. " "Switchesqsys.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.readyToDownload1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.readyToDownload1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.curByte1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.curByte1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.readyToDownload2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.readyToDownload2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.curByte2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.curByte2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072175191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys: Generating switchesqsys \"switchesqsys\" for QUARTUS_SYNTH " "Switchesqsys: Generating switchesqsys \"switchesqsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072176829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Starting RTL generation for module 'switchesqsys_nios2_processor' " "Nios2_processor: Starting RTL generation for module 'switchesqsys_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072181014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=switchesqsys_nios2_processor --dir=C:/Users/codyohl/AppData/Local/Temp/alt6574_6283196952341590826.dir/0001_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/codyohl/AppData/Local/Temp/alt6574_6283196952341590826.dir/0001_nios2_processor_gen//switchesqsys_nios2_processor_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=switchesqsys_nios2_processor --dir=C:/Users/codyohl/AppData/Local/Temp/alt6574_6283196952341590826.dir/0001_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/codyohl/AppData/Local/Temp/alt6574_6283196952341590826.dir/0001_nios2_processor_gen//switchesqsys_nios2_processor_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432072181014 ""}
