
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_364249233993425dbe39fd5246d7baad + Eco1C2G2T2.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_364249233993425dbe39fd5246d7baad
verilog: temp_364249233993425dbe39fd5246d7baad.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_364249233993425dbe39fd5246d7baad



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco1C2G2T2.UCF.json in-UCF: 4
num IN-STRUCTURES in Eco1C2G2T2.UCF.json in-UCF: 4
num IN-MODELS in Eco1C2G2T2.UCF.json in-UCF: 4
num IN-PARTS in Eco1C2G2T2.UCF.json in-UCF: 4
num IN-NODES in temp_364249233993425dbe39fd5246d7baad netlist: 7
['LacI_sensor', 'TetR_sensor', 'LuxR_sensor', 'CinR_sensor']
NOT valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco1C2G2T2.UCF.json out-UCF: 2
num OUT-STRUCTURES in Eco1C2G2T2.UCF.json out-UCF: 2
num OUT-MODELS in Eco1C2G2T2.UCF.json out-UCF: 2
num OUT-PARTS in Eco1C2G2T2.UCF.json out-UCF: 2
num OUT-NODES in temp_364249233993425dbe39fd5246d7baad netlist: 1
['YFP_reporter', 'YFP_reporter_2']
Valid output match!

GATES: 
num PARTS in Eco1C2G2T2.UCF.json UCF: 105
num STRUCTURES in Eco1C2G2T2.UCF.json UCF: 18
num MODELS in Eco1C2G2T2.UCF.json UCF: 18
num GATES in Eco1C2G2T2.UCF.json UCF: 18
num GATE USES: [9, True]
num GATES in temp_364249233993425dbe39fd5246d7baad netlist: 17
['AmeR', 'AmtR', 'BM3R1', 'BetI', 'HlyIIR', 'LmrA', 'PhlF', 'SrpR', 'VanR']
['A1_AmtR', 'B1_BM3R1', 'B2_BM3R1', 'B3_BM3R1', 'C1_CymR', 'E1_BetI', 'F1_AmeR', 'F2_AmeR', 'H1_HlyIIR', 'N1_LmrA', 'P1_PhlF', 'P2_PhlF', 'P3_PhlF', 'S1_SrpR', 'S2_SrpR', 'S3_SrpR', 'S4_SrpR', 'V1_VanR']
NOT valid intermediate match!
Cello object deleted...

Archivo Verilog temporal eliminado: temp_364249233993425dbe39fd5246d7baad.v
Archivo Verilog temporal creado: temp_de484297fe214f26a7cb8acbe5aaf101.v
