11:26:28 DEBUG : Logs will be stored at 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/IDE.log'.
11:26:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\xilinx_axi\github\v_hdmi_txss\v_ss_vitis\prj\temp_xsdb_launch_script.tcl
11:26:30 INFO  : Registering command handlers for Vitis TCF services
11:26:30 INFO  : Platform repository initialization has completed.
11:26:32 INFO  : XSCT server has started successfully.
11:26:32 INFO  : Successfully done setting XSCT server connection channel  
11:26:32 INFO  : plnx-install-location is set to ''
11:26:32 INFO  : Successfully done setting workspace for the tool. 
11:26:32 INFO  : Successfully done query RDI_DATADIR 
11:27:45 INFO  : Result from executing command 'getProjects': exde_hdmi
11:27:45 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:28:35 INFO  : Result from executing command 'getProjects': exde_hdmi
11:28:35 INFO  : Result from executing command 'getPlatforms': exde_hdmi|E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/exde_hdmi.xpfm;xilinx_vck190_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/tools/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:29:14 INFO  : Example project TxOnly_A53_1 has been created successfully.
11:29:21 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:31:29 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:31:44 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:32:09 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 94556A' is selected.
12:32:48 INFO  : 'jtag frequency' command is executed.
12:32:48 INFO  : Sourcing of 'D:/tools/xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:32:48 INFO  : Context for 'APU' is selected.
12:32:49 INFO  : System reset is completed.
12:32:52 INFO  : 'after 3000' command is executed.
12:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 94556A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-94556A-14730093-0"}' command is executed.
12:33:03 INFO  : Device configured successfully with "E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/_ide/bitstream/exdes_wrapper.bit"
12:33:03 INFO  : Context for 'APU' is selected.
12:33:04 INFO  : Hardware design and registers information is loaded from 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/hw/exdes_wrapper.xsa'.
12:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:04 INFO  : Context for 'APU' is selected.
12:33:04 INFO  : Boot mode is read from the target.
12:33:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:33:04 INFO  : The application 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/sw/exde_hdmi/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:33:05 INFO  : 'set bp_33_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:33:06 INFO  : 'con -block -timeout 60' command is executed.
12:33:06 INFO  : 'bpremove $bp_33_4_fsbl_bp' command is executed.
12:33:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:33:07 INFO  : The application 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/Debug/TxOnly_A53_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/tools/xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 94556A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-94556A-14730093-0"}
fpga -file E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/_ide/bitstream/exdes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/hw/exdes_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/sw/exde_hdmi/boot/fsbl.elf
set bp_33_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/Debug/TxOnly_A53_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:07 INFO  : 'con' command is executed.
12:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:33:07 INFO  : Launch script is exported to file 'E:\xilinx_axi\github\v_hdmi_txss\v_ss_vitis\prj\TxOnly_A53_1_system\_ide\scripts\debugger_txonly_a53_1-default.tcl'
12:35:00 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:35:07 INFO  : Disconnected from the channel tcfchan#2.
12:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 94556A' is selected.
12:35:08 INFO  : 'jtag frequency' command is executed.
12:35:08 INFO  : Sourcing of 'D:/tools/xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : System reset is completed.
12:35:11 INFO  : 'after 3000' command is executed.
12:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 94556A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-94556A-14730093-0"}' command is executed.
12:35:22 INFO  : Device configured successfully with "E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/_ide/bitstream/exdes_wrapper.bit"
12:35:22 INFO  : Context for 'APU' is selected.
12:35:23 INFO  : Hardware design and registers information is loaded from 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/hw/exdes_wrapper.xsa'.
12:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:23 INFO  : Context for 'APU' is selected.
12:35:23 INFO  : Boot mode is read from the target.
12:35:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:23 INFO  : The application 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/sw/exde_hdmi/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:23 INFO  : 'set bp_35_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:35:24 INFO  : 'con -block -timeout 60' command is executed.
12:35:24 INFO  : 'bpremove $bp_35_23_fsbl_bp' command is executed.
12:35:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:26 INFO  : The application 'E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/Debug/TxOnly_A53_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/tools/xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 94556A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-94556A-14730093-0"}
fpga -file E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/_ide/bitstream/exdes_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/hw/exdes_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/exde_hdmi/export/exde_hdmi/sw/exde_hdmi/boot/fsbl.elf
set bp_35_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/xilinx_axi/github/v_hdmi_txss/v_ss_vitis/prj/TxOnly_A53_1/Debug/TxOnly_A53_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:26 INFO  : 'con' command is executed.
12:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:35:26 INFO  : Launch script is exported to file 'E:\xilinx_axi\github\v_hdmi_txss\v_ss_vitis\prj\TxOnly_A53_1_system\_ide\scripts\debugger_txonly_a53_1-default.tcl'
12:37:42 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
12:40:56 INFO  : Checking for BSP changes to sync application flags for project 'TxOnly_A53_1'...
