// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Tue Sep 10 23:40:27 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/desktop/microp_lab2/source/impl_1/verilog_lab2.sv"
// file 3 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 23 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 24 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 25 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 26 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 29 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 30 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 31 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 32 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 35 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 37 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 38 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input clk, input reset, input [3:0]left, input [3:0]right, 
            output [6:0]seg, output [4:0]led);
    
    (* is_clock=1, lineinfo="@2(6[14],6[17])" *) wire clk_c;
    
    wire reset_c, left_c_3, left_c_2, left_c_1, left_c_0, right_c_3, 
        right_c_2, right_c_1, right_c_0, seg_c_6, seg_c_5, seg_c_4, 
        seg_c_3, seg_c_2, seg_c_1, seg_c_0, GND_net, n182;
    
    (* lineinfo="@2(9[20],9[25])" *) IB \right_pad[0]  (.I(right[0]), .O(right_c_0));
    (* lineinfo="@2(9[20],9[25])" *) IB \right_pad[1]  (.I(right[1]), .O(right_c_1));
    (* lineinfo="@2(9[20],9[25])" *) IB \right_pad[2]  (.I(right[2]), .O(right_c_2));
    (* lineinfo="@2(9[20],9[25])" *) IB \right_pad[3]  (.I(right[3]), .O(right_c_3));
    (* lineinfo="@2(8[20],8[24])" *) IB \left_pad[0]  (.I(left[0]), .O(left_c_0));
    (* lineinfo="@2(8[20],8[24])" *) IB \left_pad[1]  (.I(left[1]), .O(left_c_1));
    (* lineinfo="@2(8[20],8[24])" *) IB \left_pad[2]  (.I(left[2]), .O(left_c_2));
    (* lineinfo="@2(8[20],8[24])" *) IB \left_pad[3]  (.I(left[3]), .O(left_c_3));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(6[14],6[17])" *) IB clk_pad (.I(clk), .O(clk_c));
    (* lineinfo="@2(11[21],11[24])" *) OB \led_pad[0]  (.I(GND_net), .O(led[0]));
    (* lineinfo="@2(11[21],11[24])" *) OB \led_pad[1]  (.I(GND_net), .O(led[1]));
    (* lineinfo="@2(11[21],11[24])" *) OB \led_pad[2]  (.I(GND_net), .O(led[2]));
    (* lineinfo="@2(11[21],11[24])" *) OB \led_pad[3]  (.I(GND_net), .O(led[3]));
    (* lineinfo="@2(11[21],11[24])" *) OB \led_pad[4]  (.I(GND_net), .O(led[4]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@2(14[20],14[55])" *) seven_seg_decoder MOD1 (left_c_0, left_c_3, 
            left_c_1, left_c_2, right_c_1, right_c_3, right_c_2, right_c_0, 
            seg_c_6, clk_c, n182, seg_c_5, seg_c_4, seg_c_3, seg_c_2, 
            seg_c_1, seg_c_0);
    (* lut_function="(!(A))", lineinfo="@2(7[14],7[19])" *) LUT4 i174_1_lut (.A(reset_c), 
            .Z(n182));
    defparam i174_1_lut.INIT = "0x5555";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module seven_seg_decoder
//

module seven_seg_decoder (input left_c_0, input left_c_3, input left_c_1, 
            input left_c_2, input right_c_1, input right_c_3, input right_c_2, 
            input right_c_0, output seg_c_6, input clk_c, input n182, 
            output seg_c_5, output seg_c_4, output seg_c_3, output seg_c_2, 
            output seg_c_1, output seg_c_0);
    
    (* is_clock=1, lineinfo="@2(6[14],6[17])" *) wire clk_c;
    wire [6:0]seg_c_6_N_2;
    wire [6:0]seg_c_6_N_3;
    (* lineinfo="@2(31[15],31[20])" *) wire [23:0]state;
    wire [5:0]n29;
    
    wire n6, n236, n522, GND_net, n234, n519, n3, n2, n232, 
        n516, n5, n4, n513, VCC_net;
    
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@2(44[4],62[11])" *) LUT4 i45_4_lut (.A(left_c_0), 
            .B(left_c_3), .C(left_c_1), .D(left_c_2), .Z(seg_c_6_N_2[4]));
    defparam i45_4_lut.INIT = "0xc410";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@2(65[4],83[11])" *) LUT4 i121_4_lut (.A(right_c_1), 
            .B(right_c_3), .C(right_c_2), .D(right_c_0), .Z(seg_c_6_N_3[1]));
    defparam i121_4_lut.INIT = "0x6302";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(44[4],62[11])" *) LUT4 i29_4_lut (.A(left_c_0), 
            .B(left_c_3), .C(left_c_2), .D(left_c_1), .Z(seg_c_6_N_2[5]));
    defparam i29_4_lut.INIT = "0xd860";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)+!C !(D)))+!A (B+(C+!(D)))))", lineinfo="@2(44[4],62[11])" *) LUT4 i28_4_lut (.A(left_c_0), 
            .B(left_c_1), .C(left_c_3), .D(left_c_2), .Z(seg_c_6_N_2[6]));
    defparam i28_4_lut.INIT = "0x2182";
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@2(65[4],83[11])" *) LUT4 i120_4_lut (.A(right_c_1), 
            .B(right_c_3), .C(right_c_0), .D(right_c_2), .Z(seg_c_6_N_3[2]));
    defparam i120_4_lut.INIT = "0x3170";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_0_3_lut (.A(seg_c_6_N_2[6]), 
            .B(seg_c_6_N_3[6]), .C(state[5]), .Z(seg_c_6));
    defparam seg_c_6_I_0_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i5 (.D(n29[4]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(n2));
    defparam state_9_10__i5.REGSET = "RESET";
    defparam state_9_10__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_1_3_lut (.A(seg_c_6_N_2[5]), 
            .B(seg_c_6_N_3[5]), .C(state[5]), .Z(seg_c_5));
    defparam seg_c_6_I_1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_2_3_lut (.A(seg_c_6_N_2[4]), 
            .B(seg_c_6_N_3[4]), .C(state[5]), .Z(seg_c_4));
    defparam seg_c_6_I_2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_3_3_lut (.A(seg_c_6_N_2[3]), 
            .B(seg_c_6_N_3[3]), .C(state[5]), .Z(seg_c_3));
    defparam seg_c_6_I_3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C+!(D))+!B ((D)+!C)))", lineinfo="@2(65[4],83[11])" *) LUT4 i101_4_lut (.A(right_c_0), 
            .B(right_c_3), .C(right_c_2), .D(right_c_1), .Z(seg_c_6_N_3[3]));
    defparam i101_4_lut.INIT = "0xa41a";
    (* lineinfo="@2(38[13],38[22])" *) FA2 state_9_10_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(state[5]), .D0(n236), .CI0(n236), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n522), .CI1(n522), .CO0(n522), 
            .S0(n29[5]));
    defparam state_9_10_add_4_7.INIT0 = "0xc33c";
    defparam state_9_10_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@2(38[13],38[22])" *) FA2 state_9_10_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n234), .CI0(n234), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n519), .CI1(n519), .CO0(n519), 
            .CO1(n236), .S0(n29[3]), .S1(n29[4]));
    defparam state_9_10_add_4_5.INIT0 = "0xc33c";
    defparam state_9_10_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@2(65[4],83[11])" *) LUT4 i100_4_lut (.A(right_c_0), 
            .B(right_c_3), .C(right_c_1), .D(right_c_2), .Z(seg_c_6_N_3[4]));
    defparam i100_4_lut.INIT = "0xc410";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_4_3_lut (.A(seg_c_6_N_2[2]), 
            .B(seg_c_6_N_3[2]), .C(state[5]), .Z(seg_c_2));
    defparam seg_c_6_I_4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_5_3_lut (.A(seg_c_6_N_2[1]), 
            .B(seg_c_6_N_3[1]), .C(state[5]), .Z(seg_c_1));
    defparam seg_c_6_I_5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(65[4],83[11])" *) LUT4 i84_4_lut (.A(right_c_0), 
            .B(right_c_3), .C(right_c_2), .D(right_c_1), .Z(seg_c_6_N_3[5]));
    defparam i84_4_lut.INIT = "0xd860";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@2(65[4],83[11])" *) LUT4 mux_10_Mux_0_i15_4_lut (.A(right_c_1), 
            .B(right_c_0), .C(right_c_3), .D(right_c_2), .Z(seg_c_6_N_3[0]));
    defparam mux_10_Mux_0_i15_4_lut.INIT = "0x1805";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)+!C !(D)))+!A (B+(C+!(D)))))", lineinfo="@2(65[4],83[11])" *) LUT4 i83_4_lut (.A(right_c_0), 
            .B(right_c_1), .C(right_c_3), .D(right_c_2), .Z(seg_c_6_N_3[6]));
    defparam i83_4_lut.INIT = "0x2182";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@2(44[4],62[11])" *) LUT4 i66_4_lut (.A(left_c_1), 
            .B(left_c_3), .C(left_c_2), .D(left_c_0), .Z(seg_c_6_N_2[1]));
    defparam i66_4_lut.INIT = "0x6302";
    (* lineinfo="@2(38[13],38[22])" *) FA2 state_9_10_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n232), .CI0(n232), .A1(GND_net), 
            .B1(GND_net), .C1(n4), .D1(n516), .CI1(n516), .CO0(n516), 
            .CO1(n234), .S0(n29[1]), .S1(n29[2]));
    defparam state_9_10_add_4_3.INIT0 = "0xc33c";
    defparam state_9_10_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@2(38[13],38[22])" *) FA2 state_9_10_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n6), .D1(n513), .CI1(n513), .CO0(n513), .CO1(n232), 
            .S1(n29[0]));
    defparam state_9_10_add_4_1.INIT0 = "0xc33c";
    defparam state_9_10_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i4 (.D(n29[3]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(n3));
    defparam state_9_10__i4.REGSET = "RESET";
    defparam state_9_10__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i3 (.D(n29[2]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(n4));
    defparam state_9_10__i3.REGSET = "RESET";
    defparam state_9_10__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@2(44[4],62[11])" *) LUT4 mux_9_Mux_0_i15_4_lut (.A(left_c_1), 
            .B(left_c_0), .C(left_c_3), .D(left_c_2), .Z(seg_c_6_N_2[0]));
    defparam mux_9_Mux_0_i15_4_lut.INIT = "0x1805";
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i2 (.D(n29[1]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(n5));
    defparam state_9_10__i2.REGSET = "RESET";
    defparam state_9_10__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i6 (.D(n29[5]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(state[5]));
    defparam state_9_10__i6.REGSET = "RESET";
    defparam state_9_10__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@2(44[4],62[11])" *) LUT4 i65_4_lut (.A(left_c_1), 
            .B(left_c_3), .C(left_c_0), .D(left_c_2), .Z(seg_c_6_N_2[2]));
    defparam i65_4_lut.INIT = "0x3170";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(43[3],83[11])" *) LUT4 seg_c_6_I_6_3_lut (.A(seg_c_6_N_2[0]), 
            .B(seg_c_6_N_3[0]), .C(state[5]), .Z(seg_c_0));
    defparam seg_c_6_I_6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C+!(D))+!B ((D)+!C)))", lineinfo="@2(44[4],62[11])" *) LUT4 i46_4_lut (.A(left_c_0), 
            .B(left_c_3), .C(left_c_2), .D(left_c_1), .Z(seg_c_6_N_2[3]));
    defparam i46_4_lut.INIT = "0xa41a";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(38[13],38[22])" *) FD1P3XZ state_9_10__i1 (.D(n29[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(n182), .Q(n6));
    defparam state_9_10__i1.REGSET = "RESET";
    defparam state_9_10__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    
endmodule
