Analysis & Synthesis report for toolflow
Mon Oct 28 08:44:43 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 15. Parameter Settings for User Entity Instance: mem:IMem
 16. Parameter Settings for User Entity Instance: mem:DMem
 17. Parameter Settings for User Entity Instance: mux2t1_5:mux_RegDest
 18. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg0
 19. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg1
 20. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg2
 21. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg3
 22. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg4
 23. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg5
 24. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg6
 25. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg7
 26. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg8
 27. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg9
 28. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg10
 29. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg11
 30. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg12
 31. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg13
 32. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg14
 33. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg15
 34. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg16
 35. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg17
 36. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg18
 37. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg19
 38. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg20
 39. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg21
 40. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg22
 41. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg23
 42. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg24
 43. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg25
 44. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg26
 45. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg27
 46. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg28
 47. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg29
 48. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg30
 49. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg31
 50. Parameter Settings for User Entity Instance: mux2t1_N:mux_ALU_Reg_Imm
 51. Parameter Settings for User Entity Instance: mux2t1_N:mux_Mem_Reg
 52. Parameter Settings for User Entity Instance: mux2t1_N:mux_Op_Jal
 53. Parameter Settings for User Entity Instance: mux2t1_5:mux_RegAddr_JalAddr
 54. Port Connectivity Checks: "mux2t1_5:mux_RegAddr_JalAddr"
 55. Port Connectivity Checks: "control_logic:control_component"
 56. Port Connectivity Checks: "fetch_logic:fetch_component"
 57. Port Connectivity Checks: "alu:alu_1"
 58. Port Connectivity Checks: "reg_file:regFile|n_reg:Reg0"
 59. Port Connectivity Checks: "reg_file:regFile|decoder_32:Decoder"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 28 08:44:41 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,907                                         ;
;     Total combinational functions  ; 48,443                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+------------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/ALU/alu.vhd                     ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd                     ;         ;
; ../../proj/src/ALU/alu_control.vhd             ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd             ;         ;
; ../../proj/src/Basic Components/Decoder_32.vhd ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd ;         ;
; ../../proj/src/Basic Components/extenders.vhd  ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd  ;         ;
; ../../proj/src/ControlFlow/control_logic.vhd   ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd   ;         ;
; ../../proj/src/FetchLogic/fetch_logic.vhd      ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd      ;         ;
; ../../proj/src/MIPS_types.vhd                  ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd                  ;         ;
; ../../proj/src/Muxes/32t1_mux_32.vhd           ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd           ;         ;
; ../../proj/src/Muxes/mux2t1_5.vhd              ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd              ;         ;
; ../../proj/src/Muxes/mux2t1_N.vhd              ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd              ;         ;
; ../../proj/src/Provided Components/dffg.vhd    ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd    ;         ;
; ../../proj/src/RegFile/n_reg.vhd               ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd               ;         ;
; ../../proj/src/RegFile/reg_file.vhd            ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd            ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd     ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd     ;         ;
; ../../proj/src/TopLevel/mem.vhd                ; yes             ; User VHDL File  ; /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd                ;         ;
+------------------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,907    ;
;                                             ;            ;
; Total combinational functions               ; 48443      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45796      ;
;     -- 3 input functions                    ; 1229       ;
;     -- <=2 input functions                  ; 1418       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48292      ;
;     -- arithmetic mode                      ; 151        ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 390519     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Entity Name    ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------+--------------+
; |MIPS_Processor                      ; 48443 (45)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                    ; MIPS_Processor ; work         ;
;    |ALU_Control:alu_ctrl|            ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Control:alu_ctrl                               ; ALU_Control    ; work         ;
;    |alu:alu_1|                       ; 915 (915)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_1                                          ; alu            ; work         ;
;    |control_logic:control_component| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control_logic:control_component                    ; control_logic  ; work         ;
;    |extenders:imm_SignExtend|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extenders:imm_SignExtend                           ; extenders      ; work         ;
;    |fetch_logic:fetch_component|     ; 134 (134)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:fetch_component                        ; fetch_logic    ; work         ;
;    |mem:DMem|                        ; 22914 (22914)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                           ; mem            ; work         ;
;    |mem:IMem|                        ; 22931 (22931)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                           ; mem            ; work         ;
;    |mux2t1_5:mux_RegDest|            ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:mux_RegDest                               ; mux2t1_5       ; work         ;
;    |mux2t1_N:mux_ALU_Reg_Imm|        ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:mux_ALU_Reg_Imm                           ; mux2t1_N       ; work         ;
;    |mux2t1_N:mux_Op_Jal|             ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:mux_Op_Jal                                ; mux2t1_N       ; work         ;
;    |reg_file:regFile|                ; 1345 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile                                   ; reg_file       ; work         ;
;       |decoder_32:Decoder|           ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|decoder_32:Decoder                ; decoder_32     ; work         ;
;       |mux_32:Mux1|                  ; 648 (648)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|mux_32:Mux1                       ; mux_32         ; work         ;
;       |mux_32:Mux2|                  ; 654 (654)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|mux_32:Mux2                       ; mux_32         ; work         ;
;       |n_reg:Reg10|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg11|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg12|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg13|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg14|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg15|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg16|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg17|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg18|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg19|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg1|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg20|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg21|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg22|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg23|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg24|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg25|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg26|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg27|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg28|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg29|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg2|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg30|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg31|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31                       ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:0:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:10:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:11:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:12:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:13:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:14:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:15:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:16:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:17:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:18:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:19:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:1:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:20:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:21:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:22:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:23:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:24:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:25:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:26:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:27:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:28:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:29:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:2:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:30:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:31:REGI ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:3:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:4:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:5:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:6:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:7:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:8:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:9:REGI  ; dffg           ; work         ;
;       |n_reg:Reg3|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg4|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg5|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg6|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg7|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg8|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
;       |n_reg:Reg9|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9                        ; n_reg          ; work         ;
;          |dffg:\G_n_reg:0:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:0:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:10:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:10:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:11:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:11:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:12:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:12:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:13:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:13:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:14:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:14:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:15:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:15:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:16:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:16:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:17:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:17:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:18:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:18:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:19:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:19:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:1:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:1:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:20:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:20:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:21:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:21:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:22:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:22:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:23:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:23:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:24:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:24:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:25:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:25:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:26:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:26:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:27:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:27:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:28:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:28:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:29:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:29:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:2:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:2:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:30:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:30:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:31:REGI|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:31:REGI  ; dffg           ; work         ;
;          |dffg:\G_n_reg:3:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:3:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:4:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:4:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:5:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:5:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:6:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:6:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:7:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:7:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:8:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:8:REGI   ; dffg           ; work         ;
;          |dffg:\G_n_reg:9:REGI|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:9:REGI   ; dffg           ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; alu:alu_1|s_subResult[0]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[0]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_addResult[1]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[1]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_subResult[2]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[2]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[3]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[3]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_addResult[4]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[4]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[5]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[5]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[6]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[6]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[7]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[7]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[8]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[8]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[9]                            ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[9]                            ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[10]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[10]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[11]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[11]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[12]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[12]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[13]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[13]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[14]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[14]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[15]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[15]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[16]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[16]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[17]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[17]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[18]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[18]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[19]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[19]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[20]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[20]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[21]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[21]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[22]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[22]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[23]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[23]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_subResult[24]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[24]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[25]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[25]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[26]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[26]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[27]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[27]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_addResult[28]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[28]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[29]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[29]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[30]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[30]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; alu:alu_1|s_addResult[31]                           ; alu:alu_1|Mux75                                 ; yes                    ;
; alu:alu_1|s_subResult[31]                           ; alu:alu_1|Mux38                                 ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[6]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[5]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[4]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[3]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[2]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[7]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[9]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[8]     ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[10]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[11]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[31]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[30]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[29]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[28]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[27]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[26]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[25]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[24]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[23]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[22]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[21]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[20]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[19]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[18]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[17]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[16]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[15]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[14]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[13]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; fetch_logic:fetch_component|s_shifted_branch[12]    ; fetch_logic:fetch_component|s_shifted_branch[1] ; yes                    ;
; Number of user-specified and inferred latches = 94  ;                                                 ;                        ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-------------------------------------------------------+---------------------------------------------+
; Register name                                         ; Reason for Removal                          ;
+-------------------------------------------------------+---------------------------------------------+
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:31:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:30:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:29:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:28:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:27:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:26:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:25:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:24:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:23:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:22:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:21:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:20:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:19:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:18:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:17:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:16:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:15:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:14:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:13:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:12:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:11:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:10:REGI|s_Q ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:9:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:8:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:7:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:6:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:5:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:4:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:3:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:2:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:1:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:0:REGI|s_Q  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32                ;                                             ;
+-------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------+
; Register name                                         ; Reason for Removal             ; Registers Removed due to This Register                ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------+
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:31:REGI|s_Q ; Stuck at GND                   ; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:30:REGI|s_Q ;
;                                                       ; due to stuck port clock_enable ;                                                       ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fetch_logic:fetch_component|s_PC[22]   ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[28] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[18] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Control:alu_ctrl|Mux12           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:mux_Op_Jal|o_O[0]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_5:mux_RegDest|o_O[4]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux69                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux89                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:regFile|mux_32:Mux2|Mux12   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:regFile|mux_32:Mux1|Mux22   ;
; 64:1               ; 2 bits    ; 84 LEs        ; 20 LEs               ; 64 LEs                 ; No         ; |MIPS_Processor|control_logic:control_component|Mux1 ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux11                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux20                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux7                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux27                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|alu:alu_1|Mux5                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|alu:alu_1|Mux32                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:mux_RegDest ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg7 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg8 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg10 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg11 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg12 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg13 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg14 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg15 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg16 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg17 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg18 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg19 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg20 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg21 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg22 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg23 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg24 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg25 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg26 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg27 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg28 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg29 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg30 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg31 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_ALU_Reg_Imm ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_Mem_Reg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_Op_Jal ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:mux_RegAddr_JalAddr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:mux_RegAddr_JalAddr" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_logic:control_component"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_logic:fetch_component"                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_next_inst_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_1"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "reg_file:regFile|n_reg:Reg0" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:regFile|decoder_32:Decoder"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 48443                       ;
;     arith             ; 151                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 122                         ;
;     normal            ; 48292                       ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1388                        ;
;         3 data inputs ; 1107                        ;
;         4 data inputs ; 45796                       ;
;                       ;                             ;
; Max LUT depth         ; 39.00                       ;
; Average LUT depth     ; 25.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct 28 08:38:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd
    Info (12022): Found design unit 1: alu-mixed File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 27
    Info (12023): Found entity 1: alu File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd
    Info (12022): Found design unit 1: ALU_Control-behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd Line: 25
    Info (12023): Found entity 1: ALU_Control File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd
    Info (12022): Found design unit 1: decoder_32-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd Line: 20
    Info (12023): Found entity 1: decoder_32 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd
    Info (12022): Found design unit 1: onescomp-structural File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd Line: 21
    Info (12023): Found entity 1: onescomp File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd
    Info (12022): Found design unit 1: shifter-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd Line: 23
    Info (12023): Found entity 1: shifter File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd
    Info (12022): Found design unit 1: extenders-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd Line: 21
    Info (12023): Found entity 1: extenders File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd
    Info (12022): Found design unit 1: n_adder-structural File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd Line: 24
    Info (12023): Found entity 1: n_adder File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd
    Info (12022): Found design unit 1: control_logic-behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd Line: 36
    Info (12023): Found entity 1: control_logic File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd
    Info (12022): Found design unit 1: fetch_logic-behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 31
    Info (12023): Found entity 1: fetch_logic File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 16
Info (12021): Found 2 design units, including 0 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd
    Info (12022): Found design unit 1: mux_32-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd Line: 19
    Info (12023): Found entity 1: mux_32 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd Line: 28
    Info (12023): Found entity 1: mux2t1 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd Line: 24
    Info (12023): Found entity 1: mux2t1_5 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-Behavioral File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd Line: 24
    Info (12023): Found entity 1: mux2t1_N File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd
    Info (12022): Found design unit 1: adder-structure File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd Line: 41
    Info (12023): Found entity 1: adder File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd
    Info (12022): Found design unit 1: n_reg-structural File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 22
    Info (12023): Found entity 1: n_reg File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structure File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 29
    Info (12023): Found entity 1: reg_file File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Info (12023): Found entity 1: MIPS_Processor File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-structure File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd Line: 31
    Info (12023): Found entity 1: add_sub File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd Line: 20
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(208): object "s_MemRead" assigned a value but never read File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 208
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(229): object "s_PC_Out" assigned a value but never read File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 229
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 252
Info (12128): Elaborating entity "mux2t1_5" for hierarchy "mux2t1_5:mux_RegDest" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 271
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:regFile" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 278
Info (12128): Elaborating entity "decoder_32" for hierarchy "reg_file:regFile|decoder_32:Decoder" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 90
Info (12128): Elaborating entity "n_reg" for hierarchy "reg_file:regFile|n_reg:Reg0" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 94
Info (12128): Elaborating entity "dffg" for hierarchy "reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:0:REGI" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 36
Info (12128): Elaborating entity "mux_32" for hierarchy "reg_file:regFile|mux_32:Mux1" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 288
Info (12128): Elaborating entity "extenders" for hierarchy "extenders:imm_SignExtend" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 289
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:mux_ALU_Reg_Imm" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 294
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:alu_ctrl" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 300
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_1" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 308
Warning (10631): VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable "s_addResult", which holds its previous value in one or more paths through the process File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Warning (10631): VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable "s_overflow_detect", which holds its previous value in one or more paths through the process File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Warning (10631): VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable "s_subResult", which holds its previous value in one or more paths through the process File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[0]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[1]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[2]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[3]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[4]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[5]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[6]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[7]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[8]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[9]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[10]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[11]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[12]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[13]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[14]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[15]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[16]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[17]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[18]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[19]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[20]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[21]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[22]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[23]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[24]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[25]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[26]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[27]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[28]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[29]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[30]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_subResult[31]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_overflow_detect[0]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_overflow_detect[1]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_overflow_detect[2]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[0]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[1]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[2]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[3]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[4]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[5]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[6]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[7]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[8]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[9]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[10]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[11]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[12]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[13]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[14]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[15]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[16]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[17]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[18]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[19]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[20]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[21]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[22]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[23]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[24]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[25]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[26]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[27]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[28]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[29]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[30]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (10041): Inferred latch for "s_addResult[31]" at alu.vhd(35) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
Info (12128): Elaborating entity "fetch_logic" for hierarchy "fetch_logic:fetch_component" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 324
Warning (10631): VHDL Process Statement warning at fetch_logic.vhd(51): inferring latch(es) for signal or variable "s_shifted_branch", which holds its previous value in one or more paths through the process File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[0]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[1]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[2]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[3]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[4]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[5]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[6]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[7]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[8]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[9]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[10]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[11]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[12]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[13]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[14]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[15]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[16]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[17]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[18]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[19]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[20]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[21]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[22]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[23]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[24]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[25]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[26]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[27]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[28]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[29]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[30]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (10041): Inferred latch for "s_shifted_branch[31]" at fetch_logic.vhd(51) File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Info (12128): Elaborating entity "control_logic" for hierarchy "control_logic:control_component" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 337
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[30]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[29]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[28]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[27]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[26]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[25]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[24]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[23]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[22]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[21]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[20]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[19]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Info (13026): Duplicate LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[18]" merged with LATCH primitive "fetch_logic:fetch_component|s_shifted_branch[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
Warning (13012): Latch alu:alu_1|s_subResult[0] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[0] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[1] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[1] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[2] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[2] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[3] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[3] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[4] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[4] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[5] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[5] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[6] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[6] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[7] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[7] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[8] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[8] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[9] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[9] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[10] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[10] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[11] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[11] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[12] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[12] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[13] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[13] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[14] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[14] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[15] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[15] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[16] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[16] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[17] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[17] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[18] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[18] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[19] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[19] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[20] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[20] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[21] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[21] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[22] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[22] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[23] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[23] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[24] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[24] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[25] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[25] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[26] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[26] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[27] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[27] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[28] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[28] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[29] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[29] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[30] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[30] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_addResult[31] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch alu:alu_1|s_subResult[31] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[6] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[5] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[4] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[3] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[2] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[7] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[9] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[8] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[10] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[11] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[31] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[17] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[16] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[15] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[14] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[13] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[11] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Warning (13012): Latch fetch_logic:fetch_component|s_shifted_branch[12] has unsafe behavior File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component|s_PC[10] File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Info (13000): Registers with preset signals will power-up high File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 115070 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114971 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 1192 megabytes
    Info: Processing ended: Mon Oct 28 08:44:43 2024
    Info: Elapsed time: 00:05:54
    Info: Total CPU time (on all processors): 00:05:56


