/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_t.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE0_BANK_CONFIGr_fields[] = {
    { HASH_ZERO_OR_LSBf, 1, 20, 0 },
    { MAPPING_MODEf, 1, 21, 0 },
    { STAGE0_BANKSf, 5, 0, SOCF_LE },
    { STAGE1_BANKSf, 5, 5, SOCF_LE },
    { STAGE2_BANKSf, 5, 10, SOCF_LE },
    { STAGE3_BANKSf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAG_0r_fields[] = {
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAG_1r_fields[] = {
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_TAG_0_BCM56840_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TAG_0_BCM88670_A0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_TAG_1_BCM56840_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TAG_1_BCM88670_A0r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMBISTREr_fields[] = {
    { SMBISTDONEf, 4, 4, SOCF_LE|SOCF_RO },
    { SMBISTFAILf, 4, 8, SOCF_LE|SOCF_RO },
    { SMBISTONf, 4, 0, SOCF_LE|SOCF_RO },
    { SMBISTSOf, 4, 12, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMBISTWRr_fields[] = {
    { SMBISTENf, 4, 1, SOCF_LE },
    { SMBISTMODEf, 2, 5, SOCF_LE },
    { SMBISTRESUMEf, 4, 7, SOCF_LE },
    { SMBISTSEf, 4, 15, SOCF_LE },
    { SMBISTSIf, 4, 19, SOCF_LE },
    { SMBISTTCKf, 4, 11, SOCF_LE },
    { TMODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMCONTROLLERr_fields[] = {
    { TCAMCTRLBANKf, 2, 1, SOCF_LE },
    { TCAMCTRLDSTf, 9, 12, SOCF_LE },
    { TCAMCTRLRANGEf, 9, 21, SOCF_LE },
    { TCAMCTRLSRCf, 9, 3, SOCF_LE },
    { TCAMCTRLTRIGGERf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMPOWERr_fields[] = {
    { TCAMDISABLEf, 4, 1, SOCF_LE },
    { TCAMPOWERDOWNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCDPMAPPROFILE_0r_fields[] = {
    { TCDPMAPPROFILEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCDPMAPPROFILE_2r_fields[] = {
    { TCDPMAPPROFILEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TCPACTIONPROFILESr_fields[] = {
    { ACTIONPROFILETCPEQUALPORTSFWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILETCPEQUALPORTSSNPf, 2, 18, SOCF_LE },
    { ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERFWDf, 3, 20, SOCF_LE },
    { ACTIONPROFILETCPFRAGMENTINCOMPLETEHEADERSNPf, 2, 23, SOCF_LE },
    { ACTIONPROFILETCPFRAGMENTOFFSETLT8FWDf, 3, 25, SOCF_LE },
    { ACTIONPROFILETCPFRAGMENTOFFSETLT8SNPf, 2, 28, SOCF_LE },
    { ACTIONPROFILETCPSNFLAGSZEROFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILETCPSNFLAGSZEROSNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILETCPSNZEROFLAGSSETFWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILETCPSNZEROFLAGSSETSNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILETCPSYNFINFWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILETCPSYNFINSNPf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TCPUDP_PROTOCOLr_fields[] = {
    { TCP_PROTOCOL0f, 8, 16, SOCF_LE },
    { TCP_PROTOCOL1f, 8, 24, SOCF_LE },
    { UDP_PROTOCOL0f, 8, 0, SOCF_LE },
    { UDP_PROTOCOL1f, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TCPUDP_PROTOCOL_ENABLEr_fields[] = {
    { TCP_PROTOCOL0f, 1, 2, 0 },
    { TCP_PROTOCOL1f, 1, 3, 0 },
    { UDP_PROTOCOL0f, 1, 0, 0 },
    { UDP_PROTOCOL1f, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TDACTr_fields[] = {
    { BATM_PIf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TDBGC0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TDBGC0_BCM53400_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TDBGC0_BCM56450_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE },
    { PARITYf, 1, 26, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC0_BCM88732_A0r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECTr_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56150_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56504_B0r_fields[] = {
    { BITMAPf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM56800_A0r_fields[] = {
    { BITMAPf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC0_SELECT_BCM88732_A0r_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { THGIf, 1, 24, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TVLANf, 1, 12, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC10_SELECTr_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TVLANf, 1, 12, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDBGC3_SELECTr_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE },
    { TAGEDf, 1, 16, 0 },
    { TBUS_PARITY_ERRf, 1, 26, 0 },
    { TEP_ADDITIONS_TOO_LARGEf, 1, 29, 0 },
    { TFRAME_LESS_THAN_MIN_SIZEf, 1, 27, 0 },
    { TGIP4f, 1, 0, 0 },
    { TGIP6f, 1, 4, 0 },
    { TIP4MSECf, 1, 2, 0 },
    { TIP6MSECf, 1, 6, 0 },
    { TIPD4f, 1, 1, 0 },
    { TIPD6f, 1, 5, 0 },
    { TIPMCD6f, 1, 7, 0 },
    { TL2_MTUf, 1, 25, 0 },
    { TMEM_ECC_ERRf, 1, 8, 0 },
    { TMODID_GRT_31f, 1, 28, 0 },
    { TMSECf, 1, 17, 0 },
    { TPKTDf, 1, 18, 0 },
    { TQINQf, 1, 3, 0 },
    { TSTGDf, 1, 15, 0 },
    { TVLANf, 1, 12, 0 },
    { TVXLTMDf, 1, 14, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TDBGC_SELECT_2r_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMANDLINKLOADCONFIGURATIONr_fields[] = {
    { CPUTDM2BYTESFTMHf, 1, 16, 0 },
    { GCILINKLOADEVENTf, 2, 2, SOCF_LE },
    { GCILINKLOADWDPf, 3, 4, SOCF_LE },
    { GCIMASKRESETHOLDPDf, 3, 13, SOCF_LE },
    { GCIMASKRESETTHf, 6, 7, SOCF_LE },
    { IPTTDMDIFSIZEENf, 1, 1, 0 },
    { TDMDIFSIZEENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMCELLSCOUNTERr_fields[] = {
    { TDMDATACELLCNTf, 31, 0, SOCF_LE },
    { TDMDATACELLCNT0f, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMCONFIGURATIONr_fields[] = {
    { EGRESSTDMMODEf, 1, 16, 0 },
    { TDMFRGNUMf, 9, 0, SOCF_LE },
    { TDMPKTMODEENf, 1, 13, 0 },
    { TDM_2BYTESFTMHf, 1, 12, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMEHPCONFIGURATIONr_fields[] = {
    { TDMPKTDPf, 2, 12, SOCF_LE },
    { TDMPKTTCf, 3, 8, SOCF_LE },
    { TDM_2BYTESPKTSIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMENCRCPERPORT_0r_fields[] = {
    { TDMENCRCPERPORTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMENCRCPERPORT_1r_fields[] = {
    { TDMENCRCPERPORTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMEPECONFIGURATIONr_fields[] = {
    { TDM_2BYTESFTMHf, 1, 8, 0 },
    { TDM_2BYTESPKTSIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMFRAGNUMCONFIG1r_fields[] = {
    { TDMFDRFRAGNUM1ENf, 1, 0, 0 },
    { TDMFDRFRAGNUM1NUMf, 9, 4, SOCF_LE },
    { TDMFDRFRAGNUM2ENf, 1, 16, 0 },
    { TDMFDRFRAGNUM2NUMf, 9, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMFRAGNUMCONFIG2r_fields[] = {
    { TDMFDRFRAGNUM3ENf, 1, 0, 0 },
    { TDMFDRFRAGNUM3NUMf, 9, 4, SOCF_LE },
    { TDMFDRFRAGNUM4ENf, 1, 16, 0 },
    { TDMFDRFRAGNUM4NUMf, 9, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMGENERALCONFIGURATIONr_fields[] = {
    { TDMCONTEXTMODEf, 1, 24, 0 },
    { TDMDROPENf, 1, 16, 0 },
    { TDMFDRMCID_2BENf, 1, 12, 0 },
    { TDMFDRMCID_8BENf, 1, 8, 0 },
    { TDMFDROFP_2BENf, 1, 4, 0 },
    { TDMFDROFP_8BENf, 1, 0, 0 },
    { TDMSTRIPFABRICCRCENf, 1, 29, 0 },
    { TDM_2BYTESFTMHf, 1, 20, 0 },
    { TDM_2BYTESSHAPERSIZEENf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMLINKMASKr_fields[] = {
    { TDMLINKMASKf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMMCIDVALUECONFIGURATIONr_fields[] = {
    { TDMMCIDVALUEBOTTOMf, 14, 0, SOCF_LE },
    { TDMMCIDVALUETOPf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDM_ENr_fields[] = {
    { ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TDM_SIZEr_fields[] = {
    { TDM_MAXSIZEf, 8, 8, SOCF_LE },
    { TDM_MINSIZEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TDM_SYNCr_fields[] = {
    { ENTRYf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TECMUX1r_fields[] = {
    { BATM_BRGSEL1f, 4, 8, SOCF_LE },
    { BATM_BRGSEL2f, 4, 0, SOCF_LE },
    { BATM_CRPORT1f, 4, 12, SOCF_LE },
    { BATM_CRPORT2f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TECMUX2r_fields[] = {
    { BATM_COMSELf, 2, 12, SOCF_LE },
    { BATM_CROEf, 1, 14, 0 },
    { BATM_CRSEL1f, 3, 9, SOCF_LE },
    { BATM_CRSEL2f, 3, 6, SOCF_LE },
    { BATM_EC1Df, 1, 5, 0 },
    { BATM_EC2Df, 1, 4, 0 },
    { BATM_RTESf, 1, 15, 0 },
    { BATM_SBRSEL1f, 2, 2, SOCF_LE },
    { BATM_SBRSEL2f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TEPCFG_CID_0r_fields[] = {
    { BATM_LPBf, 1, 6, 0 },
    { BATM_OCTf, 1, 3, 0 },
    { BATM_PEf, 1, 15, 0 },
    { BATM_PRTSf, 1, 9, 0 },
    { BATM_RCSf, 1, 2, 0 },
    { BATM_RSVDf, 5, 10, SOCF_LE|SOCF_RES },
    { BATM_SIGEf, 1, 7, 0 },
    { BATM_STRf, 1, 4, 0 },
    { BATM_T1D4f, 1, 8, 0 },
    { BATM_T1E1f, 1, 5, 0 },
    { BATM_TCSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_TEST2r_fields[] = {
    { SPQCTf, 1, 0, 0 },
    { TPAUSEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TESTMUXCONFIGr_fields[] = {
    { TESTMUXDIVf, 3, 4, SOCF_LE },
    { TESTMUXSELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TESTREGISTERr_fields[] = {
    { TESTREGISTERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_PG_HDRM_PROFILEr_fields[] = {
    { BST_PG_HDRM_THRESHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_PG_SHARED_PROFILEr_fields[] = {
    { BST_PG_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PG_HDRMr_fields[] = {
    { BST_PG_HDRM_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLD_HDRMf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PG_SHAREDr_fields[] = {
    { BST_PG_SHARED_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLD_SHAREDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_PORT_SHAREDr_fields[] = {
    { BST_PORT_SHARED_THRESHf, 15, 0, SOCF_LE },
    { BST_THRESHOLDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_PROFILE_THRESH_SPr_fields[] = {
    { BST_THRESHOLDf, 15, 0, SOCF_LE },
    { POOL_COUNT_THRESHf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_SHADOW_SPr_fields[] = {
    { BST_STATf, 15, 0, SOCF_LE },
    { PORT_COUNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_CNTr_fields[] = {
    { SP_GLOBAL_SHARED_CNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_GLOBAL_SHARED_PROFILEr_fields[] = {
    { SP_GLOBAL_SHARED_PROFILEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_SP_SHARED_PROFILEr_fields[] = {
    { BST_SP_SHARED_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUSr_fields[] = {
    { INGRESS_TRIGGET_STAT_TYPEf, 4, 29, SOCF_LE },
    { PG_HDRM_TRIGGER_IDf, 9, 11, SOCF_LE },
    { PG_SHARED_TRIGGER_IDf, 9, 20, SOCF_LE },
    { PORT_PG_HDRM_BST_STAT_IDf, 9, 11, SOCF_LE },
    { PORT_PG_SHARED_BST_STAT_IDf, 9, 20, SOCF_LE },
    { PORT_SHARED_TRIGGER_IDf, 8, 3, SOCF_LE },
    { PORT_SP_BST_STAT_ID_f, 8, 3, SOCF_LE },
    { SP_BST_STAT_IDf, 3, 0, SOCF_LE },
    { SP_TRIGGER_IDf, 3, 0, SOCF_LE },
    { TRIGGER_TYPEf, 4, 29, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_PIPEXr_fields[] = {
    { PG_HDRM_TRIGGER_STATUS_PIPEXf, 10, 12, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUS_PIPEXf, 10, 22, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUS_PIPEXf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_PIPEYr_fields[] = {
    { PG_HDRM_TRIGGER_STATUS_PIPEYf, 10, 12, SOCF_LE },
    { PG_SHARED_TRIGGER_STATUS_PIPEYf, 10, 22, SOCF_LE },
    { POOL_SHARED_TRIGGER_STATUSf, 3, 0, SOCF_LE },
    { SP_SHARED_TRIGGER_STATUS_PIPEYf, 9, 3, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_fields[] = {
    { PG_HDRM_TRIGGER_PIPEXf, 1, 2, 0 },
    { PG_SHARED_TRIGGER_PIPEXf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGER_PIPEXf, 1, 1, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr_fields[] = {
    { PG_HDRM_TRIGGER_PIPEYf, 1, 2, 0 },
    { PG_SHARED_TRIGGER_PIPEYf, 1, 3, 0 },
    { POOL_SHARED_TRIGGERf, 1, 0, 0 },
    { SP_SHARED_TRIGGER_PIPEYf, 1, 1, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_fields[] = {
    { LIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_THDI_BYPASSr_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_BYPASS_BCM56640_A0r_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_BYPASS_BCM56850_A0r_fields[] = {
    { INPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_CELL_RESET_LIMIT_OFFSET_SPr_fields[] = {
    { OFFSETf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_EN_COR_ERR_RPTr_fields[] = {
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEXf, 1, 4, 0 },
    { THDI_PTPG_CFG_ERR_DET_EN_PIPEYf, 1, 20, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEXf, 1, 0, 0 },
    { THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEYf, 1, 16, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEXf, 1, 1, 0 },
    { THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEYf, 1, 17, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEXf, 1, 2, 0 },
    { THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEYf, 1, 18, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEXf, 1, 3, 0 },
    { THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEYf, 1, 19, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEXf, 1, 7, 0 },
    { THDI_PTSP_CFG_ERR_DET_EN_PIPEYf, 1, 23, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEXf, 1, 5, 0 },
    { THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEYf, 1, 21, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEXf, 1, 6, 0 },
    { THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEYf, 1, 22, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_fields[] = {
    { GLOBAL_HDRM_RESERVEDf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_INPUT_PORT_XON_ENABLESr_fields[] = {
    { INPUT_PORT_RX_ENABLEf, 1, 17, 0 },
    { PORT_PAUSE_ENABLEf, 1, 16, 0 },
    { PORT_PRI_XON_ENABLEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_fields[] = {
    { PORT_PG_CFG_MEM0_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { PORT_PG_CFG_MEM1_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { PORT_PG_CFG_MEM2_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_fields[] = {
    { PORT_SP_CFG_MEM0_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { PORT_SP_CFG_MEM1_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { PORT_SP_CFG_MEM2_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEMORY_TM_0r_fields[] = {
    { PORT_PG_BST_TMf, 2, 1, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT1_TMf, 3, 14, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_RT2_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH1_TMf, 3, 9, SOCF_LE|SOCF_RES },
    { PORT_PG_CNTR_SH2_TMf, 2, 7, SOCF_LE|SOCF_RES },
    { PORT_SP_BST_TMf, 1, 0, SOCF_RES },
    { PORT_SP_CNTR_RT_TMf, 2, 5, SOCF_LE|SOCF_RES },
    { PORT_SP_CNTR_SH_TMf, 2, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_MEM_INIT_STATUSr_fields[] = {
    { PIPEX_PTPG_BST_INIT_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CFG_INIT_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT1_INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_RT2_INIT_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH1_INIT_DONEf, 1, 2, SOCF_RO|SOCF_RES },
    { PIPEX_PTPG_CNTR_SH2_INIT_DONEf, 1, 3, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_BST_INIT_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CFG_INIT_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_RT_INIT_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { PIPEX_PTSP_CNTR_SH_INIT_DONEf, 1, 6, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_BST_INIT_DONEf, 1, 18, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CFG_INIT_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_RT1_INIT_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_RT2_INIT_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_SH1_INIT_DONEf, 1, 12, SOCF_RO|SOCF_RES },
    { PIPEY_PTPG_CNTR_SH2_INIT_DONEf, 1, 13, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_BST_INIT_DONEf, 1, 19, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CFG_INIT_DONEf, 1, 17, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CNTR_RT_INIT_DONEf, 1, 15, SOCF_RO|SOCF_RES },
    { PIPEY_PTSP_CNTR_SH_INIT_DONEf, 1, 16, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_POOL_CONFIGr_fields[] = {
    { COLOR_AWAREf, 4, 0, SOCF_LE },
    { PUBLIC_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_POOL_DROP_STATEr_fields[] = {
    { POOL_0f, 3, 0, SOCF_LE|SOCF_RO },
    { POOL_1f, 3, 3, SOCF_LE|SOCF_RO },
    { POOL_2f, 3, 6, SOCF_LE|SOCF_RO },
    { POOL_3f, 3, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_POOL_SHARED_COUNT_SPr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_LIMIT_STATESr_fields[] = {
    { PG_LIMIT_STATEf, 8, 0, SOCF_LE|SOCF_RO },
    { SP_LIMIT_STATEf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_MAX_PKT_SIZEr_fields[] = {
    { PORT_MAX_PKT_SIZEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_STr_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_TO_OOBFC_SP_ST_BCM56850_A0r_fields[] = {
    { ING_SP_STf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_BST_STATr_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 6, 0, SOCF_LE },
    { CPU_QUEUE_BST_STAT_IDf, 6, 36, SOCF_LE },
    { MCUC_SP_BST_STAT_IDf, 2, 32, SOCF_LE },
    { MCUC_SP_BST_STAT_TRIGGEREDf, 1, 3, 0 },
    { MC_CPU_Q_BST_STAT_IDf, 6, 36, SOCF_LE },
    { MC_CPU_Q_BST_STAT_TRIGGEREDf, 1, 5, 0 },
    { MC_SP_BST_STAT_IDf, 2, 34, SOCF_LE },
    { MC_SP_BST_STAT_TRIGGEREDf, 1, 4, 0 },
    { PORT_BST_STAT_IDf, 8, 24, SOCF_LE },
    { SP_MCUC_BST_STAT_IDf, 2, 32, SOCF_LE },
    { SP_MC_BST_STAT_IDf, 2, 34, SOCF_LE },
    { TRIGGER_BST_STAT_TYPEf, 6, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 8, 24, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 8, 16, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_QUEUE_BST_STAT_IDf, 10, 6, SOCF_LE },
    { UC_Q_BST_STAT_IDf, 10, 6, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_THDO_BYPASSr_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, SOCF_SC }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_THDO_BYPASS_BCM56640_A0r_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_BYPASS_BCM56840_A0r_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_CTRO_ECC_ERROR_ADDRr_fields[] = {
    { UC_DTYPE_ERROR_ADDRf, 9, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_PKT_STORE_ERROR_ADDRf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUGr_fields[] = {
    { DIS_CLEAR_RESET_MEMf, 1, 1, 0 },
    { DIS_UC_EMR_DROPf, 1, 0, 0 },
    { DIS_USE_MR_COSf, 1, 2, 0 },
    { EN_MC_UPDATE_QSf, 1, 3, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_DEBUG_BCM56640_A0r_fields[] = {
    { DIS_CLEAR_RESET_MEMf, 1, 1, 0 },
    { DIS_UC_EMR_DROPf, 1, 0, 0 },
    { DIS_USE_MR_COSf, 1, 2, 0 },
    { EN_MC_UPDATE_QSf, 1, 3, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUG_DCM_PMr_fields[] = {
    { DCM_UC0f, 1, 0, 0 },
    { DCM_UC1f, 1, 1, 0 },
    { DCM_UCSP0f, 1, 2, 0 },
    { DCM_UCSP1f, 1, 3, 0 },
    { PM_UC0f, 1, 4, 0 },
    { PM_UC1f, 1, 5, 0 },
    { PM_UCSP0f, 1, 6, 0 },
    { PM_UCSP1f, 1, 7, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_DEBUG_TM_UC0r_fields[] = {
    { TM_MPRFf, 1, 10, 0 },
    { TM_PDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_DEBUG_TM_UC0_BCM56640_A0r_fields[] = {
    { TM_MPRFf, 1, 10, 0 },
    { TM_PDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_DROP_CTR_CONFIGr_fields[] = {
    { OP_CNT_CFGf, 1, 7, 0 },
    { OP_DROP_MASKf, 7, 0, SOCF_LE },
    { RQE_DROP_FREEZEf, 1, 8, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 6, 0 },
    { THDO_EMA_DROP_MASKf, 1, 3, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 5, 0 },
    { THDO_RQEE_DROP_MASKf, 1, 1, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 2, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 0, 0 },
    { WRED_DROP_MASKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_DROP_CTR_CONFIG_BCM56450_A0r_fields[] = {
    { OP_CNT_CFGf, 1, 10, 0 },
    { OP_DROP_MASKf, 10, 0, SOCF_LE },
    { RDE_DROP_FREEZEf, 1, 12, 0 },
    { RQE_DROP_FREEZEf, 1, 11, 0 },
    { THDO_BUFFER_DROP_MASKf, 1, 9, 0 },
    { THDO_EMA_DROP_MASKf, 1, 6, 0 },
    { THDO_QENTRY_DROP_MASKf, 1, 8, 0 },
    { THDO_RDEE_DROP_MASKf, 1, 1, 0 },
    { THDO_RDEI_DROP_MASKf, 1, 2, 0 },
    { THDO_RDEQ_DROP_MASKf, 1, 0, 0 },
    { THDO_RQEE_DROP_MASKf, 1, 4, 0 },
    { THDO_RQEI_DROP_MASKf, 1, 5, 0 },
    { THDO_RQEQ_DROP_MASKf, 1, 3, 0 },
    { WRED_DROP_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIGr_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56440_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { EMA_QUEUE_CNG_STATE_REPORT_ENABLEf, 1, 2, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56450_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { EMA_QUEUE_CNG_STATE_REPORT_ENABLEf, 1, 2, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_BCM56640_A0r_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_ENABLEf, 1, 1, 0 },
    { GLOBAL_CNG_STATE_REPORT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_THDO_INTEROP_CONFIG_PLUSr_fields[] = {
    { EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf, 1, 0, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf, 1, 1, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf, 1, 2, 0 },
    { EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_MEMDEBUG_QCONFIGr_fields[] = {
    { TMf, 20, 0, SOCF_LE },
    { TM_1Kf, 10, 0, SOCF_LE },
    { TM_3Kf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_THDO_MEMORY_TM_0r_fields[] = {
    { CONFIG_PORT_TMf, 10, 50, SOCF_LE|SOCF_RES },
    { CONFIG_QGROUP_TMf, 10, 30, SOCF_LE|SOCF_RES },
    { CONFIG_QUEUE_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { OFFSET_QGROUP_TMf, 10, 40, SOCF_LE|SOCF_RES },
    { OFFSET_QUEUE_TMf, 10, 20, SOCF_LE|SOCF_RES },
    { Q_TO_QGRP_MAP_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_MEMORY_TM_1r_fields[] = {
    { BST_PORT_TMf, 10, 20, SOCF_LE|SOCF_RES },
    { BST_QGROUP_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { BST_QUEUE_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { COUNTER_PORT_TMf, 1, 32, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 31, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 30, SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 34, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 33, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_MISCCONFIGr_fields[] = {
    { PARITY_CHK_ENf, 1, 1, 0 },
    { PARITY_GEN_ENf, 1, 0, 0 },
    { STAT_CLEARf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_MISCCONFIG_BCM56450_A0r_fields[] = {
    { PARITY_CHK_ENf, 1, 1, 0 },
    { PARITY_GEN_ENf, 1, 0, 0 },
    { STAT_CLEARf, 1, 2, SOCF_WO },
    { UCMC_SEPARATIONf, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESSr_fields[] = {
    { ADDRESSf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r_fields[] = {
    { OPN_ADDRESSf, 10, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 25, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 12, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_ADDRESS_BCM56450_A0r_fields[] = {
    { OPN_ADDRESSf, 10, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { OPN_ADDRESS_TYPEf, 1, 25, SOCF_RO|SOCF_RES },
    { OPN_ERROR_TYPEf, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QUEUE_ADDRESS_TYPEf, 1, 12, SOCF_RO|SOCF_RES },
    { QUEUE_ERROR_TYPEf, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNTr_fields[] = {
    { COUNT_ECC_1Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_2BITr_fields[] = {
    { COUNT_ECC_2Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_COUNT_BCM56450_A0r_fields[] = {
    { COUNT_ECC_1Bf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES|SOCF_COR }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK1r_fields[] = {
    { ECC_1B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK2r_fields[] = {
    { ECC_2B_MASKf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK1_BCM56450_A0r_fields[] = {
    { ECC_1B_MASKf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_MASK2_BCM56450_A0r_fields[] = {
    { ECC_2B_MASKf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS1r_fields[] = {
    { ECC_1B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS2r_fields[] = {
    { ECC_2B_ERROR_STATUSf, 18, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS1_BCM56450_A0r_fields[] = {
    { ECC_1B_ERROR_STATUSf, 20, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS2_BCM56450_A0r_fields[] = {
    { ECC_2B_ERROR_STATUSf, 20, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS_64r_fields[] = {
    { STATUSf, 42, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_PARITY_ERROR_STATUS_64_BCM56640_A0r_fields[] = {
    { BST_PORT_1B_ECC_ERRf, 1, 24, 0 },
    { BST_PORT_2B_ECC_ERRf, 1, 10, 0 },
    { BST_QGROUP_1B_ECC_ERRf, 1, 23, 0 },
    { BST_QGROUP_2B_ECC_ERRf, 1, 9, 0 },
    { BST_QUEUE_1B_ECC_ERRf, 1, 22, 0 },
    { BST_QUEUE_2B_ECC_ERRf, 1, 8, 0 },
    { CONFIG_PORT_1B_ECC_ERRf, 1, 27, 0 },
    { CONFIG_PORT_2B_ECC_ERRf, 1, 13, 0 },
    { CONFIG_QGROUP_1B_ECC_ERRf, 1, 17, 0 },
    { CONFIG_QGROUP_2B_ECC_ERRf, 1, 3, 0 },
    { CONFIG_QUEUE_1B_ECC_ERRf, 1, 15, 0 },
    { CONFIG_QUEUE_2B_ECC_ERRf, 1, 1, 0 },
    { COUNTER_PORT_1B_ECC_ERRf, 1, 21, 0 },
    { COUNTER_PORT_2B_ECC_ERRf, 1, 7, 0 },
    { COUNTER_QGROUP_1B_ECC_ERRf, 1, 20, 0 },
    { COUNTER_QGROUP_2B_ECC_ERRf, 1, 6, 0 },
    { COUNTER_QUEUE_1B_ECC_ERRf, 1, 19, 0 },
    { COUNTER_QUEUE_2B_ECC_ERRf, 1, 5, 0 },
    { OFFSET_QGROUP_1B_ECC_ERRf, 1, 18, 0 },
    { OFFSET_QGROUP_2B_ECC_ERRf, 1, 4, 0 },
    { OFFSET_QUEUE_1B_ECC_ERRf, 1, 16, 0 },
    { OFFSET_QUEUE_2B_ECC_ERRf, 1, 2, 0 },
    { Q_TO_QGRP_MAP_1B_ECC_ERRf, 1, 14, 0 },
    { Q_TO_QGRP_MAP_2B_ECC_ERRf, 1, 0, 0 },
    { RESUME_QGROUP_1B_ECC_ERRf, 1, 26, 0 },
    { RESUME_QGROUP_2B_ECC_ERRf, 1, 12, 0 },
    { RESUME_QUEUE_1B_ECC_ERRf, 1, 25, 0 },
    { RESUME_QUEUE_2B_ECC_ERRf, 1, 11, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PORT_DISABLE_CFG1r_fields[] = {
    { PORT_IDf, 6, 4, SOCF_LE },
    { PORT_ID_SELf, 1, 10, 0 },
    { PORT_RDf, 1, 2, SOCF_PUNCH },
    { PORT_WRf, 1, 0, SOCF_PUNCH },
    { PORT_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_PORT_DISABLE_STATUSr_fields[] = {
    { QUEUE_BITMAPf, 42, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_THDO_PORT_E2ECC_COS_SPIDr_fields[] = {
    { COS0_SPIDf, 2, 0, SOCF_LE },
    { COS1_SPIDf, 2, 2, SOCF_LE },
    { COS2_SPIDf, 2, 4, SOCF_LE },
    { COS3_SPIDf, 2, 6, SOCF_LE },
    { COS4_SPIDf, 2, 8, SOCF_LE },
    { COS5_SPIDf, 2, 10, SOCF_LE },
    { COS6_SPIDf, 2, 12, SOCF_LE },
    { COS7_SPIDf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG1r_fields[] = {
    { QUEUE_RDf, 1, 1, SOCF_PUNCH },
    { QUEUE_WRf, 1, 0, SOCF_PUNCH },
    { STAT_CLRf, 1, 2, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2r_fields[] = {
    { QUEUE_NUMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG1_BCM56450_A0r_fields[] = {
    { QUEUE_RDf, 1, 2, SOCF_PUNCH },
    { QUEUE_WRf, 1, 0, SOCF_PUNCH },
    { QUEUE_WR_TYPEf, 1, 1, 0 },
    { STAT_CLRf, 1, 3, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_CFG2_BCM56450_A0r_fields[] = {
    { QUEUE_NUMf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_STATUSr_fields[] = {
    { QUEUE_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_QUEUE_DISABLE_STATUS_BCM56450_A0r_fields[] = {
    { QUEUE_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_RDE_SP_SELECTr_fields[] = {
    { SPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 61, SOCF_LE },
    { DROP_RESOURCEf, 3, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 62, SOCF_LE },
    { DROP_RESOURCEf, 4, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56450_A0r_fields[] = {
    { BYTE_COUNTf, 32, 0, SOCF_LE },
    { DROP_LEVELf, 2, 62, SOCF_LE },
    { DROP_RESOURCEf, 4, 58, SOCF_LE },
    { PKT_COUNTf, 26, 32, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDO_TO_OOBFC_SP_STr_fields[] = {
    { EG_SP_STf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDO_TO_OOBFC_SP_ST_BCM56850_A0r_fields[] = {
    { EG_SP_STf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_BST_STATr_fields[] = {
    { BST_STAT_TRIGGERED_TYPEf, 3, 0, SOCF_LE },
    { UC_PORT_SP_BST_STAT_IDf, 9, 23, SOCF_LE },
    { UC_PORT_SP_BST_STAT_TRIGGEREDf, 1, 2, 0 },
    { UC_QGROUP_BST_STAT_IDf, 8, 15, SOCF_LE },
    { UC_QGROUP_BST_STAT_TRIGGEREDf, 1, 1, 0 },
    { UC_Q_BST_STAT_IDf, 12, 3, SOCF_LE },
    { UC_Q_BST_STAT_TRIGGEREDf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_BYPASSr_fields[] = {
    { OUTPUT_THRESHOLD_BYPASSf, 1, 0, 0 },
    { RESERVED_BITf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_DEBUGr_fields[] = {
    { DO_NOT_OVERSHOOT_QGROUP_MINf, 1, 1, 0 },
    { DO_NOT_OVERSHOOT_Q_MINf, 1, 0, 0 },
    { RESERVED_BITSf, 30, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_MEMORY_1_TMr_fields[] = {
    { BST_PORT_TMf, 1, 2, SOCF_RES },
    { BST_QGROUP_TMf, 1, 1, SOCF_RES },
    { BST_QUEUE_TMf, 1, 0, SOCF_RES },
    { COUNTER_PORT_TMf, 1, 5, SOCF_RES },
    { COUNTER_QGROUP_TMf, 1, 4, SOCF_RES },
    { COUNTER_QUEUE_TMf, 1, 3, SOCF_RES },
    { RESUME_PORT_TMf, 10, 8, SOCF_LE|SOCF_RES },
    { RESUME_QGROUP_TMf, 1, 7, SOCF_RES },
    { RESUME_QUEUE_TMf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE0_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE0f, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_THDU_OUTPUT_PORT_RX_ENABLE1_64r_fields[] = {
    { OUTPUT_PORT_RX_ENABLE1f, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TICK_MODEr_fields[] = {
    { TICK_MODE_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TIMECELLCOUNTr_fields[] = {
    { RCVCTL1f, 16, 0, SOCF_LE },
    { RCVCTL2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TIMEINNORMr_fields[] = {
    { TIMEINNORMf, 31, 0, SOCF_LE },
    { TIMEINNORMVALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TIMEINSLOWr_fields[] = {
    { TIMEINSLOWf, 31, 0, SOCF_LE },
    { TIMEINSLOWVALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TIMEOUTREGr_fields[] = {
    { TIMEOUTREGf, 80, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_TIMER_RAW_INTR_STATUSr_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM56440_B0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_TIMER_RAW_INTR_STATUS_BCM88202_A0r_fields[] = {
    { FIELD_20_31f, 12, 20, SOCF_LE|SOCF_RO },
    { SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { TIM0_INTR1f, 1, 0, SOCF_RO },
    { TIM0_INTR2f, 1, 1, SOCF_RO },
    { TIM1_INTR1f, 1, 2, SOCF_RO },
    { TIM1_INTR2f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TIME_DOMAINr_fields[] = {
    { TIME_0f, 6, 0, SOCF_LE },
    { TIME_1f, 6, 6, SOCF_LE },
    { TIME_2f, 6, 12, SOCF_LE },
    { TIME_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM53400_A0r_fields[] = {
    { WRED_UPDATE_INTERVALf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TIME_DOMAIN_BCM56640_A0r_fields[] = {
    { TIME_0f, 6, 0, SOCF_LE },
    { TIME_1f, 6, 6, SOCF_LE },
    { TIME_2f, 6, 12, SOCF_LE },
    { TIME_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TIME_DOMAIN_CONFIGr_fields[] = {
    { LB_TIME_DOMAINf, 6, 24, SOCF_LE },
    { TIME_DOMAIN0f, 6, 0, SOCF_LE },
    { TIME_DOMAIN1f, 6, 6, SOCF_LE },
    { TIME_DOMAIN2f, 6, 12, SOCF_LE },
    { TIME_DOMAIN3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_CONTROLr_fields[] = {
    { TMA_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DEBUGr_fields[] = {
    { TREX2_COUNTER_MODEf, 1, 1, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_CAPT0r_fields[] = {
    { ADDRf, 27, 3, SOCF_LE|SOCF_RWBW },
    { PARITYf, 2, 1, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_CAPT1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE|SOCF_RWBW },
    { SEGMENTf, 6, 0, SOCF_LE|SOCF_RWBW },
    { TAGf, 11, 6, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields[] = {
    { ADDRf, 27, 3, SOCF_LE },
    { PARITYf, 2, 1, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE },
    { SEGMENTf, 6, 0, SOCF_LE },
    { TAGf, 11, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_DEBUGr_fields[] = {
    { LOOKUP_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_ERROR0r_fields[] = {
    { ENTRY_NUM_EXCEEDS_MAXf, 1, 0, SOCF_W1TC },
    { ERROR_LR_TM_DM_PARITYf, 1, 2, SOCF_W1TC },
    { INVALID_DM_TABLEf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_DIRECT_ERROR0_MASKr_fields[] = {
    { ENTRY_NUM_EXCEEDS_MAX_DISINTf, 1, 0, 0 },
    { ERROR_LR_TM_DM_PARITY_DISINTf, 1, 2, 0 },
    { INVALID_DM_TABLE_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r_fields[] = {
    { CTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r_fields[] = {
    { CTR_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r_fields[] = {
    { CTR_INC_EVERY_N_CYCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_TABLE_DEADLINE_CONFIGr_fields[] = {
    { DEADLINEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_GLOBAL_TABLE_ENTRY_CONFIGr_fields[] = {
    { ENTRY_SIZEf, 8, 0, SOCF_LE },
    { HASH_ADJUST_SELf, 3, 19, SOCF_LE },
    { NEXT_TABLEf, 6, 13, SOCF_LE },
    { NUM_ENTRIESf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_BYPASS_DEBUGr_fields[] = {
    { BYPASS_HASHf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 3, 8, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 8, 11, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 3, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_ERROR0r_fields[] = {
    { CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_ECC_ERROR0_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH_MEM_TM_DEBUGr_fields[] = {
    { MEM_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_DEBUGr_fields[] = {
    { CLEAR_TAPS01_MAX_FIFO_DEPTHf, 1, 10, SOCF_RES|SOCF_PUNCH },
    { MEM_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 1, 9, SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 9, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 1, 19, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ERRORr_fields[] = {
    { CB_REQUESTED_BAD_ITAG_ERRORf, 1, 4, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { DOUBLE_NOTHING_LOOKUPf, 1, 7, SOCF_W1TC },
    { INVALID_LOOKUP_SK0f, 1, 5, SOCF_W1TC },
    { INVALID_LOOKUP_SK1f, 1, 6, SOCF_W1TC },
    { ITAG_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC },
    { LR_TM_KEY_PARITY_ERRORf, 1, 0, SOCF_W1TC },
    { TP0_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { TP0_FIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { TP1_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { TP1_FIFO_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_ERROR_MASKr_fields[] = {
    { CB_REQUESTED_BAD_ITAG_DISINTf, 1, 4, 0 },
    { CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { DOUBLE_NOTHING_LOOKUP_DISINTf, 1, 7, 0 },
    { ERROR_LR_TM_KEY_PARITY_DISINTf, 1, 0, 0 },
    { FREE_LIST_NO_MORE_ITAGS_DISINTf, 1, 3, 0 },
    { INVALID_LOOKUP_SK0_DISINT_f, 1, 5, 0 },
    { INVALID_LOOKUP_SK1_DISINT_f, 1, 6, 0 },
    { TP0_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { TP0_FIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { TP1_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { TP1_FIFO_UNDERFLOW_DISINTf, 1, 11, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_FREE_LIST_DEBUGr_fields[] = {
    { CLEAR_FREE_LIST_GOf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { FREE_LIST_NUM_FREEf, 10, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_DEBUGr_fields[] = {
    { LOOKUP_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr_fields[] = {
    { LOOKUPf, 6, 0, SOCF_LE },
    { TABLE0f, 6, 6, SOCF_LE },
    { TAPS_SEGf, 3, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr_fields[] = {
    { KEY_MASK_S0f, 6, 6, SOCF_LE },
    { KEY_MASK_S1f, 6, 18, SOCF_LE },
    { KEY_SHIFT_S0f, 6, 0, SOCF_LE },
    { KEY_SHIFT_S1f, 6, 12, SOCF_LE },
    { SUB_KEY_SHIFT_S0f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TAPS0_FIFO_DEBUGr_fields[] = {
    { TAPS0_DEPTHf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TAPS0_MAX_DEPTHf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TAPS1_FIFO_DEBUGr_fields[] = {
    { TAPS1_DEPTHf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TAPS1_MAX_DEPTHf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT0r_fields[] = {
    { KEY_PROGRAMf, 4, 1, SOCF_LE|SOCF_RWBW },
    { KEY_TAGf, 11, 5, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE|SOCF_RWBW },
    { KEY_PARITYf, 17, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT2r_fields[] = {
    { KEY_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT3r_fields[] = {
    { KEY_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT4r_fields[] = {
    { KEY_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT5r_fields[] = {
    { KEY_127_96f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT6r_fields[] = {
    { KEY_159_128f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT7r_fields[] = {
    { KEY_191_160f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT8r_fields[] = {
    { KEY_223_192f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT9r_fields[] = {
    { KEY_255_224f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT10r_fields[] = {
    { KEY_287_256f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT11r_fields[] = {
    { KEY_319_288f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT12r_fields[] = {
    { KEY_351_320f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT13r_fields[] = {
    { KEY_383_352f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT14r_fields[] = {
    { KEY_415_384f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT15r_fields[] = {
    { KEY_447_416f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT16r_fields[] = {
    { KEY_479_448f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_CAPT17r_fields[] = {
    { KEY_511_480f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK0r_fields[] = {
    { KEY_PROGRAMf, 4, 1, SOCF_LE },
    { KEY_TAGf, 11, 5, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK1r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 17, SOCF_LE },
    { KEY_PARITYf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK2r_fields[] = {
    { KEY_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK3r_fields[] = {
    { KEY_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK4r_fields[] = {
    { KEY_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK5r_fields[] = {
    { KEY_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK6r_fields[] = {
    { KEY_159_128f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK7r_fields[] = {
    { KEY_191_160f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK8r_fields[] = {
    { KEY_223_192f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK9r_fields[] = {
    { KEY_255_224f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK10r_fields[] = {
    { KEY_287_256f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK11r_fields[] = {
    { KEY_319_288f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK12r_fields[] = {
    { KEY_351_320f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK13r_fields[] = {
    { KEY_383_352f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK14r_fields[] = {
    { KEY_415_384f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK15r_fields[] = {
    { KEY_447_416f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK16r_fields[] = {
    { KEY_479_448f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_TRACE_FIELD_MASK17r_fields[] = {
    { KEY_511_480f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_KEYPLODER_UPDATE_COUNT_DEBUGr_fields[] = {
    { UPDATE_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_CONFIGr_fields[] = {
    { ACTIVEf, 1, 21, 0 },
    { CTR_SHIFTf, 5, 16, SOCF_LE },
    { DT_OFFSETf, 12, 4, SOCF_LE },
    { DT_SHIFTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_DEBUG0r_fields[] = {
    { HIST_DISABLE_ECC0f, 1, 0, 0 },
    { HIST_DISABLE_ECC1f, 1, 3, 0 },
    { HIST_DISABLE_ECC2f, 1, 6, 0 },
    { HIST_DISABLE_ECC3f, 1, 9, 0 },
    { HIST_DISABLE_ECC4f, 1, 12, 0 },
    { HIST_DISABLE_ECC5f, 1, 15, 0 },
    { HIST_DISABLE_ECC6f, 1, 18, 0 },
    { HIST_DISABLE_ECC7f, 1, 21, 0 },
    { HIST_ECC_CORRUPT0f, 2, 1, SOCF_LE },
    { HIST_ECC_CORRUPT1f, 2, 4, SOCF_LE },
    { HIST_ECC_CORRUPT2f, 2, 7, SOCF_LE },
    { HIST_ECC_CORRUPT3f, 2, 10, SOCF_LE },
    { HIST_ECC_CORRUPT4f, 2, 13, SOCF_LE },
    { HIST_ECC_CORRUPT5f, 2, 16, SOCF_LE },
    { HIST_ECC_CORRUPT6f, 2, 19, SOCF_LE },
    { HIST_ECC_CORRUPT7f, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_DEBUG1r_fields[] = {
    { TK_DISABLE_ECC0f, 1, 0, 0 },
    { TK_DISABLE_ECC1f, 1, 3, 0 },
    { TK_DISABLE_ECC2f, 1, 6, 0 },
    { TK_DISABLE_ECC3f, 1, 9, 0 },
    { TK_DISABLE_ECC4f, 1, 12, 0 },
    { TK_DISABLE_ECC5f, 1, 15, 0 },
    { TK_DISABLE_ECC6f, 1, 18, 0 },
    { TK_DISABLE_ECC7f, 1, 21, 0 },
    { TK_ECC_CORRUPT0f, 2, 1, SOCF_LE },
    { TK_ECC_CORRUPT1f, 2, 4, SOCF_LE },
    { TK_ECC_CORRUPT2f, 2, 7, SOCF_LE },
    { TK_ECC_CORRUPT3f, 2, 10, SOCF_LE },
    { TK_ECC_CORRUPT4f, 2, 13, SOCF_LE },
    { TK_ECC_CORRUPT5f, 2, 16, SOCF_LE },
    { TK_ECC_CORRUPT6f, 2, 19, SOCF_LE },
    { TK_ECC_CORRUPT7f, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_ERRORr_fields[] = {
    { CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_ERROR_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 1, SOCF_W1TC },
    { UNCORRECTED_ERROR_DISINTf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 4, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 10, 14, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 4, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_FILTER_CONFIGr_fields[] = {
    { FILTERf, 21, 0, SOCF_LE },
    { INTFf, 3, 18, SOCF_LE },
    { ODD_TAGf, 1, 16, 0 },
    { PROG_MASKf, 16, 0, SOCF_LE },
    { SUBKEYf, 1, 17, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_MEM_DEBUGr_fields[] = {
    { HIST_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { TK_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_TRACE_STATUSr_fields[] = {
    { DM0_STATUSf, 1, 0, SOCF_W1TC },
    { DM1_STATUSf, 1, 1, SOCF_W1TC },
    { DM2_STATUSf, 1, 2, SOCF_W1TC },
    { DM3_STATUSf, 1, 3, SOCF_W1TC },
    { KEY_STATUSf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_TRACE_STATUS_MASKr_fields[] = {
    { DM0_STATUS_DISINTf, 1, 0, 0 },
    { DM1_STATUS_DISINTf, 1, 1, 0 },
    { DM2_STATUS_DISINTf, 1, 2, 0 },
    { DM3_STATUS_DISINTf, 1, 3, 0 },
    { KEY_STATUS_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields[] = {
    { RDATA_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields[] = {
    { RDATA_127_96f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields[] = {
    { ERRORf, 1, 18, SOCF_RWBW },
    { GL_ARRIVAL_TIMERf, 13, 0, SOCF_LE|SOCF_RWBW },
    { PARITYf, 5, 13, SOCF_LE|SOCF_RWBW },
    { TAGf, 11, 19, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 30, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields[] = {
    { RDATA_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields[] = {
    { RDATA_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields[] = {
    { ERRORf, 1, 18, 0 },
    { GL_ARRIVAL_TIMERf, 13, 0, SOCF_LE },
    { PARITYf, 5, 13, SOCF_LE },
    { TAGf, 11, 19, SOCF_LE },
    { VALIDf, 1, 30, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_DEBUG0r_fields[] = {
    { QE0_FIFO_MEM_DISABLE_ECCf, 1, 0, 0 },
    { QE0_FIFO_MEM_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { QE1_FIFO_MEM_DISABLE_ECCf, 1, 3, 0 },
    { QE1_FIFO_MEM_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { QE2_FIFO_MEM_DISABLE_ECCf, 1, 6, 0 },
    { QE2_FIFO_MEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { QE3_FIFO_MEM_DISABLE_ECCf, 1, 9, 0 },
    { QE3_FIFO_MEM_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { QE4_FIFO_MEM_DISABLE_ECCf, 1, 12, 0 },
    { QE4_FIFO_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { QE5_FIFO_MEM_DISABLE_ECCf, 1, 15, 0 },
    { QE5_FIFO_MEM_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { QE6_FIFO_MEM_DISABLE_ECCf, 1, 18, 0 },
    { QE6_FIFO_MEM_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { QE7_FIFO_MEM_DISABLE_ECCf, 1, 21, 0 },
    { QE7_FIFO_MEM_ECC_CORRUPTf, 2, 22, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_DEBUG1r_fields[] = {
    { QE10_FIFO_MEM_DISABLE_ECCf, 1, 6, 0 },
    { QE10_FIFO_MEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { QE11_FIFO_MEM_DISABLE_ECCf, 1, 9, 0 },
    { QE11_FIFO_MEM_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { QE12_FIFO_MEM_DISABLE_ECCf, 1, 12, 0 },
    { QE12_FIFO_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { QE13_FIFO_MEM_DISABLE_ECCf, 1, 15, 0 },
    { QE13_FIFO_MEM_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { QE14_FIFO_MEM_DISABLE_ECCf, 1, 18, 0 },
    { QE14_FIFO_MEM_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { QE15_FIFO_MEM_DISABLE_ECCf, 1, 21, 0 },
    { QE15_FIFO_MEM_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { QE8_FIFO_MEM_DISABLE_ECCf, 1, 0, 0 },
    { QE8_FIFO_MEM_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { QE9_FIFO_MEM_DISABLE_ECCf, 1, 3, 0 },
    { QE9_FIFO_MEM_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { T0_FIFO_MEM_DISABLE_ECCf, 1, 24, 0 },
    { T0_FIFO_MEM_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { T1_FIFO_MEM_DISABLE_ECCf, 1, 27, 0 },
    { T1_FIFO_MEM_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_ERROR_MASKr_fields[] = {
    { CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 5, 10, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 10, 15, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 5, 25, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR0r_fields[] = {
    { QE0_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { QE0_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { QE10_FIFO_OVERFLOWf, 1, 20, SOCF_W1TC },
    { QE10_FIFO_UNDERFLOWf, 1, 21, SOCF_W1TC },
    { QE11_FIFO_OVERFLOWf, 1, 22, SOCF_W1TC },
    { QE11_FIFO_UNDERFLOWf, 1, 23, SOCF_W1TC },
    { QE12_FIFO_OVERFLOWf, 1, 24, SOCF_W1TC },
    { QE12_FIFO_UNDERFLOWf, 1, 25, SOCF_W1TC },
    { QE13_FIFO_OVERFLOWf, 1, 26, SOCF_W1TC },
    { QE13_FIFO_UNDERFLOWf, 1, 27, SOCF_W1TC },
    { QE14_FIFO_OVERFLOWf, 1, 28, SOCF_W1TC },
    { QE14_FIFO_UNDERFLOWf, 1, 29, SOCF_W1TC },
    { QE15_FIFO_OVERFLOWf, 1, 30, SOCF_W1TC },
    { QE15_FIFO_UNDERFLOWf, 1, 31, SOCF_W1TC },
    { QE1_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { QE1_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { QE2_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { QE2_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC },
    { QE3_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { QE3_FIFO_UNDERFLOWf, 1, 7, SOCF_W1TC },
    { QE4_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { QE4_FIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { QE5_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { QE5_FIFO_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { QE6_FIFO_OVERFLOWf, 1, 12, SOCF_W1TC },
    { QE6_FIFO_UNDERFLOWf, 1, 13, SOCF_W1TC },
    { QE7_FIFO_OVERFLOWf, 1, 14, SOCF_W1TC },
    { QE7_FIFO_UNDERFLOWf, 1, 15, SOCF_W1TC },
    { QE8_FIFO_OVERFLOWf, 1, 16, SOCF_W1TC },
    { QE8_FIFO_UNDERFLOWf, 1, 17, SOCF_W1TC },
    { QE9_FIFO_OVERFLOWf, 1, 18, SOCF_W1TC },
    { QE9_FIFO_UNDERFLOWf, 1, 19, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR1r_fields[] = {
    { DEADLINE_ALIASINGf, 1, 6, SOCF_W1TC },
    { T0_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { T0_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { T1_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { T1_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { UP_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { UP_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR0_MASKr_fields[] = {
    { QE0_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { QE0_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { QE10_FIFO_OVERFLOW_DISINTf, 1, 20, 0 },
    { QE10_FIFO_UNDERFLOW_DISINTf, 1, 21, 0 },
    { QE11_FIFO_OVERFLOW_DISINTf, 1, 22, 0 },
    { QE11_FIFO_UNDERFLOW_DISINTf, 1, 23, 0 },
    { QE12_FIFO_OVERFLOW_DISINTf, 1, 24, 0 },
    { QE12_FIFO_UNDERFLOW_DISINTf, 1, 25, 0 },
    { QE13_FIFO_OVERFLOW_DISINTf, 1, 26, 0 },
    { QE13_FIFO_UNDERFLOW_DISINTf, 1, 27, 0 },
    { QE14_FIFO_OVERFLOW_DISINTf, 1, 28, 0 },
    { QE14_FIFO_UNDERFLOW_DISINTf, 1, 29, 0 },
    { QE15_FIFO_OVERFLOW_DISINTf, 1, 30, 0 },
    { QE15_FIFO_UNDERFLOW_DISINTf, 1, 31, 0 },
    { QE1_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { QE1_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { QE2_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { QE2_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 },
    { QE3_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { QE3_FIFO_UNDERFLOW_DISINTf, 1, 7, 0 },
    { QE4_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { QE4_FIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { QE5_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { QE5_FIFO_UNDERFLOW_DISINTf, 1, 11, 0 },
    { QE6_FIFO_OVERFLOW_DISINTf, 1, 12, 0 },
    { QE6_FIFO_UNDERFLOW_DISINTf, 1, 13, 0 },
    { QE7_FIFO_OVERFLOW_DISINTf, 1, 14, 0 },
    { QE7_FIFO_UNDERFLOW_DISINTf, 1, 15, 0 },
    { QE8_FIFO_OVERFLOW_DISINTf, 1, 16, 0 },
    { QE8_FIFO_UNDERFLOW_DISINTf, 1, 17, 0 },
    { QE9_FIFO_OVERFLOW_DISINTf, 1, 18, 0 },
    { QE9_FIFO_UNDERFLOW_DISINTf, 1, 19, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_ERROR1_MASKr_fields[] = {
    { DEADLINE_ALIASING_DISINTf, 1, 6, 0 },
    { T0_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { T0_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { T1_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { T1_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { UP_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { UP_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_CONTROLr_fields[] = {
    { CLEAR_MAX_FIFO_DEPTHf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { QE_FIFO_PARITY_FLIPf, 16, 1, SOCF_LE },
    { T_FIFO_PARITY_FLIPf, 2, 17, SOCF_LE },
    { UP_FIFO_PARITY_FLIPf, 1, 19, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH0r_fields[] = {
    { QE0_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE1_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE2_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE3_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH1r_fields[] = {
    { QE4_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE5_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE6_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE7_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH2r_fields[] = {
    { QE10_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE11_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { QE8_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE9_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH3r_fields[] = {
    { QE12_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { QE13_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { QE14_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { QE15_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH4r_fields[] = {
    { T0_FIFO_DEPTHf, 10, 0, SOCF_LE|SOCF_RO },
    { T1_FIFO_DEPTHf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r_fields[] = {
    { MAX_QE0_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE1_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE2_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE3_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r_fields[] = {
    { MAX_QE4_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE5_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE6_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE7_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r_fields[] = {
    { MAX_QE10_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE11_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { MAX_QE8_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE9_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r_fields[] = {
    { MAX_QE12_FIFO_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { MAX_QE13_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { MAX_QE14_FIFO_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { MAX_QE15_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r_fields[] = {
    { MAX_T0_FIFO_DEPTHf, 10, 0, SOCF_LE|SOCF_RO },
    { MAX_T1_FIFO_DEPTHf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_MEM_DEBUGr_fields[] = {
    { QE_FIFO_MEM_TMf, 2, 0, SOCF_LE },
    { T_FIFO_MEM_TMf, 10, 2, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields[] = {
    { MISS_ENTRYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL0r_fields[] = {
    { DM0_PARITY_FLIPf, 5, 0, SOCF_LE },
    { DM1_PARITY_FLIPf, 5, 5, SOCF_LE },
    { DM2_PARITY_FLIPf, 5, 10, SOCF_LE },
    { DM3_PARITY_FLIPf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL1r_fields[] = {
    { SK00_PARITY_FLIPf, 5, 0, SOCF_LE },
    { SK01_PARITY_FLIPf, 5, 5, SOCF_LE },
    { SK10_PARITY_FLIPf, 5, 10, SOCF_LE },
    { SK11_PARITY_FLIPf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_ERRORr_fields[] = {
    { QE_FIFO_PARITYf, 16, 0, SOCF_LE|SOCF_W1TC },
    { T_FIFO_PARITYf, 2, 16, SOCF_LE|SOCF_W1TC },
    { UP_FIFO_PARITYf, 1, 18, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_PARITY_ERROR_MASKr_fields[] = {
    { QE_FIFO_PARITY_DISINTf, 16, 0, SOCF_LE },
    { T_FIFO_PARITY_DISINTf, 2, 16, SOCF_LE },
    { UP_FIFO_PARITY_DISINTf, 1, 18, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_TRACE_STATUSr_fields[] = {
    { DM0_STATUSf, 1, 0, SOCF_W1TC },
    { DM1_STATUSf, 1, 1, SOCF_W1TC },
    { DM2_STATUSf, 1, 2, SOCF_W1TC },
    { DM3_STATUSf, 1, 3, SOCF_W1TC },
    { SK00_STATUSf, 1, 4, SOCF_W1TC },
    { SK01_STATUSf, 1, 5, SOCF_W1TC },
    { SK10_STATUSf, 1, 6, SOCF_W1TC },
    { SK11_STATUSf, 1, 7, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_COMPLETION_TRACE_STATUS_MASKr_fields[] = {
    { DM0_STATUS_DISINTf, 1, 0, 0 },
    { DM1_STATUS_DISINTf, 1, 1, 0 },
    { DM2_STATUS_DISINTf, 1, 2, 0 },
    { DM3_STATUS_DISINTf, 1, 3, 0 },
    { SK00_STATUS_DISINTf, 1, 4, 0 },
    { SK01_STATUS_DISINTf, 1, 5, 0 },
    { SK10_STATUS_DISINTf, 1, 6, 0 },
    { SK11_STATUS_DISINTf, 1, 7, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TMB_CONTROLr_fields[] = {
    { TMB_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TMB_CONTROL_BCM88030_B0r_fields[] = {
    { EML_144_MODEf, 1, 1, SOCF_RES },
    { TMB_SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_CI_PARAMETERSr_fields[] = {
    { TFAWf, 5, 0, SOCF_LE },
    { TRCf, 5, 5, SOCF_LE },
    { TRFCf, 8, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_CONFIGr_fields[] = {
    { LB_PM_CLEARf, 1, 2, SOCF_RES|SOCF_PUNCH },
    { REGION_MAPPER_INITf, 1, 0, SOCF_RES|SOCF_PUNCH },
    { REGION_MAPPER_INIT_DONEf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr_fields[] = {
    { RD_QUEUE_COST_WEIGHTf, 4, 16, SOCF_LE },
    { TFAW_COST_WEIGHTf, 4, 4, SOCF_LE },
    { TRC_COST_WEIGHTf, 4, 0, SOCF_LE },
    { TREF_COST_WEIGHTf, 4, 8, SOCF_LE },
    { TWR_COST_WEIGHTf, 4, 12, SOCF_LE },
    { WR_QUEUE_COST_WEIGHTf, 8, 20, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_DEBUGr_fields[] = {
    { BYPASS_SCRAMBLERf, 1, 0, 0 },
    { BYPASS_SCRAMBLER_CRCf, 1, 2, 0 },
    { CONFIG_RAND_LB_MODEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_ECC_DEBUG0r_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ERROR_MEMORY_IDf, 5, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_ECC_DEBUG1r_fields[] = {
    { UNCORRECTABLE_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_MEMORY_IDf, 5, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr_fields[] = {
    { INTERFACE_FULLf, 16, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr_fields[] = {
    { INTERFACE_FULL_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_HALT_CLEARr_fields[] = {
    { CLEAR_HALTf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_HALT_STATUSr_fields[] = {
    { HALTED_CYCLESf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr_fields[] = {
    { INTERFACE_FULLf, 24, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr_fields[] = {
    { INTERFACE_FULL_DISINTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_LB_STATSr_fields[] = {
    { TRANSACTION_COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_MEM_DEBUGr_fields[] = {
    { FUNNEL_FIFO_TMf, 2, 20, SOCF_LE },
    { INTERFACE_FIFO_TMf, 10, 10, SOCF_LE },
    { OV_FIFO_TMf, 10, 22, SOCF_LE },
    { REGION_MAPPER_TMf, 5, 5, SOCF_LE },
    { SCRAMBLE_TABLE_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr_fields[] = {
    { MAX_INFLIGHT_REFRESHESf, 4, 16, SOCF_LE },
    { REFRESH_THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_CONFIGr_fields[] = {
    { REFRESH_TIMER_WINDOWf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_DEBUGr_fields[] = {
    { CLEAR_MAX_REFRESHES_ISSUEDf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_ERRORr_fields[] = {
    { MAX_REFRESHES_REACHEDf, 16, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr_fields[] = {
    { MAX_REFRESHES_REACHED_DISINTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_STATUSr_fields[] = {
    { INFLIGHT_REFRESHESf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAX_REFRESHES_ISSUEDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr_fields[] = {
    { REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCHEDULER_ERRORr_fields[] = {
    { CI_CREDITS_PENDINGf, 1, 2, SOCF_W1TC },
    { DEADLINE_ALIASING_DETECTEDf, 1, 0, SOCF_W1TC },
    { QE_CREDITS_PENDINGf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr_fields[] = {
    { CI_CREDITS_PENDING_DISINTf, 1, 2, 0 },
    { DEADLINE_ALIASING_DETECTED_DISINTf, 1, 0, 0 },
    { QE_CREDITS_PENDING_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_CHAIN_CONFIGr_fields[] = {
    { UP_CHAIN_HWf, 1, 9, 0 },
    { UP_CHAIN_LIMITf, 4, 0, SOCF_LE },
    { UP_CHAIN_POOLf, 4, 4, SOCF_LE },
    { UP_CHAIN_SPLIT_MODEf, 1, 8, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_ENTRY_CONFIGr_fields[] = {
    { EM_DEFAULTf, 5, 19, SOCF_LE },
    { ENTRY_SIZEf, 8, 0, SOCF_LE },
    { HASH_ADJUST_SELf, 3, 24, SOCF_LE },
    { NEXT_TABLEf, 6, 13, SOCF_LE },
    { NUM_ENTRIESf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_LAYOUT_CONFIGr_fields[] = {
    { COLUMN_OFFSETf, 8, 10, SOCF_LE },
    { NUM_ENTRIES_PER_ROWf, 4, 6, SOCF_LE },
    { NUM_ROWS_PER_REGIONf, 4, 2, SOCF_LE },
    { REGION_OFFSETf, 2, 29, SOCF_LE },
    { REPLICATION_FACTORf, 2, 0, SOCF_LE },
    { ROW_OFFSETf, 11, 18, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_RCNT_DEBUGr_fields[] = {
    { WRITE_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_TM_CONTROLr_fields[] = {
    { TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_KEYBUFFER_WCNT_DEBUGr_fields[] = {
    { WRITE_CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LB_PERF_MON_COUNTERr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LB_PERF_MON_DEBUGr_fields[] = {
    { REGION_INDEXf, 12, 0, SOCF_LE },
    { REGION_INDEX_MASKf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_PER_CI_COST_CONFIGr_fields[] = {
    { CI_DISTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_PER_CI_REFRESH_DELAYr_fields[] = {
    { CI_REFRESH_DELAYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_CONFIGr_fields[] = {
    { FILTER_ENf, 1, 8, 0 },
    { GOf, 1, 9, SOCF_RES|SOCF_PUNCH },
    { KEY_SIZEf, 2, 6, SOCF_LE },
    { ROOT_TABLEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_118_96r_fields[] = {
    { DATA_118_96f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_31_0r_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_63_32r_fields[] = {
    { DATA_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_95_64r_fields[] = {
    { DATA_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r_fields[] = {
    { DATA_MASK_118_96f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r_fields[] = {
    { DATA_MASK_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r_fields[] = {
    { DATA_MASK_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r_fields[] = {
    { DATA_MASK_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_EVENTr_fields[] = {
    { DONEf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_EVENT_MASKr_fields[] = {
    { DONE_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_175_160r_fields[] = {
    { KEY_175_160f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r_fields[] = {
    { KEY_MASK_127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r_fields[] = {
    { KEY_MASK_159_128f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r_fields[] = {
    { KEY_MASK_175_160f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r_fields[] = {
    { KEY_MASK_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r_fields[] = {
    { KEY_MASK_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r_fields[] = {
    { KEY_MASK_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_BULK_DELETE_STATUSr_fields[] = {
    { STATUSf, 3, 27, SOCF_LE|SOCF_RO },
    { STOPPED_ENTRY_NUMf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_FIFO_DEPTHr_fields[] = {
    { DEPTHf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_CREDIT_CONFIGr_fields[] = {
    { CREDITS_PER_CYCLEf, 16, 0, SOCF_LE },
    { MAX_CREDITSf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr_fields[] = {
    { CMD0_DEADLINEf, 12, 0, SOCF_LE },
    { CMD1_DEADLINEf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr_fields[] = {
    { BULK_DEL_DEADLINEf, 12, 12, SOCF_LE },
    { LR_EML_DEADLINEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr_fields[] = {
    { BULK_DEL_RD_PRIf, 3, 18, SOCF_LE },
    { BULK_DEL_WR_PRIf, 3, 21, SOCF_LE },
    { CMD0_RD_PRIf, 3, 6, SOCF_LE },
    { CMD0_WR_PRIf, 3, 9, SOCF_LE },
    { CMD1_RD_PRIf, 3, 12, SOCF_LE },
    { CMD1_WR_PRIf, 3, 15, SOCF_LE },
    { LR_EML_RD_PRIf, 3, 0, SOCF_LE },
    { LR_EML_WR_PRIf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr_fields[] = {
    { FIXED_CREDITSf, 16, 0, SOCF_LE },
    { VARIABLE_CREDITSf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ECC_DEBUG0r_fields[] = {
    { CMD_FIFO0_DISABLE_ECCf, 1, 0, 0 },
    { CMD_FIFO0_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { CMD_FIFO1_DISABLE_ECCf, 1, 9, 0 },
    { CMD_FIFO1_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { DATA_BUF0_DISABLE_ECCf, 1, 6, 0 },
    { DATA_BUF0_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { DATA_BUF1_DISABLE_ECCf, 1, 15, 0 },
    { DATA_BUF1_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { FREE_CHAIN_FIFO0_DISABLE_ECCf, 1, 18, 0 },
    { FREE_CHAIN_FIFO0_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { FREE_CHAIN_FIFO1_DISABLE_ECCf, 1, 21, 0 },
    { FREE_CHAIN_FIFO1_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { FREE_CHAIN_FIFO2_DISABLE_ECCf, 1, 24, 0 },
    { FREE_CHAIN_FIFO2_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { FREE_CHAIN_FIFO3_DISABLE_ECCf, 1, 27, 0 },
    { FREE_CHAIN_FIFO3_ECC_CORRUPTf, 2, 28, SOCF_LE },
    { RSP_FIFO0_DISABLE_ECCf, 1, 3, 0 },
    { RSP_FIFO0_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { RSP_FIFO1_DISABLE_ECCf, 1, 12, 0 },
    { RSP_FIFO1_ECC_CORRUPTf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ECC_DEBUG1r_fields[] = {
    { BD_DATA_BUF_DISABLE_ECCf, 1, 9, 0 },
    { BD_DATA_BUF_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { LR_EML_DATA_BUF_DISABLE_ECCf, 1, 6, 0 },
    { LR_EML_DATA_BUF_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { LR_EML_FIFO_DISABLE_ECCf, 1, 3, 0 },
    { LR_EML_FIFO_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { RECYCLE_CHAIN_FIFO_DISABLE_ECCf, 1, 0, 0 },
    { RECYCLE_CHAIN_FIFO_ECC_CORRUPTf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ERRORr_fields[] = {
    { CMD_FIFO0_LOSf, 1, 2, SOCF_W1TC },
    { CMD_FIFO1_LOSf, 1, 3, SOCF_W1TC },
    { LR_EML_ERRORf, 1, 1, SOCF_W1TC },
    { LR_EML_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_ERROR_MASKr_fields[] = {
    { CMD_FIFO0_LOS_DISINTf, 1, 2, 0 },
    { CMD_FIFO1_LOS_DISINTf, 1, 3, 0 },
    { LR_EML_ERROR_DISINTf, 1, 1, 0 },
    { LR_EML_FIFO_OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_CONFIGr_fields[] = {
    { CMD_FIFO_AFULL_THRESHf, 10, 0, SOCF_LE },
    { FREE_CHAIN_FIFO_AEMPTY_THRESHf, 10, 20, SOCF_LE },
    { FREE_CHAIN_FIFO_AFULL_THRESHf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_POP_STATUSr_fields[] = {
    { RECYCLE_CHAIN_FIFO_NONEMPTYf, 1, 2, SOCF_W1TC },
    { RSP_FIFO0_NONEMPTYf, 1, 0, SOCF_W1TC },
    { RSP_FIFO1_NONEMPTYf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_POP_STATUS_MASKr_fields[] = {
    { RECYCLE_CHAIN_FIFO_NONEMPTY_DISINTf, 1, 2, 0 },
    { RSP_FIFO0_NONEMPTY_DISINTf, 1, 0, 0 },
    { RSP_FIFO1_NONEMPTY_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_PUSH_STATUSr_fields[] = {
    { CMD_FIFO0_AFULLf, 1, 0, SOCF_W1TC },
    { CMD_FIFO1_AFULLf, 1, 1, SOCF_W1TC },
    { FREE_CHAIN_FIFO0_AEMPTYf, 1, 6, SOCF_W1TC },
    { FREE_CHAIN_FIFO0_AFULLf, 1, 2, SOCF_W1TC },
    { FREE_CHAIN_FIFO1_AEMPTYf, 1, 7, SOCF_W1TC },
    { FREE_CHAIN_FIFO1_AFULLf, 1, 3, SOCF_W1TC },
    { FREE_CHAIN_FIFO2_AEMPTYf, 1, 8, SOCF_W1TC },
    { FREE_CHAIN_FIFO2_AFULLf, 1, 4, SOCF_W1TC },
    { FREE_CHAIN_FIFO3_AEMPTYf, 1, 9, SOCF_W1TC },
    { FREE_CHAIN_FIFO3_AFULLf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FIFO_PUSH_STATUS_MASKr_fields[] = {
    { CMD_FIFO0_AFULL_DISINTf, 1, 0, 0 },
    { CMD_FIFO1_AFULL_DISINTf, 1, 1, 0 },
    { FREE_CHAIN_FIFO0_AEMPTY_DISINTf, 1, 6, 0 },
    { FREE_CHAIN_FIFO0_AFULL_DISINTf, 1, 2, 0 },
    { FREE_CHAIN_FIFO1_AEMPTY_DISINTf, 1, 7, 0 },
    { FREE_CHAIN_FIFO1_AFULL_DISINTf, 1, 3, 0 },
    { FREE_CHAIN_FIFO2_AEMPTY_DISINTf, 1, 8, 0 },
    { FREE_CHAIN_FIFO2_AFULL_DISINTf, 1, 4, 0 },
    { FREE_CHAIN_FIFO3_AEMPTY_DISINTf, 1, 9, 0 },
    { FREE_CHAIN_FIFO3_AFULL_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr_fields[] = {
    { FLUSH0f, 1, 0, SOCF_RES|SOCF_PUNCH },
    { FLUSH1f, 1, 1, SOCF_RES|SOCF_PUNCH },
    { FLUSH2f, 1, 2, SOCF_RES|SOCF_PUNCH },
    { FLUSH3f, 1, 3, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_LR_EML_CONFIGr_fields[] = {
    { SOFTWARE_LOCK_WAITf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_LR_EML_STATUSr_fields[] = {
    { ERRCODEf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_MEM_DEBUGr_fields[] = {
    { BD_DATA_BUF_TMf, 5, 27, SOCF_LE },
    { CHAIN_FIFO_TMf, 10, 15, SOCF_LE },
    { CMD_RSP_FIFO_TMf, 10, 0, SOCF_LE },
    { DATA_BUF_TMf, 5, 10, SOCF_LE },
    { LR_EML_FIFO_TMf, 2, 25, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr_fields[] = {
    { THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TMDOMAINr_fields[] = {
    { TMDOMAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields[] = {
    { CNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_CONFIGr_fields[] = {
    { CACHE_EARLY_CREDITf, 1, 26, 0 },
    { CACHE_ENABLEf, 1, 0, 0 },
    { EMC_128MODEf, 1, 25, 0 },
    { FREE_CACHE_THRESHf, 8, 1, SOCF_LE },
    { FREE_TAG_THRESHf, 8, 11, SOCF_LE },
    { MAX_USE_PER_TAGf, 6, 19, SOCF_LE },
    { V4_3232MODEf, 1, 9, 0 },
    { V6_128128MODEf, 1, 10, 0 }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_CONFIG_BCM88030_B0r_fields[] = {
    { CACHE_EARLY_CREDITf, 1, 26, 0 },
    { CACHE_ENABLEf, 1, 0, 0 },
    { EMC_128MODEf, 1, 25, 0 },
    { EML_144_MODEf, 1, 28, 0 },
    { FREE_CACHE_THRESHf, 8, 1, SOCF_LE },
    { FREE_TAG_THRESHf, 8, 11, SOCF_LE },
    { MAX_USE_PER_TAGf, 6, 19, SOCF_LE },
    { V4_3232MODEf, 1, 9, 0 },
    { V6_128128MODEf, 1, 10, 0 },
    { V6_ENABLE_3RD_PROBEf, 1, 27, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DC_PTRSr_fields[] = {
    { DC_DPTRf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { DC_FPTRf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { DC_WPTRf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DC_SPACEr_fields[] = {
    { DC_SPACEf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DEBUGr_fields[] = {
    { BYPASS_CRC32Cf, 1, 7, SOCF_RES },
    { CLEAR_MINMAX_FIFO_DEPTHf, 1, 5, SOCF_RES },
    { IGNORE_DRAM_ECCf, 1, 6, SOCF_RES },
    { REG_FIFO_PARITY_FLIPf, 1, 3, SOCF_RES },
    { TM_CI_RD_PARITY_FLIPf, 1, 2, SOCF_RES },
    { TREX2_COUNTER_MODEf, 1, 1, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT0r_fields[] = {
    { DEADLINEf, 13, 1, SOCF_LE|SOCF_RWBW },
    { LOOKUPf, 6, 14, SOCF_LE|SOCF_RWBW },
    { TABf, 6, 20, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT1r_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_CAPT2r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 14, SOCF_LE|SOCF_RWBW },
    { ITAGf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields[] = {
    { DEADLINEf, 13, 1, SOCF_LE },
    { LOOKUPf, 6, 14, SOCF_LE },
    { TABf, 6, 20, SOCF_LE },
    { VALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields[] = {
    { GL_ARRIVAL_TIMERf, 13, 14, SOCF_LE },
    { ITAGf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ECC_DEBUGr_fields[] = {
    { CORRECTABLE_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { CORRECTABLE_ECC_ERROR_MEM_IDf, 4, 9, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ECC_ERROR_ADDRESSf, 9, 13, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ECC_ERROR_MEM_IDf, 4, 22, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_ERRORr_fields[] = {
    { CI_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERRORf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ERROR_BCM88030_B0r_fields[] = {
    { CI_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERRORf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERRORf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { V6_COLLISIONf, 1, 5, SOCF_W1TC },
    { V6_DEFAULT_COLLISION_ERRORf, 1, 6, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_TM_QE_ERROR_MASKr_fields[] = {
    { CI_PARITY_ERROR_DISINTf, 1, 2, SOCF_W1TC },
    { CORRECTED_ERROR_DISINTf, 1, 4, SOCF_W1TC },
    { DRAM_ECC_COR_ERROR_DISINTf, 1, 1, SOCF_W1TC },
    { DRAM_ECC_UNCOR_ERROR_DISINTf, 1, 0, SOCF_W1TC },
    { UNCORRECTED_ERROR_DISINTf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_ERROR_MASK_BCM88030_B0r_fields[] = {
    { CI_PARITY_ERROR_DISINTf, 1, 2, 0 },
    { CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DRAM_ECC_COR_ERROR_DISINTf, 1, 1, 0 },
    { DRAM_ECC_UNCOR_ERROR_DISINTf, 1, 0, 0 },
    { UNCORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { V6_COLLISION_DISINTf, 1, 5, 0 },
    { V6_DEFAULT_COLLISION_ERROR_DISINTf, 1, 6, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_DEPTHr_fields[] = {
    { PFIFO_DEPTHf, 8, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { WQ_REQ_FIFO_DEPTHf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_MAX_DEPTHr_fields[] = {
    { MAX_PFIFO_DEPTHf, 8, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { MAX_WQ_REQ_FIFO_DEPTHf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_OVERFLOW_ERRORr_fields[] = {
    { CB_REQ_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { CC_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { DC_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { KEY_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { PFIFO_OVERFLOWf, 1, 9, SOCF_W1TC },
    { WQ_REQ_FIFO_OVERFLOWf, 1, 10, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_OVERFLOWf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_OVERFLOWf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_OVERFLOWf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_OVERFLOWf, 1, 19, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_OVERFLOWf, 1, 20, SOCF_W1TC },
    { XT_DAT_FIFO0_OVERFLOWf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO1_OVERFLOWf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO2_OVERFLOWf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO3_OVERFLOWf, 1, 14, SOCF_W1TC },
    { XT_DAT_FIFO4_OVERFLOWf, 1, 15, SOCF_W1TC },
    { XT_REQ_FIFO0_OVERFLOWf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO1_OVERFLOWf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO2_OVERFLOWf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO3_OVERFLOWf, 1, 24, SOCF_W1TC },
    { XT_REQ_FIFO4_OVERFLOWf, 1, 25, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_OVERFLOW_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { CC_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { DC_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { ECL_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { KEY_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { PFIFO_OVERFLOW_DISINTf, 1, 9, 0 },
    { WQ_REQ_FIFO_OVERFLOW_DISINTf, 1, 10, 0 },
    { XT_DATA_DESC_FIFO0_OVERFLOW_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO1_OVERFLOW_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO2_OVERFLOW_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO3_OVERFLOW_DISINTf, 1, 19, 0 },
    { XT_DATA_DESC_FIFO4_OVERFLOW_DISINTf, 1, 20, 0 },
    { XT_DAT_FIFO0_OVERFLOW_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO1_OVERFLOW_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO2_OVERFLOW_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO3_OVERFLOW_DISINTf, 1, 14, 0 },
    { XT_DAT_FIFO4_OVERFLOW_DISINTf, 1, 15, 0 },
    { XT_REQ_FIFO0_OVERFLOW_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO1_OVERFLOW_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO2_OVERFLOW_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO3_OVERFLOW_DISINTf, 1, 24, 0 },
    { XT_REQ_FIFO4_OVERFLOW_DISINTf, 1, 25, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_PARITY_ERRORr_fields[] = {
    { CB_REQ_FIFO_PARITYf, 1, 0, SOCF_W1TC },
    { CC_FIFO_PARITYf, 1, 1, SOCF_W1TC },
    { DC_FIFO_PARITYf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_PARITYf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_PARITYf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_PARITYf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_PARITYf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_PARITYf, 1, 7, SOCF_W1TC },
    { PFIFO_PARITYf, 1, 8, SOCF_W1TC },
    { WQ_REQ_FIFO_PARITYf, 1, 9, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_PARITYf, 1, 15, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_PARITYf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_PARITYf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_PARITYf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_PARITYf, 1, 19, SOCF_W1TC },
    { XT_DAT_FIFO0_PARITYf, 1, 10, SOCF_W1TC },
    { XT_DAT_FIFO1_PARITYf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO2_PARITYf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO3_PARITYf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO4_PARITYf, 1, 14, SOCF_W1TC },
    { XT_REQ_FIFO0_PARITYf, 1, 20, SOCF_W1TC },
    { XT_REQ_FIFO1_PARITYf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO2_PARITYf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO3_PARITYf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO4_PARITYf, 1, 24, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_PARITY_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_PARITY_DISINTf, 1, 0, 0 },
    { CC_FIFO_PARITY_DISINTf, 1, 1, 0 },
    { DC_FIFO_PARITY_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_PARITY_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_PARITY_DISINTf, 1, 2, 0 },
    { ECL_FIFO_PARITY_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_PARITY_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_PARITY_DISINTf, 1, 7, 0 },
    { PFIFO_PARITY_DISINTf, 1, 8, 0 },
    { WQ_REQ_FIFO_PARITY_DISINTf, 1, 9, 0 },
    { XT_DATA_DESC_FIFO0_PARITY_DISINTf, 1, 15, 0 },
    { XT_DATA_DESC_FIFO1_PARITY_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO2_PARITY_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO3_PARITY_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO4_PARITY_DISINTf, 1, 19, 0 },
    { XT_DAT_FIFO0_PARITY_DISINTf, 1, 10, 0 },
    { XT_DAT_FIFO1_PARITY_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO2_PARITY_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO3_PARITY_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO4_PARITY_DISINTf, 1, 14, 0 },
    { XT_REQ_FIFO0_PARITY_DISINTf, 1, 20, 0 },
    { XT_REQ_FIFO1_PARITY_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO2_PARITY_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO3_PARITY_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO4_PARITY_DISINTf, 1, 24, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_UNDERFLOW_ERRORr_fields[] = {
    { CB_REQ_FIFO_UNDERFLOWf, 1, 0, SOCF_W1TC },
    { CC_FIFO_UNDERFLOWf, 1, 1, SOCF_W1TC },
    { DC_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { DRR_REQ_FIFO_UNDERFLOWf, 1, 4, SOCF_W1TC },
    { D_REQ_FIFO_UNDERFLOWf, 1, 2, SOCF_W1TC },
    { ECL_FIFO_UNDERFLOWf, 1, 5, SOCF_W1TC },
    { KB_EXP_SIZE_FIFO_UNDERFLOWf, 1, 6, SOCF_W1TC },
    { KB_REQ_FIFO_UNDERFLOWf, 1, 7, SOCF_W1TC },
    { KEY_FIFO_UNDERFLOWf, 1, 8, SOCF_W1TC },
    { PFIFO_UNDERFLOWf, 1, 9, SOCF_W1TC },
    { WQ_REQ_FIFO_UNDERFLOWf, 1, 10, SOCF_W1TC },
    { XT_DATA_DESC_FIFO0_UNDERFLOWf, 1, 16, SOCF_W1TC },
    { XT_DATA_DESC_FIFO1_UNDERFLOWf, 1, 17, SOCF_W1TC },
    { XT_DATA_DESC_FIFO2_UNDERFLOWf, 1, 18, SOCF_W1TC },
    { XT_DATA_DESC_FIFO3_UNDERFLOWf, 1, 19, SOCF_W1TC },
    { XT_DATA_DESC_FIFO4_UNDERFLOWf, 1, 20, SOCF_W1TC },
    { XT_DAT_FIFO0_UNDERFLOWf, 1, 11, SOCF_W1TC },
    { XT_DAT_FIFO1_UNDERFLOWf, 1, 12, SOCF_W1TC },
    { XT_DAT_FIFO2_UNDERFLOWf, 1, 13, SOCF_W1TC },
    { XT_DAT_FIFO3_UNDERFLOWf, 1, 14, SOCF_W1TC },
    { XT_DAT_FIFO4_UNDERFLOWf, 1, 15, SOCF_W1TC },
    { XT_REQ_FIFO0_UNDERFLOWf, 1, 21, SOCF_W1TC },
    { XT_REQ_FIFO1_UNDERFLOWf, 1, 22, SOCF_W1TC },
    { XT_REQ_FIFO2_UNDERFLOWf, 1, 23, SOCF_W1TC },
    { XT_REQ_FIFO3_UNDERFLOWf, 1, 24, SOCF_W1TC },
    { XT_REQ_FIFO4_UNDERFLOWf, 1, 25, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_FIFO_UNDERFLOW_ERROR_MASKr_fields[] = {
    { CB_REQ_FIFO_UNDERFLOW_DISINTf, 1, 0, 0 },
    { CC_FIFO_UNDERFLOW_DISINTf, 1, 1, 0 },
    { DC_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { DRR_REQ_FIFO_UNDERFLOW_DISINTf, 1, 4, 0 },
    { D_REQ_FIFO_UNDERFLOW_DISINTf, 1, 2, 0 },
    { ECL_FIFO_UNDERFLOW_DISINTf, 1, 5, 0 },
    { KB_EXP_SIZE_FIFO_UNDERFLOW_DISINTf, 1, 6, 0 },
    { KB_REQ_FIFO_UNDERFLOW_DISINTf, 1, 7, 0 },
    { KEY_FIFO_UNDERFLOW_DISINTf, 1, 8, 0 },
    { PFIFO_UNDERFLOW_DISINTf, 1, 9, 0 },
    { WQ_REQ_FIFO_UNDERFLOW_DISINTf, 1, 10, 0 },
    { XT_DATA_DESC_FIFO0_UNDERFLOW_DISINTf, 1, 16, 0 },
    { XT_DATA_DESC_FIFO1_UNDERFLOW_DISINTf, 1, 17, 0 },
    { XT_DATA_DESC_FIFO2_UNDERFLOW_DISINTf, 1, 18, 0 },
    { XT_DATA_DESC_FIFO3_UNDERFLOW_DISINTf, 1, 19, 0 },
    { XT_DATA_DESC_FIFO4_UNDERFLOW_DISINTf, 1, 20, 0 },
    { XT_DAT_FIFO0_UNDERFLOW_DISINTf, 1, 11, 0 },
    { XT_DAT_FIFO1_UNDERFLOW_DISINTf, 1, 12, 0 },
    { XT_DAT_FIFO2_UNDERFLOW_DISINTf, 1, 13, 0 },
    { XT_DAT_FIFO3_UNDERFLOW_DISINTf, 1, 14, 0 },
    { XT_DAT_FIFO4_UNDERFLOW_DISINTf, 1, 15, 0 },
    { XT_REQ_FIFO0_UNDERFLOW_DISINTf, 1, 21, 0 },
    { XT_REQ_FIFO1_UNDERFLOW_DISINTf, 1, 22, 0 },
    { XT_REQ_FIFO2_UNDERFLOW_DISINTf, 1, 23, 0 },
    { XT_REQ_FIFO3_UNDERFLOW_DISINTf, 1, 24, 0 },
    { XT_REQ_FIFO4_UNDERFLOW_DISINTf, 1, 25, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_HASH_ADJUST_LOW_CONFIGr_fields[] = {
    { HASH_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MEM_ECC_DEBUG_CONTROLr_fields[] = {
    { CMEM_DISABLE_ECCf, 1, 0, 0 },
    { CMEM_ECC_CORRUPTf, 2, 5, SOCF_LE },
    { DC_MEM_DISABLE_ECCf, 1, 3, 0 },
    { DC_MEM_ECC_CORRUPTf, 2, 11, SOCF_LE },
    { PMEM_DISABLE_ECCf, 1, 1, 0 },
    { PMEM_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { WB_MEM_DISABLE_ECCf, 1, 4, 0 },
    { WB_MEM_ECC_CORRUPTf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MEM_TM_DEBUGr_fields[] = {
    { CPHMEM_TMf, 2, 0, SOCF_LE },
    { DC_MEM_TMf, 10, 2, SOCF_LE },
    { WB_MEM_TMf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_MIN_DC_SPACEr_fields[] = {
    { MIN_DC_SPACEf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_NUM_TAGS_EMPTYr_fields[] = {
    { MIN_NUM_TAGS_EMPTYf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { NUM_TAGS_EMPTYf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_TRACE_STATUSr_fields[] = {
    { DS_QE_STATUSf, 1, 0, SOCF_W1TC },
    { QE_DS_STATUSf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_TRACE_STATUS_MASKr_fields[] = {
    { DS_QE_STATUS_DISINTf, 1, 0, 0 },
    { QE_DS_STATUS_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_DATA_118_96r_fields[] = {
    { DATA_118_96f, 23, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_DATA_95_64r_fields[] = {
    { DATA_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_KEY_126_96r_fields[] = {
    { KEY_126_96f, 31, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_B0)
soc_field_info_t soc_TM_QE_V6_COLLISION_TABr_fields[] = {
    { TABf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TM_RESEQMEMr_fields[] = {
    { TM0f, 2, 0, SOCF_LE|SOCF_RES },
    { TM1f, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_AVS_CONTROLr_fields[] = {
    { OVERRIDE_AVSf, 1, 0, 0 },
    { OVERRIDE_AVS_VALUEf, 3, 1, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_AVS_SEL_REGr_fields[] = {
    { AVS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_AVS_SEL_REG_BCM53400_A0r_fields[] = {
    { AVS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields[] = {
    { PROG_DIV_CTRLf, 12, 0, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields[] = {
    { PROG_DIV_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields[] = {
    { PROG_DIV_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 14, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 15, 0 },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { PWRDWNf, 1, 16, 0 },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC0_PLL_STATUSr_fields[] = {
    { BROAD_SYNC0_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC0_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields[] = {
    { BROAD_SYNC1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_BROAD_SYNC1_PLL_STATUSr_fields[] = {
    { BROAD_SYNC1_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC1_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLYf, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields[] = {
    { KAf, 3, 29, SOCF_LE|SOCF_RES },
    { KIf, 3, 26, SOCF_LE|SOCF_RES },
    { KPf, 4, 22, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields[] = {
    { FB_OFFSETf, 12, 16, SOCF_LE|SOCF_RES },
    { FB_PHASE_ENf, 1, 28, SOCF_RES },
    { PDIVf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_BROAD_SYNC_PLL_STATUSr_fields[] = {
    { BROAD_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_BROAD_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 4, 22, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_5r_fields[] = {
    { CPf, 2, 20, SOCF_LE },
    { CP1f, 2, 22, SOCF_LE },
    { CZf, 2, 18, SOCF_LE },
    { ICPf, 6, 12, SOCF_LE },
    { RPf, 3, 9, SOCF_LE },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { RZf, 5, 4, SOCF_LE },
    { VCO_GAINf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_6r_fields[] = {
    { LDO_CTRLf, 16, 16, SOCF_LE },
    { MSC_CTRLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_7r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 28, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_3_BCM53400_A0r_fields[] = {
    { BYPASS_DACf, 9, 21, SOCF_LE },
    { BYPASS_MODEf, 1, 20, 0 },
    { CODE_VCOCALf, 2, 15, SOCF_LE },
    { ENA_VCO_CLKf, 1, 5, 0 },
    { HOLD_DELAYf, 3, 17, SOCF_LE },
    { I_MAXf, 1, 31, 0 },
    { MASH11_MODEf, 1, 13, 0 },
    { PFD_DLY_CTRLf, 2, 0, SOCF_LE },
    { RATE_MANAGER_MODEf, 1, 14, 0 },
    { VCO_CONT_ENf, 1, 6, 0 },
    { VCO_CURf, 3, 2, SOCF_LE },
    { VCO_FB_DIV2f, 1, 8, 0 },
    { VCO_POST_DIV2f, 1, 7, 0 },
    { VCO_SELf, 1, 9, 0 },
    { VC_HIGHf, 1, 10, 0 },
    { VC_LOWf, 1, 11, 0 },
    { VC_RANGE_ENf, 1, 12, 0 },
    { WDT_DISABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_CTRL_4_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 22, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL0_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_BS_PLL1_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 11, SOCF_LE|SOCF_RES },
    { KIf, 3, 8, SOCF_LE|SOCF_RES },
    { KPf, 4, 4, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { REFCLK_SELf, 1, 3, SOCF_RES },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_0_BCM56850_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLY1f, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_1_BCM56850_A0r_fields[] = {
    { BYPASS_PORf, 1, 0, 0 },
    { D2C_HYST_ENf, 1, 1, 0 },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE },
    { SSC_MODEf, 1, 8, 0 },
    { TESTOUT_ENf, 1, 3, 0 },
    { TEST_SELf, 1, 2, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, 0 },
    { LOAD_EN_CH0f, 1, 17, 0 },
    { PDIVf, 3, 18, SOCF_LE },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_3_BCM56850_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_CTRL_4_BCM56850_A0r_fields[] = {
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, SOCF_RES },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_BS_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_CTRL_REGISTER_4r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 16, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_CTRL_REGISTER_5r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { PLL_TEST_ENf, 1, 3, SOCF_RES },
    { PWRDWNf, 1, 8, SOCF_RES },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CES_PLL_STATUSr_fields[] = {
    { CES_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CES_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CES_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PCGr_fields[] = {
    { EDATABUF_PCGf, 1, 11, 0 },
    { EFPMOD_PCGf, 1, 13, 0 },
    { EFPPARS_PCGf, 1, 14, 0 },
    { EFP_PCGf, 1, 12, 0 },
    { EHCPM_PCGf, 1, 15, 0 },
    { EINITBUF_PCGf, 1, 16, 0 },
    { EIPT_PCGf, 1, 17, 0 },
    { EL3_PCGf, 1, 18, 0 },
    { EPMOD_PCGf, 1, 19, 0 },
    { ESW_PCGf, 1, 20, 0 },
    { EVLAN_PCGf, 1, 21, 0 },
    { ICFG_PCGf, 1, 1, 0 },
    { IDISC_PCGf, 1, 2, 0 },
    { IFP_PCGf, 1, 3, 0 },
    { IMPLS_PCGf, 1, 4, 0 },
    { IPARS_PCGf, 1, 5, 0 },
    { IRSEL1_PCGf, 1, 6, 0 },
    { IRSEL2_PCGf, 1, 7, 0 },
    { ISW1_PCGf, 1, 8, 0 },
    { IVP_PCGf, 1, 9, 0 },
    { IVXLT_PCGf, 1, 10, 0 },
    { L2L3_PCGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSGr_fields[] = {
    { EDATABUF_PSGf, 1, 11, 0 },
    { EFPMOD_PSGf, 1, 13, 0 },
    { EFPPARS_PSGf, 1, 14, 0 },
    { EFP_PSGf, 1, 12, 0 },
    { EHCPM_PSGf, 1, 15, 0 },
    { EINITBUF_PSGf, 1, 16, 0 },
    { EIPT_PSGf, 1, 17, 0 },
    { EL3_PSGf, 1, 18, 0 },
    { EPMOD_PSGf, 1, 19, 0 },
    { ESW_PSGf, 1, 20, 0 },
    { EVLAN_PSGf, 1, 21, 0 },
    { ICFG_PSGf, 1, 1, 0 },
    { IDISC_PSGf, 1, 2, 0 },
    { IFP_PSGf, 1, 3, 0 },
    { IMPLS_PSGf, 1, 4, 0 },
    { IPARS_PSGf, 1, 5, 0 },
    { IRSEL1_PSGf, 1, 6, 0 },
    { IRSEL2_PSGf, 1, 7, 0 },
    { ISW1_PSGf, 1, 8, 0 },
    { IVP_PSGf, 1, 9, 0 },
    { IVXLT_PSGf, 1, 10, 0 },
    { L2L3_PSGf, 1, 0, 0 },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM53400_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 25, SOCF_RES },
    { ECFG_PSGf, 1, 9, SOCF_RES },
    { EFPMOD_PSGf, 1, 13, SOCF_RES },
    { EFPPARS_PSGf, 1, 14, SOCF_RES },
    { EFP_PSGf, 1, 12, SOCF_RES },
    { EHCPM_PSGf, 1, 15, SOCF_RES },
    { EINITBUF_PSGf, 1, 16, SOCF_RES },
    { EL3_PSGf, 1, 18, SOCF_RES },
    { EPARS_PSGf, 1, 11, SOCF_RES },
    { EPMOD_PSGf, 1, 19, SOCF_RES },
    { ESW_PSGf, 1, 20, SOCF_RES },
    { EVLAN_PSGf, 1, 21, SOCF_RES },
    { EVXLT_PSGf, 1, 17, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { IRSEL2_PSGf, 1, 7, SOCF_RES },
    { ISW1_PSGf, 1, 8, SOCF_RES },
    { IVLAN_PSGf, 1, 4, SOCF_RES },
    { IVXLT_PSGf, 1, 10, SOCF_RES },
    { L2LU_CLK_ENFORCEf, 1, 22, SOCF_RES },
    { L2MC_CLK_ENFORCEf, 1, 23, SOCF_RES },
    { L3LU_CLK_ENFORCEf, 1, 24, SOCF_RES },
    { L3MC_PSGf, 1, 0, SOCF_RES },
    { RSVD_26f, 6, 26, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56150_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 25, SOCF_RES },
    { CLK_ENFORCE_GPORTf, 1, 26, SOCF_RES },
    { CLK_ENFORCE_XLPORTf, 1, 27, SOCF_RES },
    { ECFG_PSGf, 1, 9, SOCF_RES },
    { EFPMOD_PSGf, 1, 13, SOCF_RES },
    { EFPPARS_PSGf, 1, 14, SOCF_RES },
    { EFP_PSGf, 1, 12, SOCF_RES },
    { EHCPM_PSGf, 1, 15, SOCF_RES },
    { EINITBUF_PSGf, 1, 16, SOCF_RES },
    { EL3_PSGf, 1, 18, SOCF_RES },
    { EPARS_PSGf, 1, 11, SOCF_RES },
    { EPMOD_PSGf, 1, 19, SOCF_RES },
    { ESW_PSGf, 1, 20, SOCF_RES },
    { EVLAN_PSGf, 1, 21, SOCF_RES },
    { EVXLT_PSGf, 1, 17, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { IRSEL2_PSGf, 1, 7, SOCF_RES },
    { ISW1_PSGf, 1, 8, SOCF_RES },
    { IVLAN_PSGf, 1, 4, SOCF_RES },
    { IVXLT_PSGf, 1, 10, SOCF_RES },
    { L2LU_CLK_ENFORCEf, 1, 22, SOCF_RES },
    { L2MC_CLK_ENFORCEf, 1, 23, SOCF_RES },
    { L3LU_CLK_ENFORCEf, 1, 24, SOCF_RES },
    { L3MC_PSGf, 1, 0, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CLOCKING_ENFORCE_PSG_BCM56340_A0r_fields[] = {
    { EDB_CLK_ENFORCEf, 1, 20, SOCF_RES },
    { EFPMOD_PSGf, 1, 10, SOCF_RES },
    { EFPPARS_PSGf, 1, 11, SOCF_RES },
    { EFP_PSGf, 1, 9, SOCF_RES },
    { EHCPM_PSGf, 1, 12, SOCF_RES },
    { EINITBUF_PSGf, 1, 13, SOCF_RES },
    { EIPT_PSGf, 1, 14, SOCF_RES },
    { EL3_PSGf, 1, 15, SOCF_RES },
    { EPMOD_PSGf, 1, 16, SOCF_RES },
    { ESW_PSGf, 1, 17, SOCF_RES },
    { EVLAN_PSGf, 1, 18, SOCF_RES },
    { IBOD_CLK_ENFORCEf, 1, 19, SOCF_RES },
    { ICFG_PSGf, 1, 1, SOCF_RES },
    { IDISC_PSGf, 1, 2, SOCF_RES },
    { IFP_PSGf, 1, 3, SOCF_RES },
    { IMPLS_PSGf, 1, 4, SOCF_RES },
    { IPARS_PSGf, 1, 5, SOCF_RES },
    { IRSEL1_PSGf, 1, 6, SOCF_RES },
    { ISW1_PSGf, 1, 7, SOCF_RES },
    { IVXLT_PSGf, 1, 8, SOCF_RES },
    { L2L3_PSGf, 1, 0, SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_CLK_FREQ_SELr_fields[] = {
    { CORE_CLK_FREQ_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 1, 3, 0 },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RES },
    { SW_CORE_CLK_SEL_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3r_fields[] = {
    { CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 10, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 16, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 28, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_4r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { NDIV_FRACf, 20, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 28, SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_6r_fields[] = {
    { CH1_CLK_ENABLEf, 1, 11, SOCF_RES },
    { CH2_CLK_ENABLEf, 1, 12, SOCF_RES },
    { CH3_CLK_ENABLEf, 1, 13, SOCF_RES },
    { CH4_CLK_ENABLEf, 1, 14, SOCF_RES },
    { CH4_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH5_CLK_ENABLEf, 1, 15, SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56450_A0r_fields[] = {
    { CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { HOLDf, 6, 10, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 16, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56450_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56450_A0r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { NDIV_FRACf, 20, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 28, SOCF_RES },
    { PLL_TEST_ENABLEf, 1, 23, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_CORE_PLL0_STATUSr_fields[] = {
    { CORE_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_CORE_PLL0_STATUS_BCM56450_A0r_fields[] = {
    { CORE_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_CORE_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL2r_fields[] = {
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH1f, 1, 17, SOCF_RES },
    { LOAD_EN_CH0f, 1, 18, SOCF_RES },
    { LOAD_EN_CH1f, 1, 19, SOCF_RES },
    { RSVDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5r_fields[] = {
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL6r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { SLV_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL7r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { SLV_CH1_MDIVf, 8, 11, SOCF_LE|SOCF_RES },
    { SLV_FB_PHASSE_ENf, 1, 29, SOCF_RES },
    { SLV_KAf, 3, 26, SOCF_LE|SOCF_RES },
    { SLV_KIf, 3, 23, SOCF_LE|SOCF_RES },
    { SLV_KPf, 4, 19, SOCF_LE|SOCF_RES },
    { SLV_PDIVf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL8r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV0_CH01_MDELf, 3, 0, SOCF_LE|SOCF_RES },
    { SLV0_FB_OFFSETf, 12, 3, SOCF_LE|SOCF_RES },
    { SLV1_CH01_MDELf, 3, 15, SOCF_LE|SOCF_RES },
    { SLV1_FB_OFFSETf, 12, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL9r_fields[] = {
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLV2_CH01_MDELf, 3, 0, SOCF_LE|SOCF_RES },
    { SLV2_FB_OFFSETf, 12, 3, SOCF_LE|SOCF_RES },
    { SLV3_CH01_MDELf, 3, 15, SOCF_LE|SOCF_RES },
    { SLV3_FB_OFFSETf, 12, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0_BCM53400_A0r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { POST_RESETB_SELECTf, 2, 24, SOCF_LE|SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 29, SOCF_RES },
    { RSVD_1f, 2, 18, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_RANGEf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL0_BCM56150_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL2_BCM53400_A0r_fields[] = {
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { HOLD_CH1f, 1, 17, SOCF_RES },
    { HOLD_CH2f, 1, 18, SOCF_RES },
    { HOLD_CH3f, 1, 19, SOCF_RES },
    { LOAD_EN_CH0f, 1, 20, SOCF_RES },
    { LOAD_EN_CH1f, 1, 21, SOCF_RES },
    { RSVDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM53400_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM56150_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL3_BCM56340_A0r_fields[] = {
    { MSTR_NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { MSTR_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM53400_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 12, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 4, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 23, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 15, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM56150_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL4_BCM56340_A0r_fields[] = {
    { MSTR_CH0_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { MSTR_CH0_MDIVf, 8, 3, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { MSTR_CH1_MDIVf, 8, 14, SOCF_LE|SOCF_RES },
    { MSTR_PDIVf, 3, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5_BCM53400_A0r_fields[] = {
    { FREF_SELf, 1, 10, SOCF_RES },
    { LDOf, 2, 15, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { MSTR_CH2_MDIVf, 8, 17, SOCF_LE|SOCF_RES },
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTOUT_ENf, 1, 14, SOCF_RES },
    { TESTOUT_SELf, 3, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL5_BCM56340_A0r_fields[] = {
    { MSTR_KAf, 3, 7, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 4, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL6_BCM53400_A0r_fields[] = {
    { MSTR_CH3_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { MSTR_CH3_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, 0 },
    { D2C_HYST_ENf, 1, 1, 0 },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE },
    { SSC_MODEf, 1, 8, 0 },
    { TESTOUT_ENf, 1, 3, 0 },
    { TEST_SELf, 1, 2, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_CORE_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_ENf, 1, 23, SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_DDR_PLL0_CTRL_REGISTER_5r_fields[] = {
    { CH1_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_DDR_PLL0_STATUSr_fields[] = {
    { DDR_PLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { DDR_PLL0_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES },
    { DDR_PLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_DEV_REV_IDr_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM53400_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56450_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56640_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_DEV_REV_ID_BCM56850_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEVICE_SKEWf, 4, 27, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_HYS_EN_CTRLr_fields[] = {
    { PAD_GPIO_HYS_ENf, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_GPIO_PULL_CTRLr_fields[] = {
    { PDN_PAD_GPIO10f, 1, 12, SOCF_RES },
    { PDN_PAD_GPIO11f, 1, 14, SOCF_RES },
    { PDN_PAD_GPIO4f, 1, 0, SOCF_RES },
    { PDN_PAD_GPIO5f, 1, 2, SOCF_RES },
    { PDN_PAD_GPIO6f, 1, 4, SOCF_RES },
    { PDN_PAD_GPIO7f, 1, 6, SOCF_RES },
    { PDN_PAD_GPIO8f, 1, 8, SOCF_RES },
    { PDN_PAD_GPIO9f, 1, 10, SOCF_RES },
    { PUP_PAD_GPIO10f, 1, 13, SOCF_RES },
    { PUP_PAD_GPIO11f, 1, 15, SOCF_RES },
    { PUP_PAD_GPIO4f, 1, 1, SOCF_RES },
    { PUP_PAD_GPIO5f, 1, 3, SOCF_RES },
    { PUP_PAD_GPIO6f, 1, 5, SOCF_RES },
    { PUP_PAD_GPIO7f, 1, 7, SOCF_RES },
    { PUP_PAD_GPIO8f, 1, 9, SOCF_RES },
    { PUP_PAD_GPIO9f, 1, 11, SOCF_RES },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_PULL_CTRL_BCM53400_A0r_fields[] = {
    { PDN_PAD_GPIO0f, 1, 0, SOCF_RES },
    { PDN_PAD_GPIO1f, 1, 2, SOCF_RES },
    { PDN_PAD_GPIO10f, 1, 20, SOCF_RES },
    { PDN_PAD_GPIO11f, 1, 22, SOCF_RES },
    { PDN_PAD_GPIO12f, 1, 24, SOCF_RES },
    { PDN_PAD_GPIO13f, 1, 26, SOCF_RES },
    { PDN_PAD_GPIO14f, 1, 28, SOCF_RES },
    { PDN_PAD_GPIO15f, 1, 30, SOCF_RES },
    { PDN_PAD_GPIO2f, 1, 4, SOCF_RES },
    { PDN_PAD_GPIO3f, 1, 6, SOCF_RES },
    { PDN_PAD_GPIO4f, 1, 8, SOCF_RES },
    { PDN_PAD_GPIO5f, 1, 10, SOCF_RES },
    { PDN_PAD_GPIO6f, 1, 12, SOCF_RES },
    { PDN_PAD_GPIO7f, 1, 14, SOCF_RES },
    { PDN_PAD_GPIO8f, 1, 16, SOCF_RES },
    { PDN_PAD_GPIO9f, 1, 18, SOCF_RES },
    { PUP_PAD_GPIO0f, 1, 1, SOCF_RES },
    { PUP_PAD_GPIO1f, 1, 3, SOCF_RES },
    { PUP_PAD_GPIO10f, 1, 21, SOCF_RES },
    { PUP_PAD_GPIO11f, 1, 23, SOCF_RES },
    { PUP_PAD_GPIO12f, 1, 25, SOCF_RES },
    { PUP_PAD_GPIO13f, 1, 27, SOCF_RES },
    { PUP_PAD_GPIO14f, 1, 29, SOCF_RES },
    { PUP_PAD_GPIO15f, 1, 31, SOCF_RES },
    { PUP_PAD_GPIO2f, 1, 5, SOCF_RES },
    { PUP_PAD_GPIO3f, 1, 7, SOCF_RES },
    { PUP_PAD_GPIO4f, 1, 9, SOCF_RES },
    { PUP_PAD_GPIO5f, 1, 11, SOCF_RES },
    { PUP_PAD_GPIO6f, 1, 13, SOCF_RES },
    { PUP_PAD_GPIO7f, 1, 15, SOCF_RES },
    { PUP_PAD_GPIO8f, 1, 17, SOCF_RES },
    { PUP_PAD_GPIO9f, 1, 19, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL0_CTRLr_fields[] = {
    { PAD_GPIO_SEL0f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL1_CTRLr_fields[] = {
    { PAD_GPIO_SEL1f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SEL2_CTRLr_fields[] = {
    { PAD_GPIO_SEL2f, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_GPIO_SLEW_CTRLr_fields[] = {
    { PAD_GPIO_SRCf, 16, 0, SOCF_LE|SOCF_RES },
    { RVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_CONTROLr_fields[] = {
    { BISR_LOAD_STARTf, 1, 3, 0 },
    { BISR_SHIFT_DONEf, 1, 30, SOCF_RO },
    { HW_BISR_LOAD_ENf, 1, 0, 0 },
    { MAX_BISR_LENGHTf, 11, 19, SOCF_LE },
    { MBIST_MODEf, 2, 1, SOCF_LE },
    { READ_ACK_TIMEf, 7, 12, SOCF_LE },
    { WRITE_DURATIONf, 7, 5, SOCF_LE },
    { WRITE_STARTf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { BISR_LOAD_STARTf, 1, 3, 0 },
    { BISR_SHIFT_DONEf, 1, 30, SOCF_RO },
    { HW_BISR_LOAD_ENf, 1, 0, 0 },
    { MAX_BISR_LENGHTf, 11, 19, SOCF_LE },
    { MBIST_MODEf, 2, 1, SOCF_LE },
    { READ_ACK_TIMEf, 7, 12, SOCF_LE },
    { WRITE_DURATIONf, 7, 5, SOCF_LE },
    { WRITE_STARTf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_DEBUGr_fields[] = {
    { CPU_MEM_ACCESSf, 1, 0, 0 },
    { CPU_MEM_ACCESS_IF_REBf, 1, 26, 0 },
    { CPU_MEM_ACCESS_IF_WEBf, 1, 24, 0 },
    { CPU_MEM_ACCESS_OTP_REBf, 1, 25, 0 },
    { CPU_MEM_ACCESS_OTP_WEBf, 1, 23, 0 },
    { CPU_MEM_ACCESS_RAf, 11, 12, SOCF_LE },
    { CPU_MEM_ACCESS_WAf, 11, 1, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields[] = {
    { CPU_MEM_ACCESSf, 1, 0, 0 },
    { CPU_MEM_ACCESS_IF_REBf, 1, 26, 0 },
    { CPU_MEM_ACCESS_IF_WEBf, 1, 24, 0 },
    { CPU_MEM_ACCESS_OTP_REBf, 1, 25, 0 },
    { CPU_MEM_ACCESS_OTP_WEBf, 1, 23, 0 },
    { CPU_MEM_ACCESS_RAf, 11, 12, SOCF_LE },
    { CPU_MEM_ACCESS_WAf, 11, 1, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRLr_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM53400_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56340_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE|SOCF_RES },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { IF_ECC_CORRUPTf, 1, 31, SOCF_RES },
    { IF_ECC_DISABLEf, 1, 16, SOCF_RES },
    { OTP_ECCP_INf, 7, 1, SOCF_LE|SOCF_RES },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { OTP_ECC_CORRUPTf, 1, 15, SOCF_RES },
    { OTP_ECC_DISABLEf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56450_A0r_fields[] = {
    { IF_ECCP_INf, 7, 17, SOCF_LE },
    { IF_ECCP_OUTf, 7, 24, SOCF_LE|SOCF_RO },
    { IF_ECC_CORRUPTf, 1, 31, 0 },
    { IF_ECC_DISABLEf, 1, 16, 0 },
    { OTP_ECCP_INf, 7, 1, SOCF_LE },
    { OTP_ECCP_OUTf, 7, 8, SOCF_LE|SOCF_RO },
    { OTP_ECC_CORRUPTf, 1, 15, 0 },
    { OTP_ECC_DISABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields[] = {
    { IF_ECC_CORRECTEDf, 1, 26, SOCF_RO },
    { IF_ECC_ERROR_ADDRf, 11, 14, SOCF_LE|SOCF_RO },
    { IF_ECC_ERROR_EVf, 1, 25, SOCF_RO },
    { IF_ECC_UNCORRECTABLEf, 1, 27, SOCF_RO },
    { OTP_ECC_CORRECTEDf, 1, 12, SOCF_RO },
    { OTP_ECC_ERROR_ADDRf, 11, 0, SOCF_LE|SOCF_RO },
    { OTP_ECC_ERROR_EVf, 1, 11, SOCF_RO },
    { OTP_ECC_UNCORRECTABLEf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields[] = {
    { IF_ECC_CORRECTEDf, 1, 26, SOCF_RO },
    { IF_ECC_ERROR_ADDRf, 11, 14, SOCF_LE|SOCF_RO },
    { IF_ECC_ERROR_EVf, 1, 25, SOCF_RO },
    { IF_ECC_UNCORRECTABLEf, 1, 27, SOCF_RO },
    { OTP_ECC_CORRECTEDf, 1, 12, SOCF_RO },
    { OTP_ECC_ERROR_ADDRf, 11, 0, SOCF_LE|SOCF_RO },
    { OTP_ECC_ERROR_EVf, 1, 11, SOCF_RO },
    { OTP_ECC_UNCORRECTABLEf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields[] = {
    { MISS_VALID_ADDRESSf, 11, 0, SOCF_LE|SOCF_RO },
    { MISS_VALID_INTERRUPTf, 1, 11, SOCF_RO },
    { NON_REPAIRABLE_ADDRESSf, 11, 12, SOCF_LE|SOCF_RO },
    { NON_REPAIRABLE_INTERRUPTf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields[] = {
    { MISS_VALID_ADDRESSf, 11, 0, SOCF_LE|SOCF_RO },
    { MISS_VALID_INTERRUPTf, 1, 11, SOCF_RO },
    { NON_REPAIRABLE_ADDRESSf, 11, 12, SOCF_LE|SOCF_RO },
    { NON_REPAIRABLE_INTERRUPTf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_INT_REV_ID_REGr_fields[] = {
    { INT_REV_IDf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0r_fields[] = {
    { UNICORE0_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE1_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE2_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE3_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE4_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE5_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE6_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE7_RCVRD_CLK_VALIDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1r_fields[] = {
    { UNICORE10_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE11_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE12_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE8_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE9_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE2_RCVRD_CLK_VALIDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2r_fields[] = {
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 16, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 17, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 18, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 19, SOCF_RO|SOCF_RES },
    { RSVDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE3_RCVRD_CLK_VALIDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE4_RCVRD_CLK_VALIDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE5_RCVRD_CLK_VALIDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE6_RCVRD_CLK_VALIDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_3r_fields[] = {
    { TSC_24_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_25_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_26_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_27_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_28_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_29_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_30_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_31_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53400_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 26, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 27, SOCF_RO|SOCF_RES },
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56150_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 26, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 27, SOCF_RO|SOCF_RES },
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56340_A0r_fields[] = {
    { LC_PLL0_RCVRD_CLK_VALIDf, 1, 28, SOCF_RO|SOCF_RES },
    { LC_PLL1_RCVRD_CLK_VALIDf, 1, 29, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_BKUP_VALIDf, 1, 30, SOCF_RO|SOCF_RES },
    { MUX_L1_RCVRD_CLK_VALIDf, 1, 31, SOCF_RO|SOCF_RES },
    { QC4_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC5_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE0_RCVRD_CLK_VALIDf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE1_RCVRD_CLK_VALIDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE2_RCVRD_CLK_VALIDf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56850_A0r_fields[] = {
    { TSC_0_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_1_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_2_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_3_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_4_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_5_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_6_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { TSC_7_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53400_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56150_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56340_A0r_fields[] = {
    { QC0_RCVRD_CLK_VALIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC1_RCVRD_CLK_VALIDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC2_RCVRD_CLK_VALIDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { QC3_RCVRD_CLK_VALIDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56850_A0r_fields[] = {
    { TSC_10_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_11_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_12_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_13_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_14_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_15_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO },
    { TSC_8_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_9_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56850_A0r_fields[] = {
    { TSC_16_RCVRD_CLK_LOCKf, 4, 0, SOCF_LE|SOCF_RO },
    { TSC_17_RCVRD_CLK_LOCKf, 4, 4, SOCF_LE|SOCF_RO },
    { TSC_18_RCVRD_CLK_LOCKf, 4, 8, SOCF_LE|SOCF_RO },
    { TSC_19_RCVRD_CLK_LOCKf, 4, 12, SOCF_LE|SOCF_RO },
    { TSC_20_RCVRD_CLK_LOCKf, 4, 16, SOCF_LE|SOCF_RO },
    { TSC_21_RCVRD_CLK_LOCKf, 4, 20, SOCF_LE|SOCF_RO },
    { TSC_22_RCVRD_CLK_LOCKf, 4, 24, SOCF_LE|SOCF_RO },
    { TSC_23_RCVRD_CLK_LOCKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES },
    { SERDES0_PORT_1_TO_8_LINK_STATf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES1_PORT_9_TO_16_LINK_STATf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES2_PORT_17_TO_24_LINK_STATf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE0_PORT_25_LINK_STATf, 1, 24, SOCF_RO|SOCF_RES },
    { UNICORE1_PORT_26_LINK_STATf, 1, 25, SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_27_LINK_STATf, 1, 26, SOCF_RO|SOCF_RES },
    { UNICORE3_PORT_28_TO_31_LINK_STATf, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_fields[] = {
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 5, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 6, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES_LCPLL_LOCK_STATf, 1, 3, SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_32_TO_34_LINK_STATf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56450_A0r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES },
    { UNICORE0_PORT_1_TO_4_LINK_STATf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE1_PORT_5_TO_8_LINK_STATf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE2_PORT_9_TO_12_LINK_STATf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE3_PORT_13_TO_16_LINK_STATf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE4_PORT_17_TO_20_LINK_STATf, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE5_PORT_21_TO_24_LINK_STATf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE6_PORT_25_LINK_STATf, 1, 24, SOCF_RO|SOCF_RES },
    { UNICORE7_PORT_26_LINK_STATf, 1, 25, SOCF_RO|SOCF_RES },
    { WARPCORE8_PORT_27_LINK_STATf, 1, 26, SOCF_RO|SOCF_RES },
    { WARPCORE9_PORT_28_TO_31_LINK_STATf, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56450_A0r_fields[] = {
    { EXT_PHY_RCVRD_CLK0_VALIDf, 1, 11, SOCF_RO|SOCF_RES },
    { EXT_PHY_RCVRD_CLK1_VALIDf, 1, 12, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK0_VALIDf, 1, 13, SOCF_RO|SOCF_RES },
    { L1_SYNCE_MUXED_CLK1_VALIDf, 1, 14, SOCF_RO|SOCF_RES },
    { MASTER_LCPLL_LOCK_STATf, 1, 9, SOCF_RO|SOCF_RES },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { SERDES_LCPLL_LOCK_STATf, 1, 10, SOCF_RO|SOCF_RES },
    { UNICORE6_PORT_35_TO_37_LINK_STATf, 3, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNICORE7_PORT_38_TO_40_LINK_STATf, 3, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { WARPCORE8_PORT_32_TO_34_LINK_STATf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_LCPLL_SOFT_RESET_REGr_fields[] = {
    { LCPLL_SOFT_RESETf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_LOS_SEL_REGr_fields[] = {
    { LOS_SELf, 3, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { MASTER_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { MASTER_LCPLL_FBDIV_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLY1f, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_1r_fields[] = {
    { BYPASS_PORf, 1, 0, SOCF_RES },
    { D2C_HYST_ENf, 1, 1, SOCF_RES },
    { RSVDf, 1, 31, SOCF_RES },
    { SPAREf, 4, 4, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 9, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 8, SOCF_RES },
    { TESTOUT_ENf, 1, 3, SOCF_RES },
    { TEST_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 25, SOCF_LE|SOCF_RES },
    { KIf, 3, 22, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 2, SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_0_BCM56850_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLY1f, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MCS_PLL_CTRL_4_BCM56850_A0r_fields[] = {
    { KAf, 3, 25, SOCF_LE },
    { KIf, 3, 22, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 15, 3, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP0_STATUSr_fields[] = {
    { FP_SLICEf, 1, 15, SOCF_RO },
    { IPROC_INT_SRAMf, 1, 16, SOCF_RO },
    { IP_MPLS_ENTRYf, 1, 7, SOCF_RO },
    { IP_VLAN_XLATEf, 1, 6, SOCF_RO },
    { L2_ENTRYf, 1, 5, SOCF_RO },
    { L2_MC_ENBf, 1, 12, SOCF_RO },
    { L3_DEFIP_CAMf, 1, 14, SOCF_RO },
    { L3_ENTRYf, 1, 8, SOCF_RO },
    { L3_IIFf, 1, 11, SOCF_RO },
    { L3_MC_ENBf, 1, 13, SOCF_RO },
    { L3_NEXT_HOPf, 1, 9, SOCF_RO },
    { MMU_256K_MEMf, 1, 1, SOCF_RO },
    { MMU_EXT_BUFf, 1, 4, SOCF_RO },
    { MMU_INT_MEMf, 1, 0, SOCF_RO },
    { MMU_QENTRY_MEMf, 1, 2, SOCF_RO },
    { MMU_TM_QUEUE_MEMf, 1, 3, SOCF_RO },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOURCE_VPf, 1, 10, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_2TO5_ENf, 1, 17, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_6TO7_ENf, 1, 18, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_0_ENf, 1, 19, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_1_ENf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP0_STATUS_BCM56450_B0r_fields[] = {
    { FP_SLICEf, 1, 15, SOCF_RO },
    { IPROC_INT_SRAMf, 1, 16, SOCF_RO },
    { IP_MPLS_ENTRYf, 1, 7, SOCF_RO },
    { IP_VLAN_XLATEf, 1, 6, SOCF_RO },
    { L2_ENTRYf, 1, 5, SOCF_RO },
    { L2_MC_ENBf, 1, 13, SOCF_RO },
    { L3_DEFIP_CAMf, 1, 11, SOCF_RO },
    { L3_ENTRYf, 1, 8, SOCF_RO },
    { L3_IIFf, 1, 12, SOCF_RO },
    { L3_MC_ENBf, 1, 14, SOCF_RO },
    { L3_NEXT_HOPf, 1, 9, SOCF_RO },
    { MMU_256K_MEMf, 1, 1, SOCF_RO },
    { MMU_EXT_BUFf, 1, 4, SOCF_RO },
    { MMU_INT_MEMf, 1, 0, SOCF_RO },
    { MMU_QENTRY_MEMf, 1, 2, SOCF_RO },
    { MMU_TM_QUEUE_MEMf, 1, 3, SOCF_RO },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOURCE_VPf, 1, 10, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_2TO5_ENf, 1, 17, SOCF_RO },
    { UNICORE_MXQ_PWR_GRP_6TO7_ENf, 1, 18, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_0_ENf, 1, 19, SOCF_RO },
    { WARPCORE_MXQ_PWR_GRP_1_ENf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MEM_PWR_DWN_BITMAP1_STATUSr_fields[] = {
    { MEM_PWR_SEQ_DONEf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MEM_PWR_DWN_CTRL_CONFIGr_fields[] = {
    { CLK_LOW_CNT_WIDTHf, 6, 1, SOCF_LE },
    { DAU_WKUP_CNT_WIDTHf, 10, 14, SOCF_LE },
    { INIT_MEM_CONFIGf, 1, 0, 0 },
    { MOM_WKUP_CNT_WIDTHf, 8, 24, SOCF_LE },
    { ONE_USEC_CNT_WIDTHf, 7, 7, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROLr_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 23, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 11, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 25, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 17, SOCF_LE },
    { MDIO_SELf, 1, 3, 0 },
    { MMU_CFAPE_1G_MODEf, 1, 31, 0 },
    { OSC_TEST_ENABLEf, 1, 4, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { S3MII_LOOPBACK_CTRLf, 3, 8, SOCF_LE },
    { S3MII_REMOTE_0_RST_Lf, 1, 5, 0 },
    { S3MII_REMOTE_1_RST_Lf, 1, 6, 0 },
    { S3MII_REMOTE_2_RST_Lf, 1, 7, 0 },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 27, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 28, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 29, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 30, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_0r_fields[] = {
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 18, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 10, SOCF_LE },
    { MMU_CFAPE_1G_MODEf, 1, 24, 0 },
    { OSC_TEST_ENABLEf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 20, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 22, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 23, 0 },
    { TIMESTAMP_VAL_MODE_SELf, 1, 25, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_1r_fields[] = {
    { BS0_PLL_CLK_IN_SELf, 1, 2, 0 },
    { BS1_PLL_CLK_IN_SELf, 1, 1, 0 },
    { DDR3_PHY0_IDDQ_ENf, 1, 24, 0 },
    { DDR3_PHY1_IDDQ_ENf, 1, 25, 0 },
    { DDR3_PHY2_IDDQ_ENf, 1, 26, 0 },
    { DDR_PLL0_CLK_IN_SELf, 1, 3, 0 },
    { DDR_PLL0_CLK_OUT_ENf, 1, 5, 0 },
    { L1_RCVD_CLK0_SW_OVWR_VALIDf, 1, 22, 0 },
    { L1_RCVD_CLK1_SW_OVWR_VALIDf, 1, 23, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 21, 0 },
    { OOBFC_SELF_TEST_ENABLEf, 1, 29, 0 },
    { PCIE_SINGLE_DUAL_LINK_MODE_ENf, 1, 28, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 8, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 7, 0 },
    { PROG_THP_HYS_ENf, 1, 11, 0 },
    { PROG_THP_INDf, 1, 12, 0 },
    { PROG_THP_OEBf, 1, 13, 0 },
    { PROG_THP_PDNf, 1, 14, 0 },
    { PROG_THP_PUPf, 1, 15, 0 },
    { PROG_THP_SEL0f, 1, 16, 0 },
    { PROG_THP_SEL1f, 1, 17, 0 },
    { PROG_THP_SEL2f, 1, 18, 0 },
    { PROG_THP_SRCf, 1, 19, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { RSVD0f, 1, 4, SOCF_RES },
    { RSVD1f, 1, 6, SOCF_RES },
    { SPI_MODE_ENf, 1, 27, 0 },
    { TOP_TO_CORE_PLL_LOADf, 1, 20, 0 },
    { TS_PLL_CLK_IN_SELf, 1, 0, 0 },
    { WC0_8_XFI_MODE_SELf, 1, 9, 0 },
    { WC1_8_XFI_MODE_SELf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2r_fields[] = {
    { BS_PLL_CLK_IN_SELf, 1, 4, 0 },
    { CES_PLL_CLK_IN_SELf, 1, 5, 0 },
    { DDR3_PLL_CLK_IN_SELf, 1, 6, 0 },
    { DDR3_PLL_CLK_OUT_ENf, 1, 7, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 9, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 8, 0 },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { S3MII_REMOTE_LOOPBACK_CTRLf, 3, 0, SOCF_LE },
    { TS_PLL_CLK_IN_SELf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_3r_fields[] = {
    { OSC_CNT_RSTBf, 1, 1, 0 },
    { OSC_CNT_STARTf, 1, 2, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_SELf, 2, 3, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_4r_fields[] = {
    { GPIO10_PULL_DNf, 1, 14, 0 },
    { GPIO10_PULL_UPf, 1, 6, 0 },
    { GPIO11_PULL_DNf, 1, 15, 0 },
    { GPIO11_PULL_UPf, 1, 7, 0 },
    { GPIO4_PULL_DNf, 1, 8, 0 },
    { GPIO4_PULL_UPf, 1, 0, 0 },
    { GPIO5_PULL_DNf, 1, 9, 0 },
    { GPIO5_PULL_UPf, 1, 1, 0 },
    { GPIO6_PULL_DNf, 1, 10, 0 },
    { GPIO6_PULL_UPf, 1, 2, 0 },
    { GPIO7_PULL_DNf, 1, 11, 0 },
    { GPIO7_PULL_UPf, 1, 3, 0 },
    { GPIO8_PULL_DNf, 1, 12, 0 },
    { GPIO8_PULL_UPf, 1, 4, 0 },
    { GPIO9_PULL_DNf, 1, 13, 0 },
    { GPIO9_PULL_UPf, 1, 5, 0 },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_0_BCM56450_B0r_fields[] = {
    { BYPASS_I2C_DEGLITCHf, 1, 26, 0 },
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK0_RECOVERY_MUX_SELf, 6, 4, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 18, SOCF_LE },
    { L1_CLK1_RECOVERY_MUX_SELf, 6, 10, SOCF_LE },
    { MMU_CFAPE_1G_MODEf, 1, 24, 0 },
    { OSC_TEST_ENABLEf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RES },
    { THERMAL_PVTMON0_PEAK_DATA_RST_Lf, 1, 20, 0 },
    { THERMAL_PVTMON1_PEAK_DATA_RST_Lf, 1, 21, 0 },
    { THERMAL_PVTMON2_PEAK_DATA_RST_Lf, 1, 22, 0 },
    { THERMAL_PVTMON3_PEAK_DATA_RST_Lf, 1, 23, 0 },
    { TIMESTAMP_VAL_MODE_SELf, 1, 25, 0 },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM53400_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { GXPORT_EEE_POWERDOWN_ENf, 1, 4, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 5, 5, SOCF_LE|SOCF_RES },
    { XTAL_DRV_CURf, 2, 23, SOCF_LE|SOCF_RES },
    { XTAL_PD_DRVf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56150_A0r_fields[] = {
    { BS_PLL0_PWRDWNf, 1, 2, SOCF_RES },
    { BS_PLL1_PWRDWNf, 1, 3, SOCF_RES },
    { CMIC_TO_BS_PLL0_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_BS_PLL1_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_TS_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { GIG_MDIO_CL_SELf, 1, 7, SOCF_RES },
    { GPORT_EEE_POWERDOWN_ENf, 1, 8, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { XG_MDIO_CL_SELf, 1, 5, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XLPORT_EEE_POWERDOWN_ENf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_1_BCM56340_A0r_fields[] = {
    { CMIC_TO_CORE_PLL_LOADf, 1, 11, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 16, SOCF_RES },
    { GIG_MDIO0_CL_SELf, 1, 7, SOCF_RES },
    { GIG_MDIO1_CL_SELf, 1, 8, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 27, SOCF_RES },
    { IO_IND_CTRLf, 1, 26, SOCF_RES },
    { IO_SEL0_CTRLf, 1, 28, SOCF_RES },
    { IO_SEL1_CTRLf, 1, 29, SOCF_RES },
    { IO_SEL2_CTRLf, 1, 30, SOCF_RES },
    { IO_SRC_CTRLf, 1, 31, SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 22, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 24, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 19, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 17, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 18, SOCF_RES },
    { LINK40G_ENABLEf, 1, 12, SOCF_RES },
    { OOBFC_TEST_ENf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 10, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 9, SOCF_RES },
    { XG_MDIO0_CL_SELf, 1, 5, SOCF_RES },
    { XG_MDIO1_CL_SELf, 1, 6, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XG_PLL2_PWRDWNf, 1, 2, SOCF_RES },
    { XG_PLL3_PWRDWNf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM53400_A0r_fields[] = {
    { L1_RCVD_BKUP_CLK_PORT_SELf, 5, 5, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 25, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_LNKSTS_PORT_SELf, 5, 0, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 27, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 28, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 23, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_CLK_PORT_SELf, 5, 15, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_LNKSTS_PORT_SELf, 5, 10, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 22, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 20, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 21, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56150_A0r_fields[] = {
    { GPORT_MIRRORf, 2, 1, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 22, SOCF_LE|SOCF_RES },
    { L1_RCVD_BKUP_PORT_SELf, 5, 7, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 24, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { L1_RCVD_PRI_PORT_SELf, 5, 12, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 19, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 17, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 18, SOCF_RES },
    { RSRV_1f, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SW_TAP_DISf, 1, 0, SOCF_RES },
    { XGXS_MODE_SELf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56340_A0r_fields[] = {
    { RSVDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TAP_SELf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56440_B0r_fields[] = {
    { BOND_CES_ENABLE_OVERRIDEf, 1, 10, 0 },
    { BOND_CES_FRM_BYP_OVERRIDEf, 1, 11, 0 },
    { BS_PLL_CLK_IN_SELf, 1, 4, 0 },
    { CES_PLL_CLK_IN_SELf, 1, 5, 0 },
    { DDR3_PLL_CLK_IN_SELf, 1, 6, 0 },
    { DDR3_PLL_CLK_OUT_ENf, 1, 7, 0 },
    { PORTS_DEBUG_PAUSE_BKPf, 1, 9, 0 },
    { PORTS_DEBUG_PAUSE_ENf, 1, 8, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { S3MII_REMOTE_LOOPBACK_CTRLf, 3, 0, SOCF_LE },
    { TS_PLL_CLK_IN_SELf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56450_A0r_fields[] = {
    { IROSC_0_SELf, 1, 7, 0 },
    { IROSC_1_SELf, 1, 8, 0 },
    { IROSC_ENf, 1, 6, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE },
    { OSC_1_SELf, 2, 3, SOCF_LE },
    { OSC_CNT_RSTBf, 1, 9, 0 },
    { OSC_CNT_STARTf, 1, 10, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, 0 },
    { OSC_SELf, 2, 11, SOCF_LE },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 15, 0 },
    { SRAM_OSC_0_NENf, 1, 14, 0 },
    { SRAM_OSC_0_PENf, 1, 13, 0 },
    { SRAM_OSC_1_BURNINf, 1, 18, 0 },
    { SRAM_OSC_1_NENf, 1, 17, 0 },
    { SRAM_OSC_1_PENf, 1, 16, 0 },
    { SRAM_OSC_SELf, 2, 19, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_2_BCM56850_A0r_fields[] = {
    { L1_RCVD_BKUP_FREQ_SELf, 2, 2, SOCF_LE },
    { L1_RCVD_FREQ_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM53400_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, SOCF_RES },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, SOCF_RES },
    { GPIO_FOR_LOS_ENf, 6, 22, SOCF_LE|SOCF_RES },
    { GPORT_MIRRORf, 2, 8, SOCF_LE|SOCF_RES },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RVDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { SW_TAP_DISf, 1, 7, SOCF_RES },
    { TSC0_LOS_PORT_SELf, 2, 10, SOCF_LE|SOCF_RES },
    { TSC1_LOS_PORT_SELf, 2, 12, SOCF_LE|SOCF_RES },
    { TSC2_LOS_PORT_SELf, 2, 14, SOCF_LE|SOCF_RES },
    { TSC3_LOS_PORT_SELf, 2, 16, SOCF_LE|SOCF_RES },
    { TSC4_LOS_PORT_SELf, 2, 18, SOCF_LE|SOCF_RES },
    { TSC5_LOS_PORT_SELf, 2, 20, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, SOCF_RES },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56150_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { LCPLL_RSTFSM_STATEf, 3, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { XG0_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { XG1_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56450_A0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { XG_MDIO0_CL_OVERIDEf, 1, 4, 0 },
    { XG_MDIO0_CL_SELf, 1, 6, 0 },
    { XG_MDIO1_CL_OVERIDEf, 1, 5, 0 },
    { XG_MDIO1_CL_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_CONTROL_3_BCM56450_B0r_fields[] = {
    { BROAD_SYNC0_LCPLL_HO_BYP_ENABLEf, 1, 2, 0 },
    { BROAD_SYNC1_LCPLL_HO_BYP_ENABLEf, 1, 3, 0 },
    { L1_WC0_RECOVERY_CLK0_MUX_SELf, 2, 8, SOCF_LE },
    { L1_WC0_RECOVERY_CLK1_MUX_SELf, 2, 12, SOCF_LE },
    { L1_WC1_RECOVERY_CLK0_MUX_SELf, 2, 10, SOCF_LE },
    { L1_WC1_RECOVERY_CLK1_MUX_SELf, 2, 14, SOCF_LE },
    { MASTER_LCPLL_HO_BYP_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_HO_BYP_ENABLEf, 1, 1, 0 },
    { XG_MDIO0_CL_OVERIDEf, 1, 4, 0 },
    { XG_MDIO0_CL_SELf, 1, 6, 0 },
    { XG_MDIO1_CL_OVERIDEf, 1, 5, 0 },
    { XG_MDIO1_CL_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56640_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 28, SOCF_RES },
    { CMIC_TO_CORE_PLL_LOADf, 1, 12, SOCF_RES },
    { CMIC_TO_MCS_PLL_LOADf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 15, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 16, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 17, SOCF_RES },
    { ETU_CLK_DISABLEf, 1, 29, SOCF_RES },
    { L1_RCVD_BKUP_FREQ_SELf, 2, 23, SOCF_LE|SOCF_RES },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 25, SOCF_RES },
    { L1_RCVD_CLK_RSTNf, 1, 26, SOCF_RES },
    { L1_RCVD_FREQ_SELf, 2, 21, SOCF_LE|SOCF_RES },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 20, SOCF_RES },
    { L1_RCVD_SW_OVWR_ENf, 1, 18, SOCF_RES },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 19, SOCF_RES },
    { LINK40G_ENABLEf, 1, 27, SOCF_RES },
    { MISC_PCIE_PARITY_MODEf, 1, 4, SOCF_RES },
    { OSC_TEST_ENABLEf, 1, 11, SOCF_RES },
    { PORT_EEE_POWERDOWN_ENf, 1, 30, SOCF_RES },
    { TCAM_MDIO_CL_SELf, 1, 9, SOCF_RES },
    { TCAM_MDIO_V3P3_SELf, 1, 10, SOCF_RES },
    { UART1_ENABLEf, 1, 31, SOCF_RES },
    { XG_MDIO0_CL_SELf, 1, 5, SOCF_RES },
    { XG_MDIO0_V3P3_SELf, 1, 6, SOCF_RES },
    { XG_MDIO1_CL_SELf, 1, 7, SOCF_RES },
    { XG_MDIO1_V3P3_SELf, 1, 8, SOCF_RES },
    { XG_PLL0_PWRDWNf, 1, 0, SOCF_RES },
    { XG_PLL1_PWRDWNf, 1, 1, SOCF_RES },
    { XG_PLL2_PWRDWNf, 1, 2, SOCF_RES },
    { XG_PLL3_PWRDWNf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MISC_CONTROL_BCM56850_A0r_fields[] = {
    { CLK_ENFORCEf, 1, 20, 0 },
    { CMIC_TO_CORE_PLL_LOADf, 1, 10, 0 },
    { CMIC_TO_MCS_PLL_LOADf, 1, 11, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 12, SOCF_RES },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 13, SOCF_RES },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 14, SOCF_RES },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 15, SOCF_RES },
    { IO_HYS_EN_CTRLf, 1, 28, 0 },
    { IO_IND_CTRLf, 1, 27, 0 },
    { IO_SEL0_CTRLf, 1, 23, 0 },
    { IO_SEL1_CTRLf, 1, 24, 0 },
    { IO_SEL2_CTRLf, 1, 25, 0 },
    { IO_SRC_CTRLf, 1, 26, 0 },
    { L1_RCVD_CLK_BKUP_RSTNf, 1, 6, 0 },
    { L1_RCVD_CLK_RSTNf, 1, 7, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 18, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 16, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 17, 0 },
    { LINK40G_ENABLEf, 1, 19, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { OOBFC_TEST_ENf, 1, 22, 0 },
    { OSC_TEST_ENABLEf, 1, 9, 0 },
    { PORT_EEE_POWERDOWN_ENf, 1, 21, 0 },
    { XG_MDIO0_CL_SELf, 1, 5, 0 },
    { XG_MDIO1_V3P3_SELf, 1, 8, 0 },
    { XG_PLL0_PWRDWNf, 1, 0, 0 },
    { XG_PLL1_PWRDWNf, 1, 1, 0 },
    { XG_PLL2_PWRDWNf, 1, 2, 0 },
    { XG_PLL3_PWRDWNf, 1, 3, 0 },
    { XG_RCVD_SELf, 3, 29, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_STATUSr_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_LINK_IN_L23f, 1, 1, SOCF_RO },
    { PCIE_LINK_UPf, 1, 0, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_MISC_STATUS_0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSEVEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_STATUS_1r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MISC_STATUS_2r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MISC_STATUS_0_BCM56450_B0r_fields[] = {
    { CORE_PLL_LOCKf, 1, 4, SOCF_RO },
    { PCIE_PLL_LOCKf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSEVEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAP_USB_DEV_MODEf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM53400_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSRV_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56150_A0r_fields[] = {
    { QGPHY_PLL_LOCKf, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_0f, 10, 5, SOCF_LE|SOCF_RES },
    { RSRV_1f, 1, 0, SOCF_RO|SOCF_RES },
    { TEST_STATUSf, 16, 16, SOCF_LE|SOCF_RES },
    { TEST_STATUS_SELf, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56340_A0r_fields[] = {
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56640_A0r_fields[] = {
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_MISC_STATUS_BCM56850_A0r_fields[] = {
    { AVS_STATUSf, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCIE_LINK_IN_L23f, 1, 4, SOCF_RO|SOCF_RES },
    { PCIE_PHYLINKUPf, 1, 3, SOCF_RO|SOCF_RES },
    { RSRV_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL0r_fields[] = {
    { FB_PHASE_ENf, 1, 30, 0 },
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL1r_fields[] = {
    { FB_OFFSETf, 12, 0, SOCF_LE },
    { HOLD_CH0f, 1, 12, 0 },
    { HOLD_CH1f, 1, 13, 0 },
    { HOLD_CH2f, 1, 14, 0 },
    { KAf, 3, 18, SOCF_LE },
    { KIf, 3, 21, SOCF_LE },
    { KPf, 4, 24, SOCF_LE },
    { LOAD_EN_CH0f, 1, 15, 0 },
    { LOAD_EN_CH1f, 1, 16, 0 },
    { LOAD_EN_CH2f, 1, 17, 0 },
    { PDIVf, 3, 29, SOCF_LE },
    { PWRDWNf, 1, 28, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL2r_fields[] = {
    { MDIV_CH0f, 8, 0, SOCF_LE },
    { MDIV_CH1f, 8, 8, SOCF_LE },
    { MDIV_CH2f, 8, 16, SOCF_LE },
    { SSC_STEP_UPPERf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL3r_fields[] = {
    { PLL_CTRL_AUXCTRLf, 1, 19, 0 },
    { PLL_CTRL_DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { PLL_CTRL_DCO_CTRL_BYPASS_ENf, 1, 12, 0 },
    { PLL_CTRL_FAST_LOCKf, 1, 28, 0 },
    { PLL_CTRL_NDIV_RELOCKf, 1, 29, 0 },
    { PLL_CTRL_PWM_RATEf, 2, 23, SOCF_LE },
    { PLL_CTRL_REFCLKOUTf, 1, 18, 0 },
    { PLL_CTRL_STAT_MODEf, 2, 21, SOCF_LE },
    { PLL_CTRL_STAT_RESETf, 1, 13, 0 },
    { PLL_CTRL_STAT_SELECTf, 3, 14, SOCF_LE },
    { PLL_CTRL_STAT_UPDATEf, 1, 17, 0 },
    { PLL_CTRL_VCO_DIV2f, 1, 27, 0 },
    { PLL_CTRL_VCO_DIV2_POSTf, 1, 20, 0 },
    { PLL_CTRL_VCO_DLYf, 2, 25, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL0_BCM56450_A0r_fields[] = {
    { FB_PHASE_ENf, 1, 30, 0 },
    { NDIV_FRACf, 20, 10, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL1_BCM56450_A0r_fields[] = {
    { FB_OFFSETf, 12, 0, SOCF_LE },
    { HOLD_CH0f, 1, 12, 0 },
    { HOLD_CH1f, 1, 13, 0 },
    { HOLD_CH2f, 1, 14, 0 },
    { KAf, 3, 18, SOCF_LE },
    { KIf, 3, 21, SOCF_LE },
    { KPf, 4, 24, SOCF_LE },
    { LOAD_EN_CH0f, 1, 15, 0 },
    { LOAD_EN_CH1f, 1, 16, 0 },
    { LOAD_EN_CH2f, 1, 17, 0 },
    { PDIVf, 3, 29, SOCF_LE },
    { PWRDWNf, 1, 28, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL2_BCM56450_A0r_fields[] = {
    { MDIV_CH0f, 8, 0, SOCF_LE },
    { MDIV_CH1f, 8, 8, SOCF_LE },
    { MDIV_CH2f, 8, 16, SOCF_LE },
    { SSC_STEP_UPPERf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL1_CTRL3_BCM56450_A0r_fields[] = {
    { PLL_CTRL_AUXCTRLf, 1, 19, 0 },
    { PLL_CTRL_DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { PLL_CTRL_DCO_CTRL_BYPASS_ENf, 1, 12, 0 },
    { PLL_CTRL_FAST_LOCKf, 1, 28, 0 },
    { PLL_CTRL_NDIV_RELOCKf, 1, 29, 0 },
    { PLL_CTRL_PWM_RATEf, 2, 23, SOCF_LE },
    { PLL_CTRL_REFCLKOUTf, 1, 18, 0 },
    { PLL_CTRL_STAT_MODEf, 2, 21, SOCF_LE },
    { PLL_CTRL_STAT_RESETf, 1, 13, 0 },
    { PLL_CTRL_STAT_SELECTf, 3, 14, SOCF_LE },
    { PLL_CTRL_STAT_UPDATEf, 1, 17, 0 },
    { PLL_CTRL_VCO_DIV2f, 1, 27, 0 },
    { PLL_CTRL_VCO_DIV2_POSTf, 1, 20, 0 },
    { PLL_CTRL_VCO_DLYf, 2, 25, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL1_SSC_CTRLr_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 30, 0 },
    { SSC_STEP_LOWERf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r_fields[] = {
    { RESERVEDf, 1, 31, SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE },
    { SSC_MODEf, 1, 30, 0 },
    { SSC_STEP_LOWERf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_INITr_fields[] = {
    { PLL1_POST_RESETBf, 1, 1, 0 },
    { PLL1_RESETBf, 1, 0, 0 },
    { PLL2_POST_RESETBf, 1, 3, 0 },
    { PLL2_RESETBf, 1, 2, 0 },
    { PLL3_POST_RESETBf, 1, 5, 0 },
    { PLL3_RESETBf, 1, 4, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL_INIT_BCM56450_A0r_fields[] = {
    { PLL1_POST_RESETBf, 1, 1, 0 },
    { PLL1_RESETBf, 1, 0, 0 },
    { PLL2_POST_RESETBf, 1, 3, 0 },
    { PLL2_RESETBf, 1, 2, 0 },
    { PLL3_POST_RESETBf, 1, 5, 0 },
    { PLL3_RESETBf, 1, 4, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS0r_fields[] = {
    { MMU_PLL1_LOCKf, 1, 12, SOCF_RO },
    { MMU_PLL2_LOCKf, 1, 25, SOCF_RO },
    { PLL1_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { PLL2_STAT_OUTf, 12, 13, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS1r_fields[] = {
    { MMU_PLL3_LOCKf, 1, 12, SOCF_RO },
    { PLL3_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS0_BCM56450_A0r_fields[] = {
    { MMU_PLL1_LOCKf, 1, 12, SOCF_RO },
    { MMU_PLL2_LOCKf, 1, 25, SOCF_RO },
    { PLL1_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { PLL2_STAT_OUTf, 12, 13, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_MMU_PLL_STATUS1_BCM56450_A0r_fields[] = {
    { MMU_PLL3_LOCKf, 1, 12, SOCF_RO },
    { PLL3_STAT_OUTf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_OSC_COUNT_STATr_fields[] = {
    { OSC_CNT_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { OSC_CNT_VALUEf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_OSC_COUNT_STAT_BCM53400_A0r_fields[] = {
    { OSC_CNT_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { OSC_CNT_VALUEf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_CTRLr_fields[] = {
    { LED_BIAS_PWRDWN0f, 1, 4, SOCF_RES },
    { LED_BIAS_PWRDWN1f, 1, 5, SOCF_RES },
    { LED_BIAS_PWRDWN2f, 2, 6, SOCF_LE|SOCF_RES },
    { LED_BIAS_TRIMf, 4, 0, SOCF_LE|SOCF_RES },
    { LED_CURRENT_SELf, 3, 8, SOCF_LE|SOCF_RES },
    { LED_FAULTDET_PDWN_Lf, 6, 11, SOCF_LE|SOCF_RES },
    { LED_SER2PAR_SELf, 1, 17, SOCF_RES },
    { LED_SER2PAR_SWAPf, 1, 18, SOCF_RES },
    { RSVDf, 13, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_0r_fields[] = {
    { LED_0_DETECTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PARALLEL_LED_FAULT_STATUS_MIXr_fields[] = {
    { LED_0_DETECT_2f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { LED_1_DETECT_2f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PLL_BYP_AND_REFCLK_CONTROLr_fields[] = {
    { BS_PLL0_BYPf, 1, 6, SOCF_RES },
    { BS_PLL0_REFCLK_SELf, 1, 11, SOCF_RES },
    { BS_PLL1_BYPf, 1, 7, SOCF_RES },
    { BS_PLL1_REFCLK_SELf, 1, 12, SOCF_RES },
    { CORE_PLL_BYPf, 1, 0, SOCF_RES },
    { GEN_PLL_BYPf, 1, 3, SOCF_RES },
    { IPROC_XGPLL_BYPf, 1, 2, SOCF_RES },
    { IPROC_XGPLL_REFCLK_SELf, 1, 13, SOCF_RES },
    { LC_PLL0_BYPf, 1, 4, SOCF_RES },
    { LC_PLL0_REFCLK_SELf, 1, 9, SOCF_RES },
    { LC_PLL1_BYPf, 1, 5, SOCF_RES },
    { LC_PLL1_REFCLK_SELf, 1, 10, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { TS_PLL_BYPf, 1, 1, SOCF_RES },
    { TS_PLL_REFCLK_SELf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PLL_BYP_AND_REFCLK_CONTROL_BCM53400_A0r_fields[] = {
    { BS_PLL0_BYPf, 1, 6, SOCF_RES },
    { BS_PLL0_REFCLK2_SELf, 1, 12, SOCF_RES },
    { BS_PLL0_REFCLK_SELf, 1, 11, SOCF_RES },
    { BS_PLL1_BYPf, 1, 7, SOCF_RES },
    { BS_PLL1_REFCLK2_SELf, 1, 14, SOCF_RES },
    { BS_PLL1_REFCLK_SELf, 1, 13, SOCF_RES },
    { CORE_PLL_BYPf, 1, 0, SOCF_RES },
    { GEN_PLL_BYPf, 1, 3, SOCF_RES },
    { IPROC_XGPLL_BYPf, 1, 2, SOCF_RES },
    { LC_PLL0_BYPf, 1, 4, SOCF_RES },
    { LC_PLL0_REFCLK_SELf, 1, 9, SOCF_RES },
    { LC_PLL1_BYPf, 1, 5, SOCF_RES },
    { LC_PLL1_REFCLK_SELf, 1, 10, SOCF_RES },
    { RSVDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { TS_PLL_BYPf, 1, 1, SOCF_RES },
    { TS_PLL_REFCLK_SELf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_PVTMON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { D2F_PWR_DOWNf, 1, 11, SOCF_RES },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { INT_R_SELf, 3, 12, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { PROG_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { RSVD2f, 1, 15, SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1r_fields[] = {
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM53400_A0r_fields[] = {
    { ADC_IN_SELf, 2, 13, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { BURNIN_ENf, 1, 17, SOCF_RES },
    { CON_PADf, 1, 16, SOCF_RES },
    { DAC_ENf, 1, 15, SOCF_RES },
    { DAC_RESETf, 1, 25, SOCF_RES },
    { DAC_SETf, 1, 26, SOCF_RES },
    { FUNC_MODEf, 3, 10, SOCF_LE|SOCF_RES },
    { RMON_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDDCMON_REFADJ_MAXf, 3, 27, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MIN0f, 4, 18, SOCF_LE|SOCF_RES },
    { VDDCMON_REFADJ_MIN1f, 3, 22, SOCF_LE|SOCF_RES },
    { VTEST_SELf, 4, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56150_A0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { D2F_PWR_DOWNf, 1, 11, SOCF_RES },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { INT_R_SELf, 3, 12, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { PROG_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { RSVD2f, 1, 15, SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56450_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { D2F_PWR_DOWNf, 1, 11, 0 },
    { FUNC_MODE_SELf, 4, 7, SOCF_LE },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE },
    { OUTPUT_CODEf, 4, 3, SOCF_LE },
    { PROG_RESISTERf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES },
    { RESISTER_SELf, 3, 12, SOCF_LE },
    { RSVD2f, 1, 15, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_0_BCM56850_A0r_fields[] = {
    { AVDD1P0_0P9f, 4, 3, SOCF_LE|SOCF_RES },
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { FUNC_MODE_SELf, 3, 7, SOCF_LE|SOCF_RES },
    { HIGH_IMPEDANCEf, 1, 11, SOCF_RES },
    { INT_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { RSVD2f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDAC_PWR_UPf, 1, 10, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM53400_A0r_fields[] = {
    { DAC_DATAf, 10, 0, SOCF_LE|SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 16, 10, SOCF_LE|SOCF_RES },
    { VAVSMON_POWREDOWNf, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56150_A0r_fields[] = {
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 31, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_PVTMON_CTRL_1_BCM56450_A0r_fields[] = {
    { PVTMON_POWER_DOWNf, 1, 4, 0 },
    { PVTMON_RSTBf, 1, 3, 0 },
    { PVTMON_SELECTf, 3, 0, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM53400_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { PVT_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 6, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VAVS_MAXB0f, 1, 14, SOCF_RO|SOCF_RES },
    { VAVS_MAXB1f, 1, 15, SOCF_RO|SOCF_RES },
    { VAVS_MINB0f, 1, 10, SOCF_RO|SOCF_RES },
    { VAVS_MINB1f, 1, 12, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB0f, 1, 11, SOCF_RO|SOCF_RES },
    { VAVS_WARNINGB1f, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56150_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RSVDf, 12, 10, SOCF_LE|SOCF_RO },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_PVTMON_VDAC_DATAr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RES },
    { VDAC_DATAf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_0r_fields[] = {
    { CK25_DISABLEf, 4, 24, SOCF_LE|SOCF_RES },
    { EXT_PWRDOWNf, 16, 0, SOCF_LE|SOCF_RES },
    { FORCE_DLL_ENf, 4, 20, SOCF_LE|SOCF_RES },
    { IDDQ_BIASf, 4, 16, SOCF_LE|SOCF_RES },
    { PLL_SEL_DIV5f, 1, 28, SOCF_RES },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QGPHY_CTRL_1r_fields[] = {
    { EEE_1000BASE_T_DEFf, 4, 0, SOCF_LE|SOCF_RES },
    { EEE_100BASE_TX_DEFf, 4, 4, SOCF_LE|SOCF_RES },
    { EEE_10BASE_TE_DEFf, 4, 8, SOCF_LE|SOCF_RES },
    { EEE_PCS_1000BASE_T_DEFf, 4, 12, SOCF_LE|SOCF_RES },
    { EEE_PCS_100BASE_TX_DEFf, 4, 16, SOCF_LE|SOCF_RES },
    { EEE_PCS_10BASE_TE_DEFf, 4, 20, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_QSGMII2X_CTRLr_fields[] = {
    { IDDQf, 3, 6, SOCF_LE|SOCF_RES },
    { INT_REFCLK_ENf, 3, 9, SOCF_LE|SOCF_RES },
    { PWRDWNf, 3, 3, SOCF_LE|SOCF_RES },
    { QSGMII_DEFf, 6, 12, SOCF_LE|SOCF_RES },
    { REFCLK_PDf, 3, 0, SOCF_LE|SOCF_RES },
    { REF_CLKFREQ_SELf, 3, 18, SOCF_LE|SOCF_RES },
    { RSVDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRLr_fields[] = {
    { IROSC_ENf, 1, 6, SOCF_RES },
    { IROSC_SELf, 1, 7, SOCF_RES },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, SOCF_RES },
    { OSC_CNT_STARTf, 1, 9, SOCF_RES },
    { OSC_ENABLEf, 1, 0, SOCF_RES },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE|SOCF_RES },
    { RSRV_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM53400_A0r_fields[] = {
    { OSC_CNT_RSTBf, 1, 4, SOCF_RES },
    { OSC_CNT_STARTf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 0, SOCF_LE|SOCF_RES },
    { RING_OSC_DEVICE_TYPE_SELf, 12, 8, SOCF_LE|SOCF_RES },
    { RING_OSC_ENf, 1, 20, SOCF_RES },
    { RSVDf, 2, 21, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 6, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 25, SOCF_RES },
    { SRAM_OSC_0_NENf, 1, 24, SOCF_RES },
    { SRAM_OSC_0_PENf, 1, 23, SOCF_RES },
    { SRAM_OSC_1_BURNINf, 1, 28, SOCF_RES },
    { SRAM_OSC_1_NENf, 1, 27, SOCF_RES },
    { SRAM_OSC_1_PENf, 1, 26, SOCF_RES },
    { SRAM_OSC_2_BURNINf, 1, 31, SOCF_RES },
    { SRAM_OSC_2_NENf, 1, 30, SOCF_RES },
    { SRAM_OSC_2_PENf, 1, 29, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56340_A0r_fields[] = {
    { IROSC_ENf, 1, 6, SOCF_RES },
    { IROSC_SELf, 1, 7, SOCF_RES },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, SOCF_RES },
    { OSC_CNT_STARTf, 1, 9, SOCF_RES },
    { OSC_ENABLEf, 1, 0, SOCF_RES },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE|SOCF_RES },
    { SRAM_OSC_0_BURNINf, 1, 16, SOCF_RES },
    { SRAM_OSC_0_NENf, 1, 15, SOCF_RES },
    { SRAM_OSC_0_PENf, 1, 14, SOCF_RES },
    { SRAM_OSC_1_BURNINf, 1, 19, SOCF_RES },
    { SRAM_OSC_1_NENf, 1, 18, SOCF_RES },
    { SRAM_OSC_1_PENf, 1, 17, SOCF_RES },
    { SRAM_OSC_2_BURNINf, 1, 22, SOCF_RES },
    { SRAM_OSC_2_NENf, 1, 21, SOCF_RES },
    { SRAM_OSC_2_PENf, 1, 20, SOCF_RES },
    { SRAM_OSC_3_BURNINf, 1, 25, SOCF_RES },
    { SRAM_OSC_3_NENf, 1, 24, SOCF_RES },
    { SRAM_OSC_3_PENf, 1, 23, SOCF_RES },
    { SRAM_OSC_4_BURNINf, 1, 28, SOCF_RES },
    { SRAM_OSC_4_NENf, 1, 27, SOCF_RES },
    { SRAM_OSC_4_PENf, 1, 26, SOCF_RES },
    { SRAM_OSC_5_BURNINf, 1, 31, SOCF_RES },
    { SRAM_OSC_5_NENf, 1, 30, SOCF_RES },
    { SRAM_OSC_5_PENf, 1, 29, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_RING_OSC_CTRL_BCM56850_A0r_fields[] = {
    { IROSC_ENf, 1, 6, 0 },
    { IROSC_SELf, 1, 7, 0 },
    { OSC_0_SELf, 2, 1, SOCF_LE },
    { OSC_1_SELf, 2, 3, SOCF_LE },
    { OSC_CNT_RSTBf, 1, 8, 0 },
    { OSC_CNT_STARTf, 1, 9, 0 },
    { OSC_ENABLEf, 1, 0, 0 },
    { OSC_PW_ENf, 1, 5, 0 },
    { OSC_SELf, 4, 10, SOCF_LE },
    { SRAM_OSC_0_BURNINf, 1, 16, 0 },
    { SRAM_OSC_0_NENf, 1, 15, 0 },
    { SRAM_OSC_0_PENf, 1, 14, 0 },
    { SRAM_OSC_1_BURNINf, 1, 19, 0 },
    { SRAM_OSC_1_NENf, 1, 18, 0 },
    { SRAM_OSC_1_PENf, 1, 17, 0 },
    { SRAM_OSC_2_BURNINf, 1, 22, 0 },
    { SRAM_OSC_2_NENf, 1, 21, 0 },
    { SRAM_OSC_2_PENf, 1, 20, 0 },
    { SRAM_OSC_3_BURNINf, 1, 25, 0 },
    { SRAM_OSC_3_NENf, 1, 24, 0 },
    { SRAM_OSC_3_PENf, 1, 23, 0 },
    { SRAM_OSC_4_BURNINf, 1, 28, 0 },
    { SRAM_OSC_4_NENf, 1, 27, 0 },
    { SRAM_OSC_4_PENf, 1, 26, 0 },
    { SRAM_OSC_5_BURNINf, 1, 31, 0 },
    { SRAM_OSC_5_NENf, 1, 30, 0 },
    { SRAM_OSC_5_PENf, 1, 29, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { SERDES_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SERDES_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { SERDES_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REGr_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RES },
    { TOP_CES_RST_Lf, 1, 7, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 6, SOCF_RES },
    { TOP_GP0_RST_Lf, 1, 8, SOCF_RES },
    { TOP_GP1_RST_Lf, 1, 9, SOCF_RES },
    { TOP_GP2_RST_Lf, 1, 10, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 5, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ0_HOTSWAP_RST_Lf, 1, 12, SOCF_RES },
    { TOP_MXQ0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MXQ1_HOTSWAP_RST_Lf, 1, 13, SOCF_RES },
    { TOP_MXQ1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_MXQ2_HOTSWAP_RST_Lf, 1, 14, SOCF_RES },
    { TOP_MXQ2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_MXQ3_HOTSWAP_RST_Lf, 1, 15, SOCF_RES },
    { TOP_MXQ3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 11, SOCF_RES },
    { TOP_OOBFC0_RST_Lf, 1, 16, SOCF_RES },
    { TOP_OOBFC1_RST_Lf, 1, 17, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2r_fields[] = {
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_BS_PLL_RST_Lf, 1, 3, SOCF_RES },
    { TOP_CES_PLL_POST_RST_Lf, 1, 10, SOCF_RES },
    { TOP_CES_PLL_RST_Lf, 1, 4, SOCF_RES },
    { TOP_DDR3_PLL_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_DDR3_PLL_RST_Lf, 1, 5, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 8, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG1_PLL_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG1_PLL_RST_Lf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_3r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RES },
    { TOP_BS0_PLL_POST_RST_Lf, 1, 6, SOCF_RES },
    { TOP_BS0_PLL_RST_Lf, 1, 2, SOCF_RES },
    { TOP_BS1_PLL_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_BS1_PLL_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG0_PLL_POST_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG0_PLL_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG1_PLL_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG1_PLL_RST_Lf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM53400_A0r_fields[] = {
    { RSVD_0f, 4, 4, SOCF_LE|SOCF_RES },
    { RSVD_14f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_17f, 15, 17, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56150_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56340_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL0_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_BS_PLL1_POST_RST_Lf, 1, 13, SOCF_RES },
    { TOP_BS_PLL1_RST_Lf, 1, 12, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56450_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RES },
    { TOP_DDR_PLL0_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_DDR_PLL0_RST_Lf, 1, 1, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_2_BCM56640_A0r_fields[] = {
    { RSVD_0f, 15, 17, SOCF_LE|SOCF_RES },
    { RSVD_1f, 4, 12, SOCF_LE|SOCF_RES },
    { TOP_BS_PLL_POST_RST_Lf, 1, 11, SOCF_RES },
    { TOP_BS_PLL_RST_Lf, 1, 10, SOCF_RES },
    { TOP_TEMP_MON_PEAK_RST_Lf, 1, 16, SOCF_RES },
    { TOP_TS_PLL_POST_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_PLL_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XG_PLL0_POST_RST_Lf, 1, 1, SOCF_RES },
    { TOP_XG_PLL0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_XG_PLL1_POST_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XG_PLL1_RST_Lf, 1, 2, SOCF_RES },
    { TOP_XG_PLL2_POST_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XG_PLL2_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XG_PLL3_POST_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XG_PLL3_RST_Lf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM53400_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { RSVD_10f, 5, 10, SOCF_LE|SOCF_RES },
    { RSVD_16f, 4, 16, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GXP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 9, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XLP2_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XLP3_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XLP4_RST_Lf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56150_A0r_fields[] = {
    { RSVDf, 11, 21, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_GP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_GP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_GP2_RST_Lf, 1, 8, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_LCPLL_SOFT_RESETf, 1, 20, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_QGPHY_RST_Lf, 4, 16, SOCF_LE|SOCF_RES },
    { TOP_QSGMII2X0_FIFO_RST_Lf, 1, 12, SOCF_RES },
    { TOP_QSGMII2X0_RST_Lf, 1, 9, SOCF_RES },
    { TOP_QSGMII2X1_FIFO_RST_Lf, 1, 13, SOCF_RES },
    { TOP_QSGMII2X1_RST_Lf, 1, 10, SOCF_RES },
    { TOP_QSGMII2X2_FIFO_RST_Lf, 1, 14, SOCF_RES },
    { TOP_QSGMII2X2_RST_Lf, 1, 11, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 5, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 15, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 3, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56340_A0r_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RES },
    { TOP_AXP_RST_Lf, 1, 3, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_ISM_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 14, SOCF_RES },
    { TOP_SPARE_RST_Lf, 1, 5, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 9, SOCF_RES },
    { TOP_XTP0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_XTP1_RST_Lf, 1, 11, SOCF_RES },
    { TOP_XTP2_RST_Lf, 1, 12, SOCF_RES },
    { TOP_XTP3_RST_Lf, 1, 13, SOCF_RES },
    { TOP_XWP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_XWP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_XWP2_RST_Lf, 1, 8, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56450_A0r_fields[] = {
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { TOP_EP_RST_Lf, 1, 22, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 21, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 20, SOCF_RES },
    { TOP_MXQ0_HOTSWAP_RST_Lf, 1, 10, SOCF_RES },
    { TOP_MXQ0_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MXQ10_HOTSWAP_RST_Lf, 1, 27, SOCF_RES },
    { TOP_MXQ10_RST_Lf, 1, 26, SOCF_RES },
    { TOP_MXQ1_HOTSWAP_RST_Lf, 1, 11, SOCF_RES },
    { TOP_MXQ1_RST_Lf, 1, 1, SOCF_RES },
    { TOP_MXQ2_HOTSWAP_RST_Lf, 1, 12, SOCF_RES },
    { TOP_MXQ2_RST_Lf, 1, 2, SOCF_RES },
    { TOP_MXQ3_HOTSWAP_RST_Lf, 1, 13, SOCF_RES },
    { TOP_MXQ3_RST_Lf, 1, 3, SOCF_RES },
    { TOP_MXQ4_HOTSWAP_RST_Lf, 1, 14, SOCF_RES },
    { TOP_MXQ4_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MXQ5_HOTSWAP_RST_Lf, 1, 15, SOCF_RES },
    { TOP_MXQ5_RST_Lf, 1, 5, SOCF_RES },
    { TOP_MXQ6_HOTSWAP_RST_Lf, 1, 16, SOCF_RES },
    { TOP_MXQ6_RST_Lf, 1, 6, SOCF_RES },
    { TOP_MXQ7_HOTSWAP_RST_Lf, 1, 17, SOCF_RES },
    { TOP_MXQ7_RST_Lf, 1, 7, SOCF_RES },
    { TOP_MXQ8_HOTSWAP_RST_Lf, 1, 18, SOCF_RES },
    { TOP_MXQ8_RST_Lf, 1, 8, SOCF_RES },
    { TOP_MXQ9_HOTSWAP_RST_Lf, 1, 19, SOCF_RES },
    { TOP_MXQ9_RST_Lf, 1, 9, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 23, SOCF_RES },
    { TOP_OOBFC0_RST_Lf, 1, 24, SOCF_RES },
    { TOP_OOBFC1_RST_Lf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56640_A0r_fields[] = {
    { RSVDf, 17, 15, SOCF_LE|SOCF_RES },
    { TOP_AXP_RST_Lf, 1, 3, SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 6, SOCF_RES },
    { TOP_CLP1_RST_Lf, 1, 7, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_ETU_RST_Lf, 1, 5, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_ISM_RST_Lf, 1, 4, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_NS_RST_Lf, 1, 14, SOCF_RES },
    { TOP_XLP0_RST_Lf, 1, 8, SOCF_RES },
    { TOP_XLP1_RST_Lf, 1, 9, SOCF_RES },
    { TOP_XTP0_RST_Lf, 1, 10, SOCF_RES },
    { TOP_XTP1_RST_Lf, 1, 11, SOCF_RES },
    { TOP_XTP2_RST_Lf, 1, 12, SOCF_RES },
    { TOP_XTP3_RST_Lf, 1, 13, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_SOFT_RESET_REG_BCM56850_A0r_fields[] = {
    { RSVDf, 19, 13, SOCF_LE|SOCF_RES },
    { TOP_CLP0_RST_Lf, 1, 4, SOCF_RES },
    { TOP_CLP1_RST_Lf, 1, 5, SOCF_RES },
    { TOP_CLP2_RST_Lf, 1, 6, SOCF_RES },
    { TOP_CLP3_RST_Lf, 1, 7, SOCF_RES },
    { TOP_CLP4_RST_Lf, 1, 8, SOCF_RES },
    { TOP_CLP5_RST_Lf, 1, 9, SOCF_RES },
    { TOP_CLP6_RST_Lf, 1, 10, SOCF_RES },
    { TOP_CLP7_RST_Lf, 1, 11, SOCF_RES },
    { TOP_EP_RST_Lf, 1, 1, SOCF_RES },
    { TOP_IP_RST_Lf, 1, 0, SOCF_RES },
    { TOP_MMU_RST_Lf, 1, 2, SOCF_RES },
    { TOP_TS_RST_Lf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SRAM_VTMON_CTRLr_fields[] = {
    { RSVDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRMLLVT_ENf, 1, 1, SOCF_RES },
    { SRMLLVT_ODf, 1, 0, SOCF_RES },
    { SRMLLVT_SELf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLEr_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_0r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 25, SOCF_LE|SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 2, 29, SOCF_LE|SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 16, 9, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 2, SOCF_RO },
    { BOND_TRIPLE_VLAN_ENf, 1, 31, SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 5, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 20, SOCF_LE|SOCF_RO },
    { BOND_GX80_ENf, 1, 4, SOCF_RO },
    { BOND_GX81_ENf, 1, 5, SOCF_RO },
    { BOND_GX82_ENf, 1, 6, SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 2, 24, SOCF_LE|SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 6, 14, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 7, SOCF_RO },
    { BOND_UNICORE_ENf, 4, 0, SOCF_LE|SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 10, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_2r_fields[] = {
    { BOND_1588_ENABLEf, 1, 30, SOCF_RO },
    { BOND_AVS_STATUSf, 3, 11, SOCF_LE|SOCF_RO },
    { BOND_CES_ENABLEf, 1, 9, SOCF_RO },
    { BOND_CES_FRAMER_BYP_MODEf, 1, 10, SOCF_RO },
    { BOND_FP_SLICE_ENf, 12, 14, SOCF_LE|SOCF_RO },
    { BOND_IP_VLAN_XLATE_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 2, 2, SOCF_LE|SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 6, SOCF_RO },
    { BOND_MMU_256K_BUFFERS_ENABLEf, 1, 8, SOCF_RO },
    { BOND_MMU_INT_MEM_SIZEf, 1, 7, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 4, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 5, SOCF_RO },
    { BOND_SPI_CODE_SIZEf, 2, 26, SOCF_LE|SOCF_RO },
    { BOND_SPI_MASTER_CLK_DIVf, 2, 28, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3r_fields[] = {
    { BOND_CMICM_MCS_SRAM_0_PSM_VDDf, 2, 20, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_1_PSM_VDDf, 2, 22, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_2_PSM_VDDf, 2, 24, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_3_PSM_VDDf, 2, 26, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_4_PSM_VDDf, 2, 28, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_5_PSM_VDDf, 2, 30, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_DCACHE_PSM_VDDf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_DTCM_PSM_VDDf, 2, 4, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_ICACHE_PSM_VDDf, 2, 2, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_0_ITCM_PSM_VDDf, 2, 6, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_DCACHE_PSM_VDDf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_DTCM_PSM_VDDf, 2, 12, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_ICACHE_PSM_VDDf, 2, 10, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_UC_1_ITCM_PSM_VDDf, 2, 14, SOCF_LE|SOCF_RO },
    { BOND_CMICM_PCIE_MAX_LINK_SPEEDf, 2, 18, SOCF_LE|SOCF_RO },
    { BOND_CMICM_PCIE_MAX_LINK_WIDTHf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4r_fields[] = {
    { BOND_CMICM_MCS_CONFIGf, 27, 4, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_6_PSM_VDDf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_CMICM_MCS_SRAM_7_PSM_VDDf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_5r_fields[] = {
    { BOND_MMU_256K_BUFFERS_ENABLEf, 1, 1, SOCF_RO },
    { BOND_MMU_EXT_BUFFER_ENABLEf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_MMU_INT_MEM_SIZEf, 1, 0, SOCF_RO },
    { BOND_MMU_PACKING_ENABLEf, 1, 2, SOCF_RO },
    { BOND_MMU_TM_QUEUE_SIZEf, 1, 5, SOCF_RO },
    { BOND_TEMP_MON_DATA_25Cf, 10, 20, SOCF_LE|SOCF_RO },
    { BOND_UNICORE_2_TO_5_ENABLEf, 1, 6, SOCF_RO },
    { BOND_UNICORE_6_TO_7_ENABLEf, 1, 7, SOCF_RO },
    { BOND_UNICORE_XAUI_ENABLEf, 8, 8, SOCF_LE|SOCF_RO },
    { BOND_WARPCORE_ENABLEf, 2, 16, SOCF_LE|SOCF_RO },
    { BOND_WARPCORE_KR_ENABLEf, 2, 18, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6r_fields[] = {
    { BOND_IHOST_CPU_DISABLEf, 1, 5, SOCF_RO },
    { BOND_IHOST_NUMCPUSf, 2, 7, SOCF_LE|SOCF_RO },
    { BOND_IHOST_VCO_FREQ_LIMITf, 2, 9, SOCF_LE|SOCF_RO },
    { BOND_IPROC_DDR_PHY_ENABLEf, 1, 15, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 0, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 1, SOCF_LE|SOCF_RO },
    { BOND_IPROC_INT_SRAM_ENABLEf, 1, 14, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 12, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_WIDTHf, 1, 11, SOCF_RO },
    { BOND_IPROC_PCIE1_LINK_SPEEDf, 1, 13, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_NEON_PWRUPf, 1, 6, SOCF_RO },
    { BOND_PKG_MODE_SELf, 2, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56450_A0r_fields[] = {
    { BOND_1588_ENABLEf, 1, 28, SOCF_RO },
    { BOND_FP_SLICE_ENf, 16, 7, SOCF_LE|SOCF_RO },
    { BOND_L2_MC_ENf, 1, 24, SOCF_RO },
    { BOND_L3_ENTRY_SIZEf, 2, 0, SOCF_LE|SOCF_RO },
    { BOND_L3_IIF_ENf, 1, 25, SOCF_RO },
    { BOND_L3_MC_ENf, 1, 23, SOCF_RO },
    { BOND_L3_NEXT_HOP_ENf, 1, 27, SOCF_RO },
    { BOND_LINKPHY_ENABLEf, 1, 6, SOCF_RO },
    { BOND_MIM_ENABLEf, 1, 4, SOCF_RO },
    { BOND_MPLS_ENABLEf, 1, 2, SOCF_RO },
    { BOND_OAM_ENABLEf, 1, 3, SOCF_RO },
    { BOND_OLP_ENABLEf, 1, 5, SOCF_RO },
    { BOND_SOURCE_VP_ENf, 1, 26, SOCF_RO },
    { BOND_TELECOM_DPLL_ENf, 1, 29, SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56450_A0r_fields[] = {
    { BOND_CORE_PLL_CH0_MDIVf, 8, 10, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KAf, 3, 21, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KIf, 3, 24, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_KPf, 4, 27, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_NDIV_INTf, 10, 0, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_PDIVf, 3, 18, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_VCO_DIV2f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56450_A0r_fields[] = {
    { BOND_CORE_PLL_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RO },
    { BOND_CORE_PLL_FB_PHASE_ENf, 1, 12, SOCF_RO },
    { BOND_MMU_PLL_KAf, 3, 26, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_KIf, 3, 29, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_NDIV_INTf, 10, 16, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_PDIVf, 3, 13, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56450_A0r_fields[] = {
    { BOND_AVS_STATUSf, 3, 29, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH0_MDIVf, 8, 20, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH1_MDIVf, 8, 12, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_CH2_MDIVf, 8, 4, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_KPf, 4, 0, SOCF_LE|SOCF_RO },
    { BOND_MMU_PLL_VCO_DIV2f, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56450_B0r_fields[] = {
    { BOND_COE_SPTAG_TPID_8100_DISABLEf, 1, 18, SOCF_RO },
    { BOND_COE_VLAN_PAUSE_ENABLEf, 1, 19, SOCF_RO },
    { BOND_IHOST_CPU_DISABLEf, 1, 5, SOCF_RO },
    { BOND_IHOST_NUMCPUSf, 2, 7, SOCF_LE|SOCF_RO },
    { BOND_IHOST_VCO_FREQ_LIMITf, 2, 9, SOCF_LE|SOCF_RO },
    { BOND_IPROC_DDR_PHY_ENABLEf, 1, 15, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 0, SOCF_RO },
    { BOND_IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 1, SOCF_LE|SOCF_RO },
    { BOND_IPROC_INT_SRAM_ENABLEf, 1, 14, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_SPEEDf, 1, 12, SOCF_RO },
    { BOND_IPROC_PCIE0_LINK_WIDTHf, 1, 11, SOCF_RO },
    { BOND_IPROC_PCIE1_LINK_SPEEDf, 1, 13, SOCF_RO },
    { BOND_IPROC_STRAP_SKU_VECTf, 2, 3, SOCF_LE|SOCF_RO },
    { BOND_NEON_PWRUPf, 1, 6, SOCF_RO },
    { BOND_PKG_MODE_SELf, 2, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RSVDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL0r_fields[] = {
    { IPROC_IHOST_L2C_ADDRFILT_ENf, 1, 7, 0 },
    { IPROC_IHOST_L2C_ADDRFILT_RANGEf, 2, 8, SOCF_LE },
    { IPROC_IHOST_L2C_SW_OVRD_ENABLEf, 1, 10, 0 },
    { IPROC_SKU_VECTf, 2, 4, SOCF_LE },
    { IPROC_SKU_VECT_SW_OVRD_ENABLEf, 1, 6, 0 },
    { LINKPHY_ENABLEf, 1, 3, 0 },
    { OLP_ENABLEf, 1, 1, 0 },
    { PCIE0_LINK_SPEEDf, 1, 11, 0 },
    { PCIE1_LINK_SPEEDf, 1, 12, 0 },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RES },
    { TELECOM_DPLL_ENABLEf, 1, 0, 0 },
    { TRIPLE_VLAN_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_SW_BOND_OVRD_CTRL1r_fields[] = {
    { FP_SLICE_ENABLEf, 1, 21, SOCF_SC },
    { IPROC_SRAM_ENABLEf, 1, 18, 0 },
    { IP_MPLS_ENTRY_SIZEf, 2, 9, SOCF_LE },
    { IP_VLAN_XLATE_SIZEf, 2, 7, SOCF_LE },
    { L2_ENTRY_SIZEf, 2, 5, SOCF_LE },
    { L2_MC_ENABLEf, 1, 16, 0 },
    { L3_DEFIP_CAM_ENABLEf, 1, 20, SOCF_SC },
    { L3_ENTRY_SIZEf, 2, 11, SOCF_LE },
    { L3_IIF_ENABLEf, 1, 15, 0 },
    { L3_MC_ENABLEf, 1, 17, 0 },
    { L3_NEXT_HOP_ENABLEf, 1, 13, 0 },
    { MMU_256K_BUFFERS_ENABLEf, 1, 0, 0 },
    { MMU_EXT_BUFFER_ENABLEf, 2, 3, SOCF_LE },
    { MMU_INT_MEM_SIZEf, 1, 19, SOCF_SC },
    { MMU_PACKING_ENABLEf, 1, 2, 0 },
    { MMU_TM_QUEUE_SIZEf, 1, 1, 0 },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_SC|SOCF_RES },
    { SOURCE_VP_ENABLEf, 1, 14, 0 },
    { UNICORE_2_TO_5_ENABLEf, 1, 22, SOCF_SC },
    { UNICORE_6_TO_7_ENABLEf, 1, 23, SOCF_SC },
    { WARPCORE_0_ENABLEf, 1, 24, SOCF_SC },
    { WARPCORE_1_ENABLEf, 1, 25, SOCF_SC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TAP_CONTROLr_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_TAP_CONTROL_BCM56340_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CTRLr_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { FUNC_MODE_SELf, 3, 7, SOCF_LE },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE },
    { OUTPUT_CODEf, 4, 3, SOCF_LE },
    { PROG_RESISTERf, 4, 19, SOCF_LE },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 12, SOCF_LE|SOCF_RES },
    { VDAC_OUTPUT_BUFF_MODEf, 1, 11, 0 },
    { VDAC_PWR_UPf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_CTRL_2r_fields[] = {
    { PVTMON_POWER_DOWNf, 1, 4, 0 },
    { PVTMON_RSTBf, 1, 3, 0 },
    { PVTMON_SELECTf, 3, 0, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_THERMAL_PVTMON_RESULT_3r_fields[] = {
    { PEAK_PVTTEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { PVTTEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLYf, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_fields[] = {
    { KAf, 3, 29, SOCF_LE|SOCF_RES },
    { KIf, 3, 26, SOCF_LE|SOCF_RES },
    { KPf, 4, 22, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56450_A0r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_CLK_ENABLEf, 1, 29, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PLL_TEST_ENABLEf, 1, 23, SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_STATUSr_fields[] = {
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_TIME_SYNC_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_SYNC_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { TOP_TIME_SYNC_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1r_fields[] = {
    { CORE_PLL0_LOCKf, 1, 1, SOCF_RO|SOCF_RES },
    { CORE_PLL0_STATf, 12, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { CORE_PLL1_LOCKf, 1, 2, SOCF_RO|SOCF_RES },
    { CORE_PLL2_LOCKf, 1, 3, SOCF_RO|SOCF_RES },
    { CORE_PLL3_LOCKf, 1, 4, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_2r_fields[] = {
    { CORE_PLL1_STATf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { CORE_PLL2_STATf, 12, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_3r_fields[] = {
    { CORE_PLL3_STATf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1_BCM53400_A0r_fields[] = {
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_LOCK_LOSTf, 1, 17, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 4, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_1_BCM56150_A0r_fields[] = {
    { MSTR_CORE_PLL_LOCKf, 1, 0, SOCF_RO|SOCF_RES },
    { MSTR_CORE_PLL_STATf, 12, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_0f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_2_BCM56150_A0r_fields[] = {
    { RSVD_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TOP_CORE_PLL_STATUS_3_BCM56150_A0r_fields[] = {
    { RSVD_0f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TSC_AFE_PLL_STATUSr_fields[] = {
    { TSC_0_AFE_PLL_LOCKf, 1, 0, SOCF_RO },
    { TSC_10_AFE_PLL_LOCKf, 1, 10, SOCF_RO },
    { TSC_11_AFE_PLL_LOCKf, 1, 11, SOCF_RO },
    { TSC_12_AFE_PLL_LOCKf, 1, 12, SOCF_RO },
    { TSC_13_AFE_PLL_LOCKf, 1, 13, SOCF_RO },
    { TSC_14_AFE_PLL_LOCKf, 1, 14, SOCF_RO },
    { TSC_15_AFE_PLL_LOCKf, 1, 15, SOCF_RO },
    { TSC_16_AFE_PLL_LOCKf, 1, 16, SOCF_RO },
    { TSC_17_AFE_PLL_LOCKf, 1, 17, SOCF_RO },
    { TSC_18_AFE_PLL_LOCKf, 1, 18, SOCF_RO },
    { TSC_19_AFE_PLL_LOCKf, 1, 19, SOCF_RO },
    { TSC_1_AFE_PLL_LOCKf, 1, 1, SOCF_RO },
    { TSC_20_AFE_PLL_LOCKf, 1, 20, SOCF_RO },
    { TSC_21_AFE_PLL_LOCKf, 1, 21, SOCF_RO },
    { TSC_22_AFE_PLL_LOCKf, 1, 22, SOCF_RO },
    { TSC_23_AFE_PLL_LOCKf, 1, 23, SOCF_RO },
    { TSC_24_AFE_PLL_LOCKf, 1, 24, SOCF_RO },
    { TSC_25_AFE_PLL_LOCKf, 1, 25, SOCF_RO },
    { TSC_26_AFE_PLL_LOCKf, 1, 26, SOCF_RO },
    { TSC_27_AFE_PLL_LOCKf, 1, 27, SOCF_RO },
    { TSC_28_AFE_PLL_LOCKf, 1, 28, SOCF_RO },
    { TSC_29_AFE_PLL_LOCKf, 1, 29, SOCF_RO },
    { TSC_2_AFE_PLL_LOCKf, 1, 2, SOCF_RO },
    { TSC_30_AFE_PLL_LOCKf, 1, 30, SOCF_RO },
    { TSC_31_AFE_PLL_LOCKf, 1, 31, SOCF_RO },
    { TSC_3_AFE_PLL_LOCKf, 1, 3, SOCF_RO },
    { TSC_4_AFE_PLL_LOCKf, 1, 4, SOCF_RO },
    { TSC_5_AFE_PLL_LOCKf, 1, 5, SOCF_RO },
    { TSC_6_AFE_PLL_LOCKf, 1, 6, SOCF_RO },
    { TSC_7_AFE_PLL_LOCKf, 1, 7, SOCF_RO },
    { TSC_8_AFE_PLL_LOCKf, 1, 8, SOCF_RO },
    { TSC_9_AFE_PLL_LOCKf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TSC_DISABLEr_fields[] = {
    { TSC_0_DISABLEf, 1, 0, 0 },
    { TSC_10_DISABLEf, 1, 10, 0 },
    { TSC_11_DISABLEf, 1, 11, 0 },
    { TSC_12_DISABLEf, 1, 12, 0 },
    { TSC_13_DISABLEf, 1, 13, 0 },
    { TSC_14_DISABLEf, 1, 14, 0 },
    { TSC_15_DISABLEf, 1, 15, 0 },
    { TSC_16_DISABLEf, 1, 16, 0 },
    { TSC_17_DISABLEf, 1, 17, 0 },
    { TSC_18_DISABLEf, 1, 18, 0 },
    { TSC_19_DISABLEf, 1, 19, 0 },
    { TSC_1_DISABLEf, 1, 1, 0 },
    { TSC_20_DISABLEf, 1, 20, 0 },
    { TSC_21_DISABLEf, 1, 21, 0 },
    { TSC_22_DISABLEf, 1, 22, 0 },
    { TSC_23_DISABLEf, 1, 23, 0 },
    { TSC_24_DISABLEf, 1, 24, 0 },
    { TSC_25_DISABLEf, 1, 25, 0 },
    { TSC_26_DISABLEf, 1, 26, 0 },
    { TSC_27_DISABLEf, 1, 27, 0 },
    { TSC_28_DISABLEf, 1, 28, 0 },
    { TSC_29_DISABLEf, 1, 29, 0 },
    { TSC_2_DISABLEf, 1, 2, 0 },
    { TSC_30_DISABLEf, 1, 30, 0 },
    { TSC_31_DISABLEf, 1, 31, 0 },
    { TSC_3_DISABLEf, 1, 3, 0 },
    { TSC_4_DISABLEf, 1, 4, 0 },
    { TSC_5_DISABLEf, 1, 5, 0 },
    { TSC_6_DISABLEf, 1, 6, 0 },
    { TSC_7_DISABLEf, 1, 7, 0 },
    { TSC_8_DISABLEf, 1, 8, 0 },
    { TSC_9_DISABLEf, 1, 9, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_4r_fields[] = {
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, 0 },
    { RSVDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 1, 30, SOCF_RES },
    { CH0_MDIVf, 8, 22, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 4, 18, SOCF_LE|SOCF_RES },
    { RSVDf, 1, 31, SOCF_RO|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 21, SOCF_LE|SOCF_RES },
    { HOLD_CH0f, 1, 16, SOCF_RES },
    { LOAD_EN_CH0f, 1, 17, SOCF_RES },
    { PDIVf, 3, 18, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 29, SOCF_LE },
    { CH0_MDIVf, 8, 21, SOCF_LE },
    { HOLD_CH0f, 1, 16, 0 },
    { LOAD_EN_CH0f, 1, 17, 0 },
    { PDIVf, 3, 18, SOCF_LE },
    { SSC_STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_3_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TS_PLL_CTRL_4_BCM53400_A0r_fields[] = {
    { FREF_SELf, 1, 18, 0 },
    { KAf, 3, 11, SOCF_LE },
    { KIf, 3, 8, SOCF_LE },
    { KPf, 4, 4, SOCF_LE },
    { LDOf, 2, 16, SOCF_LE },
    { PWRDWNf, 1, 2, 0 },
    { REFCLK_SELf, 1, 3, 0 },
    { RSVDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVD_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RSVD_2f, 2, 0, SOCF_LE|SOCF_RES },
    { TESTOUT_ENf, 1, 22, 0 },
    { TESTOUT_SELf, 3, 19, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_TS_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { PLL_LOCK_LOSTf, 1, 30, SOCF_RO|SOCF_RES },
    { PLL_STATUSf, 30, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_UC_TAP_CONTROLr_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE },
    { ENABLEf, 1, 1, 0 },
    { RESET_Nf, 1, 0, 0 },
    { WRITEf, 1, 2, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE },
    { ENABLEf, 1, 1, 0 },
    { RESET_Nf, 1, 0, 0 },
    { WRITEf, 1, 2, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOP_UC_TAP_READ_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_UC_TAP_WRITE_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { XG0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { XG0_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG0_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_0r_fields[] = {
    { XG1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_1r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields[] = {
    { XG1_LCPLL_FBDIV_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES },
    { XG1_LCPLL_FBDIV_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_1r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_2r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_3r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_5r_fields[] = {
    { NDIV_FRACf, 20, 0, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_2_BCM56450_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { PDIV_FOR_50M_REFCLKf, 3, 25, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_3_BCM56450_A0r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 20, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 21, 0 },
    { CH2_CLK_ENABLEf, 1, 22, 0 },
    { CH3_CLK_ENABLEf, 1, 23, 0 },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_CLK_ENABLEf, 1, 24, 0 },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_CLK_ENABLEf, 1, 25, 0 },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_4_BCM56450_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_CONTROL_5_BCM56450_A0r_fields[] = {
    { CH2_MDELf, 3, 28, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RES },
    { RSVDf, 20, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_STATUSr_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS0_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL0_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_1r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_CONTROL_3r_fields[] = {
    { CH0_CLK_ENABLEf, 1, 20, 0 },
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_CLK_ENABLEf, 1, 21, 0 },
    { CH2_CLK_ENABLEf, 1, 22, 0 },
    { CH3_CLK_ENABLEf, 1, 23, 0 },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_CLK_ENABLEf, 1, 24, 0 },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_CLK_ENABLEf, 1, 25, 0 },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { RSVDf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_STATUSr_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL1_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL1_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS1_PLL_STATUS_BCM56450_A0r_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TOP_XGPLL1_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { XGPLL1_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XGXS_MDIO_CONFIG_0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE|SOCF_RES },
    { MD_DEVADf, 5, 8, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, SOCF_RES },
    { RSVD_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, SOCF_RES },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56150_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56340_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_3_BCM56150_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM53400_A0r_fields[] = {
    { NDIV_FRACf, 22, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL0_CTRL_4_BCM56340_A0r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL0_STATUSr_fields[] = {
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL0_STATUS_BCM53400_A0r_fields[] = {
    { TOP_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_7r_fields[] = {
    { CPPf, 12, 16, SOCF_LE },
    { FREQ_DOUBLER_DLYf, 2, 14, SOCF_LE },
    { FREQ_DOUBLER_ONf, 1, 13, 0 },
    { IMINf, 1, 0, 0 },
    { IMODEf, 1, 1, 0 },
    { PLL_CTR_HOLD_CNTf, 1, 28, 0 },
    { POST_RST_SELf, 2, 11, SOCF_LE },
    { RSVDf, 3, 29, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 4, SOCF_LE },
    { STAT_RESETf, 1, 6, 0 },
    { STAT_SELECTf, 3, 7, SOCF_LE },
    { STAT_UPDATEf, 1, 10, 0 },
    { VCO_CONT_ADJf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0_BCM53400_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_0_BCM56150_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM53400_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56150_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDIVf, 8, 0, SOCF_LE },
    { CH2_MDIVf, 8, 20, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOP_XG_PLL1_CTRL_2_BCM56850_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH1_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_1r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { KAf, 3, 12, SOCF_LE|SOCF_RES },
    { KIf, 3, 15, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { LOAD_EN_CHf, 6, 6, SOCF_LE|SOCF_RES },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_2r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 12, 20, SOCF_LE|SOCF_RES },
    { RSVD_1f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_3r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE|SOCF_RES },
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CML_2ED_OUT_ENf, 1, 28, SOCF_RES },
    { CML_BYP_ENf, 1, 21, SOCF_RES },
    { CML_OUTPUT_ENf, 1, 22, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE|SOCF_RES },
    { REFCLKOUTf, 1, 18, SOCF_RES },
    { RSVDf, 2, 30, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTOUT2_ENf, 1, 29, SOCF_RES },
    { TESTOUT_ENf, 1, 23, SOCF_RES },
    { VCODIV2f, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_4r_fields[] = {
    { NDIV_FRACf, 20, 8, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { RSVDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_0_BCM56340_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH3_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { CH4_MDIVf, 8, 16, SOCF_LE|SOCF_RES },
    { CH5_MDIVf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_1_BCM56340_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE|SOCF_RES },
    { KAf, 3, 12, SOCF_LE|SOCF_RES },
    { KIf, 3, 15, SOCF_LE|SOCF_RES },
    { KPf, 4, 18, SOCF_LE|SOCF_RES },
    { LOAD_EN_CHf, 6, 6, SOCF_LE|SOCF_RES },
    { PDIVf, 3, 22, SOCF_LE|SOCF_RES },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_TOP_XG_PLL2_CTRL_2_BCM56340_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE|SOCF_RES },
    { CH1_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { CH2_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { CH3_MDELf, 3, 11, SOCF_LE|SOCF_RES },
    { CH4_MDELf, 3, 14, SOCF_LE|SOCF_RES },
    { CH5_MDELf, 3, 17, SOCF_LE|SOCF_RES },
    { RSVD_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQEMPTYr_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO },
    { PQf, 1, 10, SOCF_RO },
    { QMf, 1, 9, SOCF_RO },
    { SCf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQEMPTY_64r_fields[] = {
    { QUEUEEMPTY_CPUPURGEQf, 1, 48, SOCF_RO },
    { QUEUEEMPTY_Q23_TO_Q9f, 15, 9, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q24_OR_HGPUGREQf, 1, 24, SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q25f, 7, 25, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q8_OR_GEPUGREQf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQEMPTY_64_BCM56634_A0r_fields[] = {
    { QUEUEEMPTY_Q23_TO_Q8f, 16, 8, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q31_TO_Q24f, 8, 24, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q47_TO_Q32f, 16, 32, SOCF_LE|SOCF_RO },
    { QUEUEEMPTY_Q7_TO_Q0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQEMPTY_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE|SOCF_RO },
    { PGQUEUESTATf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ACTIVATEQr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64r_fields[] = {
    { ACTIVATEQf, 49, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ACTIVATEQ_64_BCM56634_A0r_fields[] = {
    { ACTIVATEQf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ACTIVATEQ_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE },
    { PGQUEUESTATf, 1, 10, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_BW_LIMITING_MIDPKT_EN0r_fields[] = {
    { MIDPKT_SHAPE_EN_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_BW_LIMITING_MIDPKT_EN1r_fields[] = {
    { MIDPKT_SHAPE_EN_41_32f, 10, 0, SOCF_LE },
    { MIDPKT_SHAPE_MODEf, 1, 10, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLHDRERRPTRr_fields[] = {
    { CHERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CELLHDRERRPTR_BCM56624_A0r_fields[] = {
    { CHERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTRr_fields[] = {
    { CLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56624_A0r_fields[] = {
    { CLERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56640_A0r_fields[] = {
    { CELLERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_CELLLINKERRPTR_BCM56840_A0r_fields[] = {
    { CELLERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_CONFIGr_fields[] = {
    { HG_GE_PORTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_CONFIG_64r_fields[] = {
    { HG_GE_PORTf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_CONFIG_BCM56334_A0r_fields[] = {
    { HG_GE_PORTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_CONFIG_BCM56624_A0r_fields[] = {
    { HG_GE_PORTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_CONFIG_BCM56820_A0r_fields[] = {
    { HG_GE_PORTf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_COS_SWITCH_STATUSr_fields[] = {
    { ACTIVE_COSf, 4, 0, SOCF_LE|SOCF_RO },
    { ERR_PORTf, 5, 8, SOCF_LE|SOCF_RO },
    { NEW_COSf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_CPQLINKERRPTRr_fields[] = {
    { CPQERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_DEBUG_EXT_PQE_WATERMARKr_fields[] = {
    { WATERMARKf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56450_A0r_fields[] = {
    { WATERMARKf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_DEBUG_INT_PQE_WATERMARKr_fields[] = {
    { WATERMARKf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56450_A0r_fields[] = {
    { WATERMARKf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_DEBUG_PQE_CREDITr_fields[] = {
    { LEVELf, 9, 9, SOCF_LE|SOCF_RO },
    { WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_DEBUG_REG1r_fields[] = {
    { MCFP_COUNTf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATIONr_fields[] = {
    { DISABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_64r_fields[] = {
    { DISABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r_fields[] = {
    { DISABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ECC_DEBUGr_fields[] = {
    { IPMC_VLAN_TBL_ENABLE_ECCf, 1, 2, 0 },
    { IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56440_B0r_fields[] = {
    { IPMC_GRP_TBL_ENABLE_ECCf, 1, 6, 0 },
    { IPMC_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { IPMC_VLAN_TBL_ENABLE_ECCf, 1, 2, 0 },
    { IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { EOPE_TBL_ENABLE_ECCf, 1, 16, 0 },
    { EOPE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { PORT_STATE_ENABLE_ECCf, 1, 6, 0 },
    { PORT_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { QPACK_MODE_TBL_ENABLE_ECCf, 1, 18, 0 },
    { QPACK_MODE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { REPL_GRP_TBL_ENABLE_ECCf, 1, 10, 0 },
    { REPL_GRP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { REPL_HEAD_TBL_ENABLE_ECCf, 1, 8, 0 },
    { REPL_HEAD_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { REPL_LIST_TBL_ENABLE_ECCf, 1, 2, 0 },
    { REPL_LIST_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { REPL_MAP_TBL_ENABLE_ECCf, 1, 14, 0 },
    { REPL_MAP_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { REPL_STATE_TBL_ENABLE_ECCf, 1, 12, 0 },
    { REPL_STATE_TBL_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 4, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { TOQ_STATE_ENABLE_ECCf, 1, 0, 0 },
    { TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EG_CREDITr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_EG_CREDIT_BCM56450_A0r_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_EMPTY_DEQ_STATUSr_fields[] = {
    { ERR_COSf, 4, 0, SOCF_LE|SOCF_RO },
    { ERR_PORTf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_ENQIPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_EP_BP_STATUSr_fields[] = {
    { P0_EP_BP_DETECTf, 1, 0, SOCF_W1TC },
    { P10_EP_BP_DETECTf, 1, 10, SOCF_W1TC },
    { P11_EP_BP_DETECTf, 1, 11, SOCF_W1TC },
    { P12_EP_BP_DETECTf, 1, 12, SOCF_W1TC },
    { P13_EP_BP_DETECTf, 1, 13, SOCF_W1TC },
    { P14_EP_BP_DETECTf, 1, 14, SOCF_W1TC },
    { P15_EP_BP_DETECTf, 1, 15, SOCF_W1TC },
    { P16_EP_BP_DETECTf, 1, 16, SOCF_W1TC },
    { P1_EP_BP_DETECTf, 1, 1, SOCF_W1TC },
    { P2_EP_BP_DETECTf, 1, 2, SOCF_W1TC },
    { P3_EP_BP_DETECTf, 1, 3, SOCF_W1TC },
    { P4_EP_BP_DETECTf, 1, 4, SOCF_W1TC },
    { P5_EP_BP_DETECTf, 1, 5, SOCF_W1TC },
    { P6_EP_BP_DETECTf, 1, 6, SOCF_W1TC },
    { P7_EP_BP_DETECTf, 1, 7, SOCF_W1TC },
    { P8_EP_BP_DETECTf, 1, 8, SOCF_W1TC },
    { P9_EP_BP_DETECTf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_ERRINTRr_fields[] = {
    { IGPERR0f, 1, 21, 0 },
    { IGPERR1f, 1, 22, 0 },
    { IVPERR0f, 1, 23, 0 },
    { IVPERR1f, 1, 24, 0 },
    { PLEERRf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_ERRINTR0r_fields[] = {
    { PLEERRf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ERRINTR1r_fields[] = {
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IGPERR7f, 1, 7, 0 },
    { IGPERR8f, 1, 8, 0 },
    { IVPERR0f, 1, 9, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_ERRINTR0_64r_fields[] = {
    { PLEERRf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_ERRINTR0_64_BCM56634_A0r_fields[] = {
    { PLEERRf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_ERRINTR1_BCM56334_A0r_fields[] = {
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IVPERR0f, 1, 9, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_ERRINTR_BCM56640_A0r_fields[] = {
    { CELLERRf, 1, 0, 0 },
    { MCFIFOERRf, 1, 5, 0 },
    { PKTLERRf, 1, 1, 0 },
    { REPLHEADERRf, 1, 4, 0 },
    { UCQDBERRf, 1, 3, 0 },
    { WAMULERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_ERRINTR_BCM56840_A0r_fields[] = {
    { CELLERRf, 1, 0, 0 },
    { CPQLERRf, 1, 2, 0 },
    { PKTLERRf, 1, 1, 0 },
    { UCQRPERRf, 1, 4, 0 },
    { UCQWPERRf, 1, 3, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ERRORr_fields[] = {
    { COS_SWITCH_ERRORf, 1, 0, SOCF_W1TC },
    { EMPTY_DEQ_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_ERROR1r_fields[] = {
    { EOPE_TBL_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { EOPE_TBL_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { PORT_STATE_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_STATE_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { QPACK_MODE_TBL_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { QPACK_MODE_TBL_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { REPL_GRP_TBL_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { REPL_GRP_TBL_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { REPL_HEAD_TBL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { REPL_HEAD_TBL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { REPL_LIST_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { REPL_LIST_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_MAP_TBL_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { REPL_MAP_TBL_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { REPL_STATE_TBL_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { REPL_STATE_TBL_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_ERROR2r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 4, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 8, SOCF_W1TC },
    { PQE_CREDIT_OVERFLOWf, 1, 11, SOCF_W1TC },
    { PQE_CREDIT_UNDERRUNf, 1, 12, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 7, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 9, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 10, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 3, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 2, SOCF_W1TC },
    { REPL_HEAD_WRAPf, 1, 13, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 1, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 6, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_ERROR1_MASKr_fields[] = {
    { EOPE_TBL_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { EOPE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { PORT_STATE_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { PORT_STATE_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { QPACK_MODE_TBL_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { QPACK_MODE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { REPL_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { REPL_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { REPL_HEAD_TBL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { REPL_HEAD_TBL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { REPL_LIST_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { REPL_LIST_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { REPL_MAP_TBL_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { REPL_MAP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { REPL_STATE_TBL_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { REPL_STATE_TBL_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_ERROR2_MASKr_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 4, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 8, 0 },
    { PQE_CREDIT_OVERFLOW_DISINTf, 1, 11, 0 },
    { PQE_CREDIT_UNDERRUN_DISINTf, 1, 12, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 7, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 9, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 10, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 3, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 2, 0 },
    { REPL_HEAD_WRAP_DISINTf, 1, 13, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 1, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 6, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ERROR_BCM56440_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 10, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 14, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { IPMC_VLAN_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 15, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 16, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 9, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 8, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 7, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 12, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 11, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ERROR_BCM56440_B0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERRORf, 1, 10, SOCF_W1TC },
    { FLUSH_COMPLETEf, 1, 14, SOCF_W1TC },
    { IPMC_GRP_TBL_CORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { IPMC_GRP_TBL_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { IPMC_VLAN_TBL_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { QDIS_FIFO_OVERFLOWf, 1, 13, SOCF_W1TC },
    { QEN_ALLOC_OVERFLOWf, 1, 15, SOCF_W1TC },
    { QEN_ALLOC_UNDERRUNf, 1, 16, SOCF_W1TC },
    { QSTRUCT_EMPTY_ERRORf, 1, 9, SOCF_W1TC },
    { QUEUE_OVELOAD_ERRORf, 1, 8, SOCF_W1TC },
    { RQE_FIFO_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { RQE_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { RQE_FIFO_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_VIOLATION_ERRORf, 1, 7, SOCF_W1TC },
    { TOQ_STATE_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_STATE_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { TRACE_DEQ_EVENTf, 1, 12, SOCF_W1TC },
    { TRACE_ENQ_EVENTf, 1, 11, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_ERROR_MASKr_fields[] = {
    { COS_SWITCH_ERROR_DISINTf, 1, 0, 0 },
    { EMPTY_DEQ_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_ERROR_MASK_BCM56440_A0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 10, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 14, 0 },
    { IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 15, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 16, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 9, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 8, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 7, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 12, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 11, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_ERROR_MASK_BCM56440_B0r_fields[] = {
    { DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf, 1, 10, 0 },
    { FLUSH_COMPLETE_DISINTf, 1, 14, 0 },
    { IPMC_GRP_TBL_CORRECTED_ERROR_DISINTf, 1, 18, SOCF_W1TC },
    { IPMC_GRP_TBL_UNCORRECTED_ERROR_DISINTf, 1, 17, SOCF_W1TC },
    { IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { QDIS_FIFO_OVERFLOW_DISINTf, 1, 13, 0 },
    { QEN_ALLOC_OVERFLOW_DISINTf, 1, 15, 0 },
    { QEN_ALLOC_UNDERRUN_DISINTf, 1, 16, 0 },
    { QSTRUCT_EMPTY_ERROR_DISINTf, 1, 9, 0 },
    { QUEUE_OVELOAD_ERROR_DISINTf, 1, 8, 0 },
    { RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { RQE_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { TDM_VIOLATION_ERROR_DISINTf, 1, 7, 0 },
    { TOQ_STATE_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TOQ_STATE_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { TRACE_DEQ_EVENT_DISINTf, 1, 12, 0 },
    { TRACE_ENQ_EVENT_DISINTf, 1, 11, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_MAP_TABLEr_fields[] = {
    { GBL_GUARENTEE_BW_LIMITf, 11, 18, SOCF_LE },
    { RD_PHASEf, 9, 0, SOCF_LE },
    { WR_PHASEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56450_A0r_fields[] = {
    { GBL_GUARENTEE_BW_LIMITf, 11, 18, SOCF_LE },
    { RD_PHASEf, 9, 0, SOCF_LE },
    { WR_PHASEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_TIMER_CFGr_fields[] = {
    { BW_PREF_HOLD_TIMERf, 8, 8, SOCF_LE },
    { BW_PREF_LIMIT_TIMERf, 8, 0, SOCF_LE },
    { MIDPKT_SHAPE_ENABLEf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56450_A0r_fields[] = {
    { BW_PREF_HOLD_TIMERf, 8, 8, SOCF_LE },
    { BW_PREF_LIMIT_TIMERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_FAST_FLUSHr_fields[] = {
    { ENABLEf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_FATALr_fields[] = {
    { MCFP_UF_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_FLUSH0r_fields[] = {
    { FLUSH_ACTIVEf, 1, 30, SOCF_RWBW },
    { FLUSH_EXTERNALf, 1, 28, 0 },
    { FLUSH_ID0f, 12, 0, SOCF_LE },
    { FLUSH_ID1f, 12, 12, SOCF_LE },
    { FLUSH_NUMf, 4, 24, SOCF_LE },
    { FLUSH_TYPEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_FLUSH1r_fields[] = {
    { FLUSH_ID2f, 12, 0, SOCF_LE },
    { FLUSH_ID3f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_FLUSH2r_fields[] = {
    { FLUSH_ID4f, 12, 0, SOCF_LE },
    { FLUSH_ID5f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_FLUSH3r_fields[] = {
    { FLUSH_ID6f, 12, 0, SOCF_LE },
    { FLUSH_ID7f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_GEN_CFGr_fields[] = {
    { CFG_PQE_DISABLE_COUNTf, 9, 13, SOCF_LE },
    { CFG_RDE_Q_MAP_BASEf, 12, 1, SOCF_LE },
    { CFG_REPL_GRP_ATOMIC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_INTERRUPTr_fields[] = {
    { TOQ_ERROR1_ERRORf, 1, 0, SOCF_RO },
    { TOQ_ERROR2f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_INTERRUPT_MASKr_fields[] = {
    { TOQ_ERROR1_DISINTf, 1, 0, 0 },
    { TOQ_ERROR2_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCERRINTRr_fields[] = {
    { ENQIGPERR0f, 1, 9, 0 },
    { ENQIGPERR1f, 1, 10, 0 },
    { ENQIGPERR2f, 1, 11, 0 },
    { ENQIGPERR3f, 1, 12, 0 },
    { ENQIGPERR4f, 1, 13, 0 },
    { ENQIGPERR5f, 1, 14, 0 },
    { ENQIGPERR6f, 1, 15, 0 },
    { IGPERR0f, 1, 0, 0 },
    { IGPERR1f, 1, 1, 0 },
    { IGPERR2f, 1, 2, 0 },
    { IGPERR3f, 1, 3, 0 },
    { IGPERR4f, 1, 4, 0 },
    { IGPERR5f, 1, 5, 0 },
    { IGPERR6f, 1, 6, 0 },
    { IVPERR0f, 1, 7, 0 },
    { IVPERR1f, 1, 8, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0r_fields[] = {
    { IGERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMCGRPERRPTR0_BCM56624_A0r_fields[] = {
    { IGERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTRr_fields[] = {
    { IVERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56624_A0r_fields[] = {
    { IVERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMCVLANERRPTR_BCM56820_A0r_fields[] = {
    { IVERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSHr_fields[] = {
    { ENABLEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64r_fields[] = {
    { ENABLEf, 54, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r_fields[] = {
    { ENABLEf, 55, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STATr_fields[] = {
    { STATUSf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_64r_fields[] = {
    { STATUSf, 54, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r_fields[] = {
    { STATUSf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_MC_CACHE_COUNT_DEBUGr_fields[] = {
    { P0_A_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P0_B_COUNTf, 8, 8, SOCF_LE|SOCF_RO },
    { P1_A_COUNTf, 8, 16, SOCF_LE|SOCF_RO },
    { P1_B_COUNTf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_MC_CACHE_DEBUGr_fields[] = {
    { P0_A_HWMf, 6, 0, SOCF_LE },
    { P0_A_OFLOWf, 1, 7, 0 },
    { P0_A_UFLOWf, 1, 6, 0 },
    { P0_B_HWMf, 6, 8, SOCF_LE },
    { P0_B_OFLOWf, 1, 15, 0 },
    { P0_B_UFLOWf, 1, 14, 0 },
    { P1_A_HWMf, 6, 16, SOCF_LE },
    { P1_A_OFLOWf, 1, 23, 0 },
    { P1_A_UFLOWf, 1, 22, 0 },
    { P1_B_HWMf, 6, 24, SOCF_LE },
    { P1_B_OFLOWf, 1, 31, 0 },
    { P1_B_UFLOWf, 1, 30, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_MC_CFG0r_fields[] = {
    { IPMC_IND_MODEf, 1, 8, 0 },
    { MCQE_FULL_THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_MC_CFG1r_fields[] = {
    { IS_MC_T2OQ_PORT0f, 16, 0, SOCF_LE },
    { IS_MC_T2OQ_PORT1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_MC_CFG2r_fields[] = {
    { EPRG_KILL_TIMEOUTf, 10, 0, SOCF_LE },
    { EPRG_KILL_TIMEOUT_ENf, 1, 10, 0 }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_TOQ_MEM_DEBUGr_fields[] = {
    { RQE_FIFO_THRESHOLDf, 7, 19, SOCF_LE },
    { TOQ_STATE_LOWER_127_64_DCMf, 1, 18, 0 },
    { TOQ_STATE_LOWER_63_0_DCMf, 1, 17, 0 },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE },
    { TOQ_STATE_UPPER_127_64_DCMf, 1, 16, 0 },
    { TOQ_STATE_UPPER_63_0_DCMf, 1, 15, 0 },
    { VLAN_TBL_TMf, 5, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG1r_fields[] = {
    { PORT_STATE_TMf, 10, 0, SOCF_LE },
    { REPL_GRP_TM0f, 5, 20, SOCF_LE },
    { REPL_GRP_TM1f, 5, 25, SOCF_LE },
    { RQE_FIFO_TMf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG2r_fields[] = {
    { REPL_LIST_TMf, 10, 10, SOCF_LE },
    { REPL_MAP_TMf, 5, 20, SOCF_LE },
    { REPL_STATE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG3r_fields[] = {
    { EOPE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG_BCM56440_B0r_fields[] = {
    { IPMC_TBL_TBL_TMf, 5, 26, SOCF_LE },
    { RQE_FIFO_THRESHOLDf, 7, 19, SOCF_LE },
    { TOQ_STATE_LOWER_127_64_DCMf, 1, 18, 0 },
    { TOQ_STATE_LOWER_63_0_DCMf, 1, 17, 0 },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE },
    { TOQ_STATE_UPPER_127_64_DCMf, 1, 16, 0 },
    { TOQ_STATE_UPPER_63_0_DCMf, 1, 15, 0 },
    { VLAN_TBL_TMf, 5, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_MEM_DEBUG_BCM56450_A0r_fields[] = {
    { QPACK_MODE_TMf, 5, 25, SOCF_LE },
    { REPL_HEAD_TMf, 5, 10, SOCF_LE },
    { RQE_FIFO_THRESHOLDf, 10, 15, SOCF_LE },
    { TOQ_STATE_TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTRr_fields[] = {
    { PH1ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_PKTHDR1ERRPTR_BCM56334_A0r_fields[] = {
    { PH1ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRINTRr_fields[] = {
    { PLEERRf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTRr_fields[] = {
    { PLERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56334_A0r_fields[] = {
    { PLERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56640_A0r_fields[] = {
    { PKTERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PKTLINKERRPTR_BCM56840_A0r_fields[] = {
    { PKTERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_ACTIVATE_PIPE0r_fields[] = {
    { PORT_ACTIVATE_PIPE0f, 33, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_ACTIVATE_PIPE1r_fields[] = {
    { PORT_ACTIVATE_PIPE1f, 32, 1, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_PORT_BW_CTRLr_fields[] = {
    { PORT_BWf, 10, 0, SOCF_LE },
    { START_THRESHOLDf, 7, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_PORT_BW_CTRL_BCM56450_A0r_fields[] = {
    { PORT_BWf, 10, 0, SOCF_LE },
    { START_THRESHOLDf, 7, 10, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_NOTEMPTY_PIPE0r_fields[] = {
    { PORT_NOT_EMPTY_PIPE0f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_NOTEMPTY_PIPE1r_fields[] = {
    { PORT_NOT_EMPTY_PIPE1f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PORT_STATUSr_fields[] = {
    { PORT_QSTATf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PORT_STATUS_MASKr_fields[] = {
    { PORT_QSTAT_MASKf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_STATUS_PIPE0r_fields[] = {
    { PORT_INACT_STATUS_PIPE0f, 33, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_PORT_STATUS_PIPE1r_fields[] = {
    { PORT_INACT_STATUS_PIPE1f, 32, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_CFGr_fields[] = {
    { SEL_COSf, 4, 0, SOCF_LE },
    { SEL_PORTf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_STATUS0r_fields[] = {
    { EOPf, 1, 17, SOCF_RO },
    { RD_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_PTR_SEL_STATUS1r_fields[] = {
    { WR_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QEN_ACCOUNT_CFGr_fields[] = {
    { QEN_ACCOUNT_ENf, 1, 16, 0 },
    { THRESHOLD_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TOQ_QEN_ACCOUNT_CFG_BCM56450_A0r_fields[] = {
    { QEN_ACCOUNT_ENf, 1, 16, 0 },
    { THRESHOLD_OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_QUEUESTATr_fields[] = {
    { QUEUESTATf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_QUEUESTAT_64r_fields[] = {
    { QUEUESTATf, 49, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_QUEUESTAT_64_BCM56634_A0r_fields[] = {
    { QUEUESTATf, 48, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_0r_fields[] = {
    { COSQUEUESTATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_1r_fields[] = {
    { PGQUEUESTATf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOQ_QUEUESTAT_CPU_PORT_0_BCM88732_A0r_fields[] = {
    { COSQUEUESTATf, 10, 0, SOCF_LE|SOCF_RO },
    { PGQUEUESTATf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH0r_fields[] = {
    { Q_FLUSH_ACTIVEf, 1, 29, SOCF_RWBW },
    { Q_FLUSH_EXTERNALf, 1, 28, 0 },
    { Q_FLUSH_ID0f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID1f, 12, 12, SOCF_LE },
    { Q_FLUSH_NUMf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH1r_fields[] = {
    { Q_FLUSH_ID2f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID3f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH2r_fields[] = {
    { Q_FLUSH_ID4f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID5f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TOQ_QUEUE_FLUSH3r_fields[] = {
    { Q_FLUSH_ID6f, 12, 0, SOCF_LE },
    { Q_FLUSH_ID7f, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_RDEFIFOERRPTRr_fields[] = {
    { PLERRORPOINTERf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_RDE_THRESHOLDr_fields[] = {
    { SETf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOQ_SPAREr_fields[] = {
    { SPAREf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_STATUSr_fields[] = {
    { FORCE_INIT_DONEf, 1, 1, SOCF_RES },
    { INIT_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_UCQDBERRPTRr_fields[] = {
    { UCQDBERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_UCQRPERRPTRr_fields[] = {
    { UCQRPERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOQ_UCQWPERRPTRr_fields[] = {
    { UCQWPERRORPOINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_UC_CACHE_COUNT_DEBUGr_fields[] = {
    { P0_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { P1_COUNTf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TOQ_UC_CACHE_DEBUGr_fields[] = {
    { P0_HWMf, 5, 0, SOCF_LE },
    { P0_OFLOWf, 1, 6, 0 },
    { P0_UFLOWf, 1, 5, 0 },
    { P1_HWMf, 5, 7, SOCF_LE },
    { P1_OFLOWf, 1, 13, 0 },
    { P1_UFLOWf, 1, 12, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOQ_WAMULINKERRPTRr_fields[] = {
    { CPQERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TOQ_WLP_THROTTLEr_fields[] = {
    { RESETf, 14, 14, SOCF_LE },
    { SETf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALAVAILABLEDESCRIPTORCOUNTERr_fields[] = {
    { TOTALAVAILDESCf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCELLSCOUNTERr_fields[] = {
    { TOTALCELLSCOUNTERf, 31, 0, SOCF_LE },
    { TOTALCELLSCOUNTEROVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCPPKTSTH_0r_fields[] = {
    { TOTALCPNPKTSTHf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCPPKTSTH_4r_fields[] = {
    { TOTALCPNPKTSTHf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCPUUSEDPACKETSr_fields[] = {
    { TOTALCPUCPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCPWRDSTH_0r_fields[] = {
    { TOTALCPNWRDSTHf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALCPWRDSTH_4r_fields[] = {
    { TOTALCPNWRDSTHf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALDISCARDEDPACKETCOUNTERr_fields[] = {
    { TOTDSCRDPKTCNTf, 31, 0, SOCF_LE },
    { TOTDSCRDPKTCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLLIMITr_fields[] = {
    { TOTALDYNCELLLIMITf, 14, 0, SOCF_LE },
    { TOTALDYNCELLRESETLIMITSELf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56314_A0r_fields[] = {
    { TOTALDYNCELLLIMITf, 13, 0, SOCF_LE },
    { TOTALDYNCELLRESETLIMITf, 13, 13, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLLIMIT_BCM56514_A0r_fields[] = {
    { SETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMITr_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLRESETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLRESETLIMIT_BCM56514_A0r_fields[] = {
    { RESETLIMITf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMITr_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM53314_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLSETLIMIT_BCM56224_A0r_fields[] = {
    { TOTALDYNCELLSETLIMITf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TOTALDYNCELLUSEDr_fields[] = {
    { TOTALDYNCELLUSEDf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM53400_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56150_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56218_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56314_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_TOTALDYNCELLUSED_BCM56514_A0r_fields[] = {
    { TOTALDYNCELLUSEDf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL0USEDPACKETSr_fields[] = {
    { TOTALNIFACH0CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL10USEDPACKETSr_fields[] = {
    { TOTALNIFBCH2CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL11USEDPACKETSr_fields[] = {
    { TOTALNIFBCH3CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL12USEDPACKETSr_fields[] = {
    { TOTALNIFBCH4CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL13USEDPACKETSr_fields[] = {
    { TOTALNIFBCH5CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL14USEDPACKETSr_fields[] = {
    { TOTALNIFBCH6CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL15USEDPACKETSr_fields[] = {
    { TOTALNIFBCH7CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL1USEDPACKETSr_fields[] = {
    { TOTALNIFACH1CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL2USEDPACKETSr_fields[] = {
    { TOTALNIFACH2CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL3USEDPACKETSr_fields[] = {
    { TOTALNIFACH3CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL4USEDPACKETSr_fields[] = {
    { TOTALNIFACH4CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL5USEDPACKETSr_fields[] = {
    { TOTALNIFACH5CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL6USEDPACKETSr_fields[] = {
    { TOTALNIFACH6CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL7USEDPACKETSr_fields[] = {
    { TOTALNIFACH7CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL8USEDPACKETSr_fields[] = {
    { TOTALNIFBCH0CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALMAL9USEDPACKETSr_fields[] = {
    { TOTALNIFBCH1CPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALRECYCLINGUSEDPACKETSr_fields[] = {
    { TOTALRCYCPPKTSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALSCHEDULEDUSEDBUFFERSr_fields[] = {
    { TOTALSCHBUFSf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALSCHEDULEDUSEDDESCRIPTORCOUNTERr_fields[] = {
    { TOTALSCHDESCf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALSCHEDULEDUSEDWORDSr_fields[] = {
    { TOTALSCHWRDSf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUNSCHEDULEDUSEDBUFFERSr_fields[] = {
    { TOTALUSCBUFSf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUNSCHEDULEDUSEDDESCRIPTORCOUNTERr_fields[] = {
    { TOTALUSCDESCf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUNSCHEDULEDUSEDWORDSr_fields[] = {
    { TOTALUSCWRDSf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUSEDDESCRIPTORCOUNTERr_fields[] = {
    { TOTALDESCf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUSEDMULTICASTHIGHDESCRIPTORCOUNTERr_fields[] = {
    { TOTALDESCMCHf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUSEDMULTICASTLOWDESCRIPTORCOUNTERr_fields[] = {
    { TOTALDESCMCLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUSEDUNICASTHIGHDESCRIPTORCOUNTERr_fields[] = {
    { TOTALDESCUCHf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTALUSEDUNICASTLOWDESCRIPTORCOUNTERr_fields[] = {
    { TOTALDESCUCLf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNTr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_BCM88732_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELLr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r_fields[] = {
    { TOTAL_BUFFER_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_BUFFER_COUNT_PACKETr_fields[] = {
    { TOTAL_BUFFER_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_LIMIT_STATEr_fields[] = {
    { TOTAL_LIMIT_STATEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_AVAIL_THRESHr_fields[] = {
    { TOTAL_SHARED_AVAIL_THRESHf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNTr_fields[] = {
    { TOTAL_SHARED_COUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_BCM88732_A0r_fields[] = {
    { TOTAL_SHARED_COUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_CELLr_fields[] = {
    { TOTAL_SHARED_COUNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_SHARED_COUNT_PACKETr_fields[] = {
    { TOTAL_SHARED_COUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMITr_fields[] = {
    { TOTAL_SHARED_LIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_BCM88732_A0r_fields[] = {
    { TOTAL_SHARED_LIMITf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_CELLr_fields[] = {
    { TOTAL_SHARED_LIMITf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_TOTAL_SHARED_LIMIT_PACKETr_fields[] = {
    { TOTAL_SHARED_LIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TOTDSCRDBYTECOUNTERr_fields[] = {
    { TOTDSCRDBYTECNTf, 31, 0, SOCF_LE },
    { TOTDSCRDBYTECNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TPCEr_fields[] = {
    { COUNTf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TPCE_BCM56450_A0r_fields[] = {
    { COUNTf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPCHSTr_fields[] = {
    { BATM_VLNf, 16, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPECFGr_fields[] = {
    { BATM_RSVDf, 14, 0, SOCF_LE|SOCF_RES },
    { BATM_RTSMf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPIDPROFILEMACINMACr_fields[] = {
    { TPIDPROFILEMACINMACf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPIDPROFILESYSTEMr_fields[] = {
    { TPIDPROFILESYSTEMf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPID_CONFIGURATION_REGISTER_0r_fields[] = {
    { TPID0f, 16, 0, SOCF_LE },
    { TPID1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPID_CONFIGURATION_REGISTER_1r_fields[] = {
    { TPID2f, 16, 0, SOCF_LE },
    { TPID3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPID_CONFIGURATION_REGISTER_2r_fields[] = {
    { ITAG_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TPID_PROFILE_CONFIGURATION_REGISTERr_fields[] = {
    { TPID_PROFILE_INNER_INDEX0f, 8, 16, SOCF_LE },
    { TPID_PROFILE_INNER_INDEX1f, 8, 24, SOCF_LE },
    { TPID_PROFILE_OUTER_INDEX0f, 8, 0, SOCF_LE },
    { TPID_PROFILE_OUTER_INDEX1f, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TPPCFGr_fields[] = {
    { BATM_RSVDf, 12, 0, SOCF_LE|SOCF_RES },
    { BATM_TSR125f, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_CAM_BIST_CONTROLr_fields[] = {
    { BIST_DBG_COMPARE_ENf, 1, 4, SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 5, SOCF_RES },
    { BIST_ENf, 1, 2, SOCF_RES },
    { BIST_MODEf, 2, 0, SOCF_LE|SOCF_RES },
    { DEBUG_ENf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_CAM_BIST_STATUSr_fields[] = {
    { BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG0r_fields[] = {
    { ADS_DISABLE_ECCf, 1, 3, 0 },
    { ADS_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BRR0_DISABLE_ECCf, 1, 6, 0 },
    { BRR0_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BRR1_DISABLE_ECCf, 1, 9, 0 },
    { BRR1_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BRR2_DISABLE_ECCf, 1, 12, 0 },
    { BRR2_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BRR3_DISABLE_ECCf, 1, 15, 0 },
    { BRR3_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BRR4_DISABLE_ECCf, 1, 18, 0 },
    { BRR4_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BRR5_DISABLE_ECCf, 1, 21, 0 },
    { BRR5_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { TDM_DISABLE_ECCf, 1, 0, 0 },
    { TDM_ECC_CORRUPTf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG1r_fields[] = {
    { BBX0_DISABLE_ECCf, 1, 0, 0 },
    { BBX0_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX1_DISABLE_ECCf, 1, 3, 0 },
    { BBX1_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX2_DISABLE_ECCf, 1, 6, 0 },
    { BBX2_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX3_DISABLE_ECCf, 1, 9, 0 },
    { BBX3_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BBX4_DISABLE_ECCf, 1, 12, 0 },
    { BBX4_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BBX5_DISABLE_ECCf, 1, 15, 0 },
    { BBX5_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BBX6_DISABLE_ECCf, 1, 18, 0 },
    { BBX6_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BBX7_DISABLE_ECCf, 1, 21, 0 },
    { BBX7_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { BBX8_DISABLE_ECCf, 1, 24, 0 },
    { BBX8_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { BBX9_DISABLE_ECCf, 1, 27, 0 },
    { BBX9_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG2r_fields[] = {
    { BBX10_DISABLE_ECCf, 1, 0, 0 },
    { BBX10_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX11_DISABLE_ECCf, 1, 3, 0 },
    { BBX11_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX12_DISABLE_ECCf, 1, 6, 0 },
    { BBX12_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX13_DISABLE_ECCf, 1, 9, 0 },
    { BBX13_ECC_CORRUPTf, 2, 10, SOCF_LE },
    { BBX14_DISABLE_ECCf, 1, 12, 0 },
    { BBX14_ECC_CORRUPTf, 2, 13, SOCF_LE },
    { BBX15_DISABLE_ECCf, 1, 15, 0 },
    { BBX15_ECC_CORRUPTf, 2, 16, SOCF_LE },
    { BBX16_DISABLE_ECCf, 1, 18, 0 },
    { BBX16_ECC_CORRUPTf, 2, 19, SOCF_LE },
    { BBX17_DISABLE_ECCf, 1, 21, 0 },
    { BBX17_ECC_CORRUPTf, 2, 22, SOCF_LE },
    { BBX18_DISABLE_ECCf, 1, 24, 0 },
    { BBX18_ECC_CORRUPTf, 2, 25, SOCF_LE },
    { BBX19_DISABLE_ECCf, 1, 27, 0 },
    { BBX19_ECC_CORRUPTf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_DEBUG3r_fields[] = {
    { BBX20_DISABLE_ECCf, 1, 0, 0 },
    { BBX20_ECC_CORRUPTf, 2, 1, SOCF_LE },
    { BBX21_DISABLE_ECCf, 1, 3, 0 },
    { BBX21_ECC_CORRUPTf, 2, 4, SOCF_LE },
    { BBX22_DISABLE_ECCf, 1, 6, 0 },
    { BBX22_ECC_CORRUPTf, 2, 7, SOCF_LE },
    { BBX23_DISABLE_ECCf, 1, 9, 0 },
    { BBX23_ECC_CORRUPTf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_ERRORr_fields[] = {
    { ADS_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { ADS_UNCORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { BBX_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { BBX_UNCORRECTABLE_ERRORf, 1, 6, SOCF_W1TC },
    { BRR_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { BRR_UNCORRECTABLE_ERRORf, 1, 4, SOCF_W1TC },
    { TDM_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { TDM_UNCORRECTABLE_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_ERROR_MASKr_fields[] = {
    { ADS_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { ADS_UNCORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { BBX_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { BBX_UNCORRECTABLE_ERROR_DISINTf, 1, 6, 0 },
    { BRR_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { BRR_UNCORRECTABLE_ERROR_DISINTf, 1, 4, 0 },
    { TDM_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { TDM_UNCORRECTABLE_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_STATUS0r_fields[] = {
    { ADS_ECC_ERROR_ADDRESSf, 12, 15, SOCF_LE|SOCF_RWBW },
    { TDM_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_ECC_STATUS1r_fields[] = {
    { BBX_ECC_ERROR_ADDRESSf, 15, 16, SOCF_LE|SOCF_RWBW },
    { BRR_ECC_ERROR_ADDRESSf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_CONFIGr_fields[] = {
    { MEM_INITf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUGr_fields[] = {
    { BLKSEL_ENf, 1, 1, SOCF_RES },
    { DEBUG_ENBf, 1, 0, SOCF_RES },
    { TCAM_ENCODER_DISABLEf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE0r_fields[] = {
    { BUCKETf, 12, 16, SOCF_LE|SOCF_RWBW },
    { TCAM_MATCHf, 1, 12, SOCF_RWBW },
    { TCAM_RESULTf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE1r_fields[] = {
    { SINDEXf, 9, 8, SOCF_LE|SOCF_RWBW },
    { SLWILDf, 1, 17, SOCF_RWBW },
    { SRELEVANCEf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE2r_fields[] = {
    { SDATAf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_DEBUG_VALUE3r_fields[] = {
    { SDATAf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_EVENTr_fields[] = {
    { CMD_SEGMENT_ERRORf, 1, 1, SOCF_W1TC },
    { MEM_INIT_DONEf, 1, 0, SOCF_W1TC },
    { SEARCH_SEGMENT_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_EVENT_MASKr_fields[] = {
    { CMD_SEGMENT_ERROR_DISINTf, 1, 1, 0 },
    { MEM_INIT_DONE_DISINTf, 1, 0, 0 },
    { SEARCH_SEGMENT_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_GLOBAL_STATUSr_fields[] = {
    { CMD_SEGMENT_ERROR_NUMBERf, 3, 0, SOCF_LE|SOCF_RWBW },
    { CMD_SEGMENT_ERROR_OFFSETf, 12, 3, SOCF_LE|SOCF_RWBW },
    { SEARCH_SEGMENT_ERROR_NUMBERf, 3, 16, SOCF_LE|SOCF_RWBW },
    { SEARCH_SEGMENT_ERROR_OFFSETf, 12, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG0_Sr_fields[] = {
    { BASEf, 8, 0, SOCF_LE },
    { GLOBALf, 5, 24, SOCF_LE },
    { KEY_SIZEf, 8, 16, SOCF_LE },
    { LIMITf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG1_Sr_fields[] = {
    { CTRLf, 2, 16, SOCF_LE },
    { FORMATf, 2, 24, SOCF_LE },
    { MAX_PREFIXES_PER_BASE_UNITf, 4, 28, SOCF_LE },
    { PREFIXES_PER_BUCKETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_SEGMENT_CONFIG2_Sr_fields[] = {
    { GLOBAL_BASE_POINTERf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_DEBUG0r_fields[] = {
    { TCAM_SCAN_CORRECTf, 1, 1, 0 },
    { TCAM_SCAN_DEC_INVALIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_ERRORr_fields[] = {
    { TCAM_ENTRY_CORRECTEDf, 1, 1, SOCF_W1TC },
    { TCAM_ENTRY_INVALIDATEDf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_ERROR_MASKr_fields[] = {
    { TCAM_ENTRY_CORRECTED_DISINTf, 1, 1, 0 },
    { TCAM_ENTRY_INVALIDATED_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TCAM_SCAN_STATUSr_fields[] = {
    { TCAM_CORRECTED_OFFSETf, 12, 16, SOCF_LE|SOCF_RWBW },
    { TCAM_CORRECTED_SEGMENTf, 3, 28, SOCF_LE|SOCF_RWBW },
    { TCAM_INVALIDATED_OFFSETf, 12, 0, SOCF_LE|SOCF_RWBW },
    { TCAM_INVALIDATED_SEGMENTf, 3, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TEST_MODE_CONFIG0r_fields[] = {
    { ADS_TMf, 5, 5, SOCF_LE },
    { BBX_TMf, 5, 15, SOCF_LE },
    { BRR_TMf, 5, 10, SOCF_LE },
    { TDM_TMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TEST_MODE_CONFIG1r_fields[] = {
    { TCAM_TMf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_CAPT_0r_fields[] = {
    { SKEYIf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_CAPT_4r_fields[] = {
    { SKEYIf, 16, 0, SOCF_LE|SOCF_RWBW },
    { SREQf, 1, 24, SOCF_RWBW },
    { SSEGMENTf, 3, 16, SOCF_LE|SOCF_RWBW },
    { STAGIf, 5, 19, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields[] = {
    { SKEYI_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_MASK4r_fields[] = {
    { SKEYI_MASKf, 16, 0, SOCF_LE },
    { SREQ_MASKf, 1, 24, 0 },
    { SSEGMENT_MASKf, 3, 16, SOCF_LE },
    { STAGI_MASKf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields[] = {
    { SKEYIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_INPUT_FIELD_VALUE4r_fields[] = {
    { SKEYIf, 16, 0, SOCF_LE },
    { SREQf, 1, 24, 0 },
    { SSEGMENTf, 3, 16, SOCF_LE },
    { STAGIf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields[] = {
    { SKEYOf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_CAPT_4r_fields[] = {
    { SERRf, 1, 29, SOCF_RWBW },
    { SKEYOf, 16, 0, SOCF_LE|SOCF_RWBW },
    { SKEYO_LENf, 8, 16, SOCF_LE|SOCF_RWBW },
    { SRDYf, 1, 30, SOCF_RWBW },
    { STAGOf, 5, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields[] = {
    { SKEYO_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK4r_fields[] = {
    { SERR_MASKf, 1, 29, 0 },
    { SKEYO_LEN_MASKf, 8, 16, SOCF_LE },
    { SKEYO_MASKf, 16, 0, SOCF_LE },
    { SRDY_MASKf, 1, 30, 0 },
    { STAGO_MASKf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK5r_fields[] = {
    { SDATA_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_MASK6r_fields[] = {
    { SDATA_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields[] = {
    { SKEYOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE4r_fields[] = {
    { SERRf, 1, 29, 0 },
    { SKEYOf, 16, 0, SOCF_LE },
    { SKEYO_LENf, 8, 16, SOCF_LE },
    { SRDYf, 1, 30, 0 },
    { STAGOf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE5r_fields[] = {
    { SDATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE6r_fields[] = {
    { SDATAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_0r_fields[] = {
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { IDLEf, 1, 29, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { PLANEf, 1, 28, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_1r_fields[] = {
    { QUEUEDEPTHf, 28, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_CAPT_2r_fields[] = {
    { DEQD_ADJ_BYTESf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK0_FIELDr_fields[] = {
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { IDLE_MASKf, 1, 29, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { PLANE_MASKf, 1, 28, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK1_FIELDr_fields[] = {
    { QUEUEDEPTH_MASKf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_MASK2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE0_FIELDr_fields[] = {
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { IDLE_VALUEf, 1, 29, 0 },
    { MOLE_VALUEf, 1, 16, 0 },
    { PLANE_VALUEf, 1, 28, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE1_FIELDr_fields[] = {
    { QUEUEDEPTH_VALUEf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQDONE_VALUE2_FIELDr_fields[] = {
    { DEQD_ADJ_BYTES_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_0r_fields[] = {
    { EOP_DETECTEDf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW },
    { RDPTR_OFFSETf, 10, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_CAPT_1r_fields[] = {
    { BUFF_RLS_CNTf, 6, 21, SOCF_LE|SOCF_RWBW },
    { FLUSHf, 1, 27, SOCF_RWBW },
    { HEAD_PKT_LENf, 10, 10, SOCF_LE|SOCF_RWBW },
    { HEAD_PKT_LEN_VLDf, 1, 20, SOCF_RWBW },
    { PARTIAL_PKT_LINESf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_MASK_FIELDr_fields[] = {
    { FLUSH_MASKf, 1, 17, 0 },
    { IDLE_MASKf, 1, 24, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE },
    { RLSCNT_MASKf, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQD_VALUE_FIELDr_fields[] = {
    { FLUSH_VALUEf, 1, 17, 0 },
    { IDLE_VALUEf, 1, 24, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE },
    { RLSCNT_VALUEf, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQR_MASK_FIELDr_fields[] = {
    { FIRST_MASKf, 1, 18, 0 },
    { IDLE_MASKf, 1, 17, 0 },
    { LAST_MASKf, 1, 19, 0 },
    { PLANE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_DEQR_VALUE_FIELDr_fields[] = {
    { FIRST_VALUEf, 1, 18, 0 },
    { IDLE_VALUEf, 1, 17, 0 },
    { LAST_VALUEf, 1, 19, 0 },
    { PLANE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_CAPT_0r_fields[] = {
    { CELL_ERRORf, 1, 16, SOCF_RO },
    { CHANGE_ECNf, 1, 17, SOCF_RO },
    { CNGf, 2, 20, SOCF_LE|SOCF_RO },
    { COSf, 4, 12, SOCF_LE|SOCF_RO },
    { DST_PORT_NUMf, 5, 7, SOCF_LE|SOCF_RO },
    { ECNf, 2, 18, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { MIN_BWf, 1, 23, SOCF_RO },
    { PKT_AGEDf, 1, 22, SOCF_RO },
    { SRC_HIGIGf, 1, 24, SOCF_RO },
    { SRC_PORT_NUMf, 5, 2, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_CAPT_1r_fields[] = {
    { CFAP_PTRf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_MASK_FIELDr_fields[] = {
    { CELL_ERROR_MASKf, 1, 16, 0 },
    { CHANGE_ECN_MASKf, 1, 17, 0 },
    { CNG_MASKf, 2, 20, SOCF_LE },
    { COS_MASKf, 4, 12, SOCF_LE },
    { DST_PORT_NUM_MASKf, 5, 7, SOCF_LE },
    { ECN_MASKf, 2, 18, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { MIN_BW_MASKf, 1, 23, 0 },
    { PKT_AGED_MASKf, 1, 22, 0 },
    { SRC_HIGIG_MASKf, 1, 24, 0 },
    { SRC_PORT_NUM_MASKf, 5, 2, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_DEQ_VALUE_FIELDr_fields[] = {
    { CELL_ERROR_VALUEf, 1, 16, 0 },
    { CHANGE_ECN_VALUEf, 1, 17, 0 },
    { CNG_VALUEf, 2, 20, SOCF_LE },
    { COS_VALUEf, 4, 12, SOCF_LE },
    { DST_PORT_NUM_VALUEf, 5, 7, SOCF_LE },
    { ECN_VALUEf, 2, 18, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { MIN_BW_VALUEf, 1, 23, 0 },
    { PKT_AGED_VALUEf, 1, 22, 0 },
    { SRC_HIGIG_VALUEf, 1, 24, 0 },
    { SRC_PORT_NUM_VALUEf, 5, 2, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_CAPT_0r_fields[] = {
    { HEADPKTLENf, 10, 18, SOCF_LE|SOCF_RWBW },
    { HEADPKTLEN_VALIDf, 1, 17, SOCF_RWBW },
    { MOLEf, 1, 16, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_MASK0_FIELDr_fields[] = {
    { HEADPKTLEN_MASKf, 10, 18, SOCF_LE },
    { HEADPKTLEN_VALID_MASKf, 1, 17, 0 },
    { MOLE_MASKf, 1, 16, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQDONE_VALUE0_FIELDr_fields[] = {
    { HEADPKTLEN_VALID_VALUEf, 1, 17, 0 },
    { HEADPKTLEN_VALUEf, 10, 18, SOCF_LE },
    { MOLE_VALUEf, 1, 16, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQD_MASK_FIELDr_fields[] = {
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQD_VALUE_FIELDr_fields[] = {
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQR_MASK_FIELDr_fields[] = {
    { DP_MASKf, 2, 16, SOCF_LE },
    { IFID_MASKf, 3, 18, SOCF_LE },
    { MC_MASKf, 1, 21, 0 },
    { QUEUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_ENQR_VALUE_FIELDr_fields[] = {
    { DP_VALUEf, 2, 16, SOCF_LE },
    { IFID_VALUEf, 3, 18, SOCF_LE },
    { MC_VALUEf, 1, 21, 0 },
    { QUEUE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_CAPT_0r_fields[] = {
    { CHANGE_ECNf, 1, 17, SOCF_RO },
    { CNGf, 2, 20, SOCF_LE|SOCF_RO },
    { COSf, 4, 12, SOCF_LE|SOCF_RO },
    { DISCARDf, 1, 16, SOCF_RO },
    { DST_PORT_NUMf, 5, 7, SOCF_LE|SOCF_RO },
    { ECNf, 2, 18, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { INPUT_PRIORITYf, 4, 22, SOCF_LE|SOCF_RO },
    { SRC_HIGIGf, 1, 26, SOCF_RO },
    { SRC_PORT_NUMf, 5, 2, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_CAPT_1r_fields[] = {
    { CFAP_PTRf, 17, 0, SOCF_LE|SOCF_RO },
    { CFAP_PTR_VLDf, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_MASK_FIELDr_fields[] = {
    { CHANGE_ECN_MASKf, 1, 17, 0 },
    { CNG_MASKf, 2, 20, SOCF_LE },
    { COS_MASKf, 4, 12, SOCF_LE },
    { DISCARD_MASKf, 1, 16, 0 },
    { DST_PORT_NUM_MASKf, 5, 7, SOCF_LE },
    { ECN_MASKf, 2, 18, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { INPUT_PRIORITY_MASKf, 4, 22, SOCF_LE },
    { SRC_HIGIG_MASKf, 1, 26, 0 },
    { SRC_PORT_NUM_MASKf, 5, 2, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TRACE_IF_ENQ_VALUE_FIELDr_fields[] = {
    { CHANGE_ECN_VALUEf, 1, 17, 0 },
    { CNG_VALUEf, 2, 20, SOCF_LE },
    { COS_VALUEf, 4, 12, SOCF_LE },
    { DISCARD_VALUEf, 1, 16, 0 },
    { DST_PORT_NUM_VALUEf, 5, 7, SOCF_LE },
    { ECN_VALUEf, 2, 18, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { INPUT_PRIORITY_VALUEf, 4, 22, SOCF_LE },
    { SRC_HIGIG_VALUEf, 1, 26, 0 },
    { SRC_PORT_NUM_VALUEf, 5, 2, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r_fields[] = {
    { IDLEf, 1, 14, SOCF_RWBW },
    { MCf, 1, 13, SOCF_RWBW },
    { NXTPRIf, 4, 20, SOCF_LE|SOCF_RWBW },
    { PRIf, 4, 16, SOCF_LE|SOCF_RWBW },
    { SOEf, 1, 15, SOCF_RWBW },
    { SOTf, 1, 12, SOCF_RWBW },
    { SYSPORTf, 12, 0, SOCF_LE|SOCF_RWBW },
    { XCONFIGf, 8, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r_fields[] = {
    { NXTMAXPRIf, 1, 8, SOCF_RWBW },
    { PLANEf, 1, 7, SOCF_RWBW },
    { TSTAGf, 7, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r_fields[] = {
    { LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r_fields[] = {
    { REMAP_LINKENf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { IDLE_MASKf, 1, 14, 0 },
    { MC_MASKf, 1, 13, 0 },
    { NXTPRI_MASKf, 4, 20, SOCF_LE },
    { PRI_MASKf, 4, 16, SOCF_LE },
    { SOE_MASKf, 1, 15, 0 },
    { SOT_MASKf, 1, 12, 0 },
    { SYSPORT_MASKf, 12, 0, SOCF_LE },
    { XCONFIG_MASKf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr_fields[] = {
    { NXTMAXPRI_MASKf, 1, 8, 0 },
    { PLANE_MASKf, 1, 7, 0 },
    { TSTAG_MASKf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr_fields[] = {
    { LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr_fields[] = {
    { REMAP_LINKEN_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { IDLE_VALUEf, 1, 14, 0 },
    { MC_VALUEf, 1, 13, 0 },
    { NXTPRI_VALUEf, 4, 20, SOCF_LE },
    { PRI_VALUEf, 4, 16, SOCF_LE },
    { SOE_VALUEf, 1, 15, 0 },
    { SOT_VALUEf, 1, 12, 0 },
    { SYSPORT_VALUEf, 12, 0, SOCF_LE },
    { XCONFIG_VALUEf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr_fields[] = {
    { NXTMAXPRI_VALUEf, 1, 8, 0 },
    { PLANE_VALUEf, 1, 7, 0 },
    { TSTAG_VALUEf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr_fields[] = {
    { LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr_fields[] = {
    { REMAP_LINKEN_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r_fields[] = {
    { LEAF_FIELDf, 16, 0, SOCF_LE|SOCF_RWBW },
    { MC_FIELDf, 1, 28, SOCF_RWBW },
    { NULL_FIELDf, 1, 29, SOCF_RWBW },
    { SYSPORT_FIELDf, 12, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr_fields[] = {
    { LEAF_MASKf, 16, 0, SOCF_LE },
    { MC_MASKf, 1, 28, 0 },
    { NULL_MASKf, 1, 29, 0 },
    { SYSPORT_MASKf, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr_fields[] = {
    { LEAF_VALUEf, 16, 0, SOCF_LE },
    { MC_VALUEf, 1, 28, 0 },
    { NULL_VALUEf, 1, 29, 0 },
    { SYSPORT_VALUEf, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_CAPT_0r_fields[] = {
    { QUEUEf, 15, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr_fields[] = {
    { QUEUE_MASKf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr_fields[] = {
    { QUEUE_VALUEf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_QS_DEQR_CAPTr_fields[] = {
    { FIRSTf, 1, 28, SOCF_RWBW },
    { IDLEf, 1, 27, SOCF_RWBW },
    { LASTf, 1, 29, SOCF_RWBW },
    { PLANEf, 1, 26, SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW },
    { TS_BURST_SIZEf, 10, 16, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_0r_fields[] = {
    { PKTLENf, 10, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQD_CAPT_1r_fields[] = {
    { NUM_BUFFSf, 18, 0, SOCF_LE|SOCF_RWBW },
    { TAIL_LLA_OFFSETf, 10, 18, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_0r_fields[] = {
    { DPf, 2, 30, SOCF_LE|SOCF_RWBW },
    { PKTLENf, 14, 16, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_RB_ENQR_CAPT_1r_fields[] = {
    { ECNf, 1, 25, SOCF_RWBW },
    { ECN_ENf, 1, 26, SOCF_RWBW },
    { IF_IDf, 3, 20, SOCF_LE|SOCF_RWBW },
    { LEN_ADJf, 4, 28, SOCF_LE|SOCF_RWBW },
    { MCf, 1, 24, SOCF_RWBW },
    { OVWR_DSTf, 1, 27, SOCF_RWBW },
    { RXTYPEf, 4, 16, SOCF_LE|SOCF_RWBW },
    { STATS_LABELf, 16, 0, SOCF_LE|SOCF_RWBW },
    { TESTf, 1, 23, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r_fields[] = {
    { QUEUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r_fields[] = {
    { RATEf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr_fields[] = {
    { RATE_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr_fields[] = {
    { RATE_VALUEf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_0r_fields[] = {
    { ECN0f, 1, 10, SOCF_RWBW },
    { ECN1f, 1, 22, SOCF_RWBW },
    { MAX0f, 1, 11, SOCF_RWBW },
    { MAX1f, 1, 23, SOCF_RWBW },
    { PDROP0f, 10, 0, SOCF_LE|SOCF_RWBW },
    { PDROP1f, 10, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_SCPB_CAPT_1r_fields[] = {
    { ECN2f, 1, 10, SOCF_RWBW },
    { MAX2f, 1, 11, SOCF_RWBW },
    { PDROP2f, 10, 0, SOCF_LE|SOCF_RWBW },
    { QUEUEf, 16, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_STATUSr_fields[] = {
    { DEQR_STATUSf, 1, 1, SOCF_W1TC },
    { ENQR_STATUSf, 1, 0, SOCF_W1TC },
    { SCPB_STATUSf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TRACE_IF_STATUS_MASKr_fields[] = {
    { DEQR_STATUS_DISINTf, 1, 1, 0 },
    { ENQR_STATUS_DISINTf, 1, 0, 0 },
    { SCPB_STATUS_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAFFICCLASSL4RANGE0r_fields[] = {
    { TCL4RANGE_N_MAXf, 16, 16, SOCF_LE },
    { TCL4RANGE_N_MINf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAFFICCLASSL4RANGECFGr_fields[] = {
    { TCL4RANGEOUTSIDE0f, 1, 0, 0 },
    { TCL4RANGEOUTSIDE1f, 1, 1, 0 },
    { TCL4RANGEOUTSIDE2f, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAFFICCLASSTOUSERPRIORITYr_fields[] = {
    { TC_2UPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEr_fields[] = {
    { DDRTRNSEQGENNUMf, 9, 13, SOCF_LE },
    { DDRTRNSEQGENPRDf, 13, 0, SOCF_LE },
    { STARTTRAINSEQf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEADDRESSr_fields[] = {
    { TRNSEQADDf, 26, 0, SOCF_LE },
    { TRNSEQADDVALf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCECONFIGURATIONREGISTERr_fields[] = {
    { TRAINSEQADDRNUMf, 6, 0, SOCF_LE },
    { TRAINSEQUSEPRBSf, 1, 8, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD0r_fields[] = {
    { DDRTRNSEQ0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD1r_fields[] = {
    { DDRTRNSEQ1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD2r_fields[] = {
    { DDRTRNSEQ2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD3r_fields[] = {
    { DDRTRNSEQ3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD4r_fields[] = {
    { DDRTRNSEQ4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD5r_fields[] = {
    { DDRTRNSEQ5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD6r_fields[] = {
    { DDRTRNSEQ6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAININGSEQUENCEWORD7r_fields[] = {
    { DDRTRNSEQ7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITCELLCOUNTERS0r_fields[] = {
    { TXCELLCNTNf, 15, 0, SOCF_LE },
    { TXCELLCNTNOVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITCELLOUTPUTLINKNUMBERr_fields[] = {
    { CPUCELLSIZEf, 7, 8, SOCF_LE },
    { CPULINKNUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESIZE6r_fields[] = {
    { DTQSIZE6f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESIZE0_1r_fields[] = {
    { DTQSIZE0f, 9, 0, SOCF_LE },
    { DTQSIZE1f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESIZE2_3r_fields[] = {
    { DTQSIZE2f, 9, 0, SOCF_LE },
    { DTQSIZE3f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESIZE4_5r_fields[] = {
    { DTQSIZE4f, 9, 0, SOCF_LE },
    { DTQSIZE5f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESTARTADRESS6r_fields[] = {
    { DTQSTART6f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESTARTADRESS0_1r_fields[] = {
    { DTQSTART0f, 9, 0, SOCF_LE },
    { DTQSTART1f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESTARTADRESS2_3r_fields[] = {
    { DTQSTART2f, 9, 0, SOCF_LE },
    { DTQSTART3f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUESTARTADRESS4_5r_fields[] = {
    { DTQSTART4f, 9, 0, SOCF_LE },
    { DTQSTART5f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUETHRESHOLD6r_fields[] = {
    { DTQTH6f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUETHRESHOLD0_1r_fields[] = {
    { DTQTH0f, 9, 0, SOCF_LE },
    { DTQTH1f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUETHRESHOLD2_3r_fields[] = {
    { DTQTH2f, 9, 0, SOCF_LE },
    { DTQTH3f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITDATAQUEUETHRESHOLD4_5r_fields[] = {
    { DTQTH4f, 9, 0, SOCF_LE },
    { DTQTH5f, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITTEDCONTROLCELLSCOUNTERr_fields[] = {
    { CTRLCELLCNTf, 31, 0, SOCF_LE },
    { CTRLCELLCNTOf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITTEDCRCELLSCOUNTERr_fields[] = {
    { CRCELLCNTf, 31, 0, SOCF_LE },
    { CRCELLCNTOf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITTEDDATACELLSCOUNTERr_fields[] = {
    { DATACELLCNTf, 31, 0, SOCF_LE },
    { DATACELLCNT0f, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSMITTEDFSCELLSCOUNTERr_fields[] = {
    { FSCELLCNTf, 31, 0, SOCF_LE },
    { FSCELLCNTOf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSPARENTP2PACVSIr_fields[] = {
    { TRANSPARENTP2PACSYSTEMVSIf, 16, 14, SOCF_LE },
    { TRANSPARENTP2PACVSIf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRANSPARENTP2PPWEVSIr_fields[] = {
    { TRANSPARENTP2PPWESYSTEMVSIf, 16, 14, SOCF_LE },
    { TRANSPARENTP2PPWEVSIf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAPIFACCESSED0r_fields[] = {
    { TRAPIFACCESSED_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TRILLUNKNOWNr_fields[] = {
    { ACTIONPROFILETRILLUNKNOWNMCFWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILETRILLUNKNOWNMCSNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILETRILLUNKNOWNUCFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILETRILLUNKNOWNUCSNPf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_DROP_CONTROLr_fields[] = {
    { INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf, 1, 5, 0 },
    { RPF_CHECK_FAIL_DROPf, 1, 4, 0 },
    { TRILL_ADJACENCY_FAIL_DROPf, 1, 2, 0 },
    { TRILL_HDR_VERSION_NON_ZERO_DROPf, 1, 3, 0 },
    { UC_TRILL_HDR_MC_MACDA_DROPf, 1, 0, 0 },
    { UNKNOWN_INGRESS_RBRIDGE_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TRILL_DROP_CONTROL_BCM56640_A0r_fields[] = {
    { INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf, 1, 5, 0 },
    { RPF_CHECK_FAIL_DROPf, 1, 4, 0 },
    { TRILL_ADJACENCY_FAIL_DROPf, 1, 2, 0 },
    { TRILL_HDR_VERSION_NON_ZERO_DROPf, 1, 3, 0 },
    { UC_TRILL_HDR_MC_MACDA_DROPf, 1, 0, 0 },
    { UNKNOWN_INGRESS_RBRIDGE_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_RBRIDGE_NICKNAME_SELECTr_fields[] = {
    { USE_SVPf, 1, 0, 0 },
    { USE_VLANf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56640_A0r_fields[] = {
    { USE_SVPf, 1, 0, 0 },
    { USE_VLANf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TSCLINKUPSTATUSFFROMFDRBr_fields[] = {
    { TSCLINKUP_Bf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TSCLINKUPSTATUSFROMFDRAr_fields[] = {
    { TSCLINKUP_Af, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TSOSPER1_CID_0r_fields[] = {
    { BATM_RSVDf, 13, 3, SOCF_LE|SOCF_RES },
    { BATM_SMPERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG0r_fields[] = {
    { ENABLEf, 1, 3, 0 },
    { INITf, 1, 1, SOCF_PUNCH },
    { INIT_DONEf, 1, 2, SOCF_W1TC },
    { SOFT_RESETf, 1, 0, SOCF_RES },
    { TS_TREX2_DEBUG_ENABLEf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG1r_fields[] = {
    { GRANT2_ENABLEf, 1, 20, 0 },
    { HYBRID_GRANT2_ENABLEf, 1, 21, 0 },
    { ROOT_DELAY1f, 10, 0, SOCF_LE },
    { ROOT_DELAY2f, 10, 10, SOCF_LE },
    { ROOT_FULL_PERIODf, 8, 22, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG2r_fields[] = {
    { LEAF_BG_PERIODf, 5, 4, SOCF_LE },
    { LEAF_CREDITOR_STATE_MAPf, 3, 9, SOCF_LE },
    { LEAF_THRESHf, 4, 0, SOCF_LE },
    { SOT_TO_GRANT1f, 10, 12, SOCF_LE },
    { SOT_TO_GRANT2f, 10, 22, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG3r_fields[] = {
    { LEAF_DQ_SPACINGf, 8, 0, SOCF_LE },
    { ROOT_BREAK_HOLDPRI_PRIf, 4, 17, SOCF_LE },
    { ROOT_FULL_MAXf, 9, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG4r_fields[] = {
    { FULL_MODEf, 1, 16, 0 },
    { PRIORITY_THRESH0f, 4, 0, SOCF_LE },
    { PRIORITY_THRESH1f, 4, 4, SOCF_LE },
    { PRIORITY_THRESH2f, 4, 8, SOCF_LE },
    { PRIORITY_THRESH3f, 4, 12, SOCF_LE },
    { SYS_PORT_BASEf, 12, 17, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG5r_fields[] = {
    { MIN_THRESH1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_CONFIG6r_fields[] = {
    { MIN_THRESH2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TS_CONTROLr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_1r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_2r_fields[] = {
    { MAC_DA_UPPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TS_CONTROL_1_BCM56450_A0r_fields[] = {
    { MAC_DA_LOWERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TS_CONTROL_2_BCM56450_A0r_fields[] = {
    { MAC_DA_UPPERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TS_CONTROL_BCM56450_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_TS_CONTROL_BCM56634_A0r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { TS_MSG_BITMAPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_INFOr_fields[] = {
    { BOND_TS_HIERARCHYf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_L1_STATUSr_fields[] = {
    { BC_NS_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { CI_PI_FIFO_OVERFLOWf, 1, 4, SOCF_W1TC },
    { LP_HIGH_PRI_REQf, 1, 0, SOCF_W1TC },
    { NS_INVALID_CHILD_NUMf, 1, 5, SOCF_W1TC },
    { PI_CI_FIFO_OVERFLOWf, 1, 3, SOCF_W1TC },
    { PI_OC_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_L1_STATUS_MASKr_fields[] = {
    { BC_NS_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { CI_PI_FIFO_OVERFLOW_DISINTf, 1, 4, 0 },
    { LP_HIGH_PRI_REQ_DISINTf, 1, 0, 0 },
    { NS_INVLAID_CHILD_NUM_DISINTf, 1, 5, 0 },
    { PI_CI_FIFO_OVERFLOW_DISINTf, 1, 3, 0 },
    { PI_OC_FIFO_OVERFLOW_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUSr_fields[] = {
    { DQ_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, SOCF_W1TC },
    { INVALID_DEQUEUE_NUMf, 1, 3, SOCF_W1TC },
    { PRI_FIFO_OVERFLOWf, 1, 1, SOCF_W1TC },
    { QOS_FIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { STALE_GRANT_Af, 1, 6, SOCF_W1TC },
    { STALE_GRANT_Bf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_LEAF_STATUS_MASKr_fields[] = {
    { DQ_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { IFACE_2ND_GRANT_BEFORE_1ST_DQf, 1, 4, 0 },
    { INVALID_DEQUEUE_NUM_DISINTf, 1, 3, 0 },
    { PRI_FIFO_OVERFLOW_DISINTf, 1, 1, 0 },
    { QOS_FIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { STALE_GRANT_A_DISINTf, 1, 6, 0 },
    { STALE_GRANT_B_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_CAPT0r_fields[] = {
    { GRANT_STBf, 1, 30, SOCF_RWBW },
    { LEAFf, 16, 13, SOCF_LE|SOCF_RWBW },
    { MCf, 1, 0, SOCF_RWBW },
    { NULL_GRANTf, 1, 29, SOCF_RWBW },
    { SOTf, 1, 31, SOCF_RWBW },
    { SYS_PORTf, 12, 1, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r_fields[] = {
    { GRANT_STBf, 1, 30, 0 },
    { LEAFf, 16, 13, SOCF_LE },
    { MCf, 1, 0, 0 },
    { NULL_GRANTf, 1, 29, 0 },
    { SOTf, 1, 31, 0 },
    { SYS_PORTf, 12, 1, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT0r_fields[] = {
    { CREDITOR_STATEf, 2, 1, SOCF_LE|SOCF_RWBW },
    { HOLDPRIf, 1, 9, SOCF_RWBW },
    { HOLD_STBf, 1, 10, SOCF_RWBW },
    { MAXPRIf, 1, 8, SOCF_RWBW },
    { PRIf, 4, 3, SOCF_LE|SOCF_RWBW },
    { PRI_STBf, 1, 7, SOCF_RWBW },
    { THROTTLEf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_CAPT1r_fields[] = {
    { DQf, 1, 31, SOCF_RWBW },
    { DQ_BYTESf, 15, 16, SOCF_LE|SOCF_RWBW },
    { LEAFf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK0r_fields[] = {
    { CREDITOR_STATEf, 2, 1, SOCF_LE },
    { HOLDPRIf, 1, 9, 0 },
    { HOLD_STBf, 1, 10, 0 },
    { MAXPRIf, 1, 8, 0 },
    { PRIf, 4, 3, SOCF_LE },
    { PRI_STBf, 1, 7, 0 },
    { THROTTLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_PRI_FIELD_MASK1r_fields[] = {
    { DQf, 1, 31, 0 },
    { DQ_BYTESf, 15, 16, SOCF_LE },
    { LEAFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUSr_fields[] = {
    { GRANT_STATUSf, 1, 1, SOCF_W1TC },
    { PRI_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_DEBUG_TRACE_STATUS_MASKr_fields[] = {
    { GRANT_STATUS_DISINTf, 1, 1, 0 },
    { PRI_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG0r_fields[] = {
    { L1_BK_ENABLE_ECCf, 1, 8, 0 },
    { L1_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L1_BP_ENABLE_ECCf, 1, 10, 0 },
    { L1_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L1_N0_ENABLE_ECCf, 1, 12, 0 },
    { L1_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L1_N1_ENABLE_ECCf, 1, 14, 0 },
    { L1_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L1_N2_ENABLE_ECCf, 1, 16, 0 },
    { L1_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L1_NG_ENABLE_ECCf, 1, 6, 0 },
    { L1_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L1_NM_ENABLE_ECCf, 1, 4, 0 },
    { L1_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L2_BK_ENABLE_ECCf, 1, 22, 0 },
    { L2_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L2_BP_ENABLE_ECCf, 1, 24, 0 },
    { L2_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L2_N0_ENABLE_ECCf, 1, 26, 0 },
    { L2_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L2_N1_ENABLE_ECCf, 1, 28, 0 },
    { L2_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L2_N2_ENABLE_ECCf, 1, 30, 0 },
    { L2_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L2_NG_ENABLE_ECCf, 1, 20, 0 },
    { L2_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L2_NM_ENABLE_ECCf, 1, 18, 0 },
    { L2_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 },
    { LF_QD_ENABLE_ECCf, 1, 0, 0 },
    { LF_QD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { LF_QP_ENABLE_ECCf, 1, 2, 0 },
    { LF_QP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG1r_fields[] = {
    { L3_BK_ENABLE_ECCf, 1, 8, 0 },
    { L3_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { L3_BP_ENABLE_ECCf, 1, 10, 0 },
    { L3_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { L3_N0_ENABLE_ECCf, 1, 12, 0 },
    { L3_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { L3_N1_ENABLE_ECCf, 1, 14, 0 },
    { L3_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 15, 0 },
    { L3_N2_ENABLE_ECCf, 1, 16, 0 },
    { L3_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 17, 0 },
    { L3_NG_ENABLE_ECCf, 1, 6, 0 },
    { L3_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { L3_NM_ENABLE_ECCf, 1, 4, 0 },
    { L3_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L4_BK_ENABLE_ECCf, 1, 22, 0 },
    { L4_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 23, 0 },
    { L4_BP_ENABLE_ECCf, 1, 24, 0 },
    { L4_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 25, 0 },
    { L4_N0_ENABLE_ECCf, 1, 26, 0 },
    { L4_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 27, 0 },
    { L4_N1_ENABLE_ECCf, 1, 28, 0 },
    { L4_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 29, 0 },
    { L4_N2_ENABLE_ECCf, 1, 30, 0 },
    { L4_N2_FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { L4_NG_ENABLE_ECCf, 1, 20, 0 },
    { L4_NG_FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { L4_NM_ENABLE_ECCf, 1, 18, 0 },
    { L4_NM_FORCE_UNCORRECTABLE_ERRORf, 1, 19, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_DEBUG2r_fields[] = {
    { L5_BK_ENABLE_ECCf, 1, 0, 0 },
    { L5_BK_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { L5_BP_ENABLE_ECCf, 1, 2, 0 },
    { L5_BP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { L5_N0_ENABLE_ECCf, 1, 4, 0 },
    { L5_N0_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { L5_N1_ENABLE_ECCf, 1, 6, 0 },
    { L5_N1_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR0r_fields[] = {
    { L1_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L1_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L1_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L1_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L1_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L1_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L1_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L1_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L1_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L1_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L1_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L1_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L1_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L1_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L2_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L2_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L2_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L2_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L2_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L2_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L2_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L2_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L2_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L2_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L2_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L2_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L2_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L2_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { LF_QD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { LF_QD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { LF_QP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { LF_QP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR1r_fields[] = {
    { L3_BK_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { L3_BK_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { L3_BP_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { L3_BP_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { L3_N0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { L3_N0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { L3_N1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { L3_N1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { L3_N2_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { L3_N2_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { L3_NG_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L3_NG_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { L3_NM_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L3_NM_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L4_BK_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { L4_BK_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { L4_BP_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { L4_BP_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { L4_N0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { L4_N0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { L4_N1_CORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { L4_N1_UNCORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { L4_N2_CORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { L4_N2_UNCORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { L4_NG_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { L4_NG_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { L4_NM_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { L4_NM_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR2r_fields[] = {
    { L5_BK_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { L5_BK_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { L5_BP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { L5_BP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { L5_N0_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { L5_N0_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { L5_N1_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { L5_N1_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR0_MASKr_fields[] = {
    { L1_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L1_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L1_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L1_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L1_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L1_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L1_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L1_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L1_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L1_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L1_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L1_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L1_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L1_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L2_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L2_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L2_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L2_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L2_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L2_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L2_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L2_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L2_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L2_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L2_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L2_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L2_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L2_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { LF_QD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { LF_QD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { LF_QP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { LF_QP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR1_MASKr_fields[] = {
    { L3_BK_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { L3_BK_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { L3_BP_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { L3_BP_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { L3_N0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { L3_N0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { L3_N1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { L3_N1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { L3_N2_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { L3_N2_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { L3_NG_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L3_NG_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { L3_NM_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L3_NM_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L4_BK_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { L4_BK_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { L4_BP_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { L4_BP_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { L4_N0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { L4_N0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { L4_N1_CORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { L4_N1_UNCORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { L4_N2_CORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { L4_N2_UNCORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { L4_NG_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { L4_NG_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { L4_NM_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { L4_NM_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_ERROR2_MASKr_fields[] = {
    { L5_BK_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { L5_BK_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { L5_BP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { L5_BP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { L5_N0_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { L5_N0_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { L5_N1_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { L5_N1_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS0r_fields[] = {
    { LF_QD_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { LF_QP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS1r_fields[] = {
    { L1_NG_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW },
    { L1_NM_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS2r_fields[] = {
    { L1_BK_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { L1_BP_ECC_ERROR_ADDRESSf, 14, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS3r_fields[] = {
    { L1_N0_ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RWBW },
    { L1_N1_ECC_ERROR_ADDRESSf, 13, 13, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS4r_fields[] = {
    { L1_N2_ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW },
    { L2_NM_ECC_ERROR_ADDRESSf, 12, 14, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS5r_fields[] = {
    { L2_BK_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW },
    { L2_NG_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS6r_fields[] = {
    { L2_BP_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW },
    { L2_N0_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS7r_fields[] = {
    { L2_N1_ECC_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW },
    { L2_N2_ECC_ERROR_ADDRESSf, 12, 12, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS8r_fields[] = {
    { L3_BK_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW },
    { L3_NG_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_NM_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS9r_fields[] = {
    { L3_BP_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { L3_N0_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW },
    { L3_N1_ECC_ERROR_ADDRESSf, 10, 20, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS10r_fields[] = {
    { L3_N2_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { L4_NG_ECC_ERROR_ADDRESSf, 9, 19, SOCF_LE|SOCF_RWBW },
    { L4_NM_ECC_ERROR_ADDRESSf, 9, 10, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS11r_fields[] = {
    { L4_BK_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { L4_BP_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW },
    { L4_N0_ECC_ERROR_ADDRESSf, 9, 18, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS12r_fields[] = {
    { L4_N1_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { L4_N2_ECC_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_ECC_STATUS13r_fields[] = {
    { L5_BK_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { L5_BP_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { L5_N0_ECC_ERROR_ADDRESSf, 8, 16, SOCF_LE|SOCF_RWBW },
    { L5_N1_ECC_ERROR_ADDRESSf, 8, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL1_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 24, SOCF_SC },
    { EIGHTK_NODESf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL2_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL3_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL4_CONFIG0r_fields[] = {
    { APERIODIC_INTERVALf, 4, 19, SOCF_LE },
    { BYPASS_LEVELf, 1, 23, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL5_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL6_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_LEVEL7_CONFIG0r_fields[] = {
    { BYPASS_LEVELf, 1, 19, 0 },
    { LAST_NODEf, 14, 0, SOCF_LE },
    { LEAK_CYCLESf, 5, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG0r_fields[] = {
    { L1_BK_TMf, 4, 16, SOCF_LE },
    { L1_BP_TMf, 4, 20, SOCF_LE },
    { L1_N0_TMf, 4, 24, SOCF_LE },
    { L1_N1_TMf, 4, 28, SOCF_LE },
    { L1_NG_TMf, 4, 12, SOCF_LE },
    { L1_NM_TMf, 4, 8, SOCF_LE },
    { LF_QD_TMf, 4, 0, SOCF_LE },
    { LF_QP_TMf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG1r_fields[] = {
    { L1_LA_TMf, 4, 4, SOCF_LE },
    { L1_N2_TMf, 4, 0, SOCF_LE },
    { L2_BK_TMf, 4, 16, SOCF_LE },
    { L2_BP_TMf, 4, 20, SOCF_LE },
    { L2_N0_TMf, 4, 24, SOCF_LE },
    { L2_N1_TMf, 4, 28, SOCF_LE },
    { L2_NG_TMf, 4, 12, SOCF_LE },
    { L2_NM_TMf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG2r_fields[] = {
    { L2_LA_TMf, 4, 4, SOCF_LE },
    { L2_MB_TMf, 4, 8, SOCF_LE },
    { L2_N2_TMf, 4, 0, SOCF_LE },
    { L3_BK_TMf, 4, 20, SOCF_LE },
    { L3_BP_TMf, 4, 24, SOCF_LE },
    { L3_N0_TMf, 4, 28, SOCF_LE },
    { L3_NG_TMf, 4, 16, SOCF_LE },
    { L3_NM_TMf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG3r_fields[] = {
    { L3_N1_TMf, 4, 0, SOCF_LE },
    { L3_N2_TMf, 4, 4, SOCF_LE },
    { L4_BK_TMf, 4, 16, SOCF_LE },
    { L4_BP_TMf, 4, 20, SOCF_LE },
    { L4_N0_TMf, 4, 24, SOCF_LE },
    { L4_N1_TMf, 4, 28, SOCF_LE },
    { L4_NG_TMf, 4, 12, SOCF_LE },
    { L4_NM_TMf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_MEM_DEBUG4r_fields[] = {
    { L4_N2_TMf, 4, 0, SOCF_LE },
    { L5_BK_TMf, 4, 4, SOCF_LE },
    { L5_BP_TMf, 4, 8, SOCF_LE },
    { L5_N0_TMf, 4, 12, SOCF_LE },
    { L5_N1_TMf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TS_PRI_SB_DEBUGr_fields[] = {
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE },
    { DEBUG_USE_DEBUG_TAP_SELf, 1, 4, 0 },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TS_STATUS_CNTRLr_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO|SOCF_RES },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO|SOCF_RES },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM53314_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TS_STATUS_CNTRL_BCM88670_A0r_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TS_TO_CORE_SYNC_ENABLEr_fields[] = {
    { SYNC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields[] = {
    { SYNC_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TTLDECREMENTENABLEr_fields[] = {
    { TTLDECREMENTENABLEf, 1, 0, 0 },
    { TTLTUNNELDISABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TTLSCOPEr_fields[] = {
    { TTLSCOPEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TX0ILKNCONTROL0r_fields[] = {
    { TX_N_BURSTMAXf, 2, 4, SOCF_LE },
    { TX_N_BURSTSHORTf, 3, 8, SOCF_LE },
    { TX_N_DIAGWORDINTERFACESTATOVERRIDEf, 1, 2, SOCF_RES },
    { TX_N_DIAGWORDINTERFACESTATVALUEf, 1, 3, SOCF_RES },
    { TX_N_DISABLESKIPWORDf, 1, 6, SOCF_RES },
    { TX_N_ENABLECPUOVERRIDEf, 1, 0, SOCF_RES },
    { TX_N_ENABLECPUVALUEf, 1, 1, SOCF_RES },
    { TX_N_MFRAMELENMINUS1f, 16, 14, SOCF_LE },
    { TX_N_NUMFREEENTRIESFORALMOSTFULLf, 3, 11, SOCF_LE },
    { TX_N_RATELIMITERENABLEf, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TX0ILKNCONTROL1r_fields[] = {
    { TX_N_FCCALLENf, 4, 0, SOCF_LE },
    { TX_N_FLUSHTXONLINKSTATUSFAILf, 1, 4, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TX0ILKNSTATUSr_fields[] = {
    { TX_N_OVFOUTf, 1, 0, 0 },
    { TX_N_PORTACTIVEf, 1, 1, 0 },
    { TX_N_STATBURSTERRf, 1, 8, 0 },
    { TX_N_STATOVERFLOWERRf, 1, 12, 0 },
    { TX_N_STATUNDERFLOWERRf, 1, 4, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TX0ILKNSTATUSPARITYERRORr_fields[] = {
    { ILKNTX0STATBUFFPARITYERRf, 1, 24, 0 },
    { ILKNTX0STATLANESPARITYERRf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TX1ILKNSTATUSPARITYERRr_fields[] = {
    { ILKNTX1STATBUFFPARITYERRf, 1, 12, 0 },
    { ILKNTX1STATLANESPARITYERRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXAEMPTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXAEMPTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXAFULLTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXAFULLTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXCASCFG_CHID_0r_fields[] = {
    { BATM_HDRSZf, 7, 0, SOCF_LE },
    { BATM_RSVDf, 9, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXCASDELr_fields[] = {
    { BATM_CHGDELf, 3, 10, SOCF_LE },
    { BATM_NCHGDELf, 3, 13, SOCF_LE },
    { BATM_RSVDf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXCHANNELNUMr_fields[] = {
    { TXCHANNELNUMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TXFIFO_STATr_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM53400_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_TXFIFO_STAT_BCM88670_A0r_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXFILLTHr_fields[] = {
    { BATM_RESERVEDf, 2, 0, SOCF_LE|SOCF_RES },
    { BATM_TXFILLTHf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXFLUSHEGRESS1r_fields[] = {
    { TXFLUSHEGRESS1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXFLUSHEGRESS2r_fields[] = {
    { TXFLUSHEGRESS2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXHDRCFG_CHID_0r_fields[] = {
    { BATM_ARBIf, 1, 9, 0 },
    { BATM_DBAf, 1, 8, 0 },
    { BATM_HDRSZf, 7, 0, SOCF_LE },
    { BATM_HDSLf, 1, 7, 0 },
    { BATM_RSVDf, 6, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXIIRDYr_fields[] = {
    { TXIIRDYCNTf, 31, 0, SOCF_LE|SOCF_RES },
    { TXIIRDYCNTOVFf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXILKN0RATELIMITERCONFIGr_fields[] = {
    { TX_N_RATELIMITERDELTAf, 12, 12, SOCF_LE|SOCF_RES },
    { TX_N_RATELIMITERINTERVALf, 8, 24, SOCF_LE|SOCF_RES },
    { TX_N_RATELIMITERMAXTOKENSf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TXLLFCMSGCNTr_fields[] = {
    { TXLLFCMSGCNT_STATSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_COUNTER_MEM_PARITY_STATUSr_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 2, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_CTRLBUF_ECC_STATUSr_fields[] = {
    { ECC_ERRf, 1, 0, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_2Bf, 1, 1, SOCF_RWBW|SOCF_RES },
    { ECC_ERR_MULTIf, 1, 2, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_ECC_PARITY_CONTROLr_fields[] = {
    { COUNTERS_MEM_PARITY_ENf, 1, 6, SOCF_RES },
    { CTRLBUF_ECC_ENf, 1, 1, SOCF_RES },
    { DATABUF_ECC_ENf, 1, 0, SOCF_RES },
    { INT2EXT_STREAM_MAP_PARITY_ENf, 1, 4, SOCF_RES },
    { RESICRCBUF_PARITY_ENf, 1, 3, SOCF_RES },
    { RESIDATABUF_ECC_ENf, 1, 2, SOCF_RES },
    { TRIGGERS_MEM_PARITY_ENf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_HW_RESET_CONTROL_1r_fields[] = {
    { COUNTf, 16, 0, SOCF_LE },
    { DONEf, 1, 18, SOCF_RWBW|SOCF_RES },
    { RESET_ALLf, 1, 16, 0 },
    { VALIDf, 1, 17, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_INTR_ENABLEr_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RES },
    { CTRLBUF_ECC_ERRf, 1, 5, SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_INTR_STATUSr_fields[] = {
    { COUNTER_MEM_PARITY_ERRf, 1, 7, SOCF_RWBW|SOCF_RES },
    { CTRLBUF_ECC_ERRf, 1, 5, SOCF_RWBW|SOCF_RES },
    { DATABUF_ECC_ERRf, 1, 4, SOCF_RWBW|SOCF_RES },
    { INT2EXT_INVALID_SIDf, 1, 0, SOCF_RWBW|SOCF_RES },
    { INT2EXT_PARITY_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { RESICRCBUF_PARITY_ERRf, 1, 2, SOCF_RWBW|SOCF_RES },
    { RESIDATABUF_ECC_ERRf, 1, 3, SOCF_RWBW|SOCF_RES },
    { TRIGGER_MEM_PARITY_ERRf, 1, 6, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_MIN_STARTCNTr_fields[] = {
    { LP_STARTCNTf, 3, 3, SOCF_LE },
    { NLP_STARTCNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PFC_CONTROLr_fields[] = {
    { MAX_BUF_DEPTHf, 9, 1, SOCF_LE },
    { PFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_CREDIT_RESETr_fields[] = {
    { SUB_PORT_0f, 1, 0, 0 },
    { SUB_PORT_1f, 1, 1, 0 },
    { SUB_PORT_2f, 1, 2, 0 },
    { SUB_PORT_3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_ENABLEr_fields[] = {
    { LP_ENABLEf, 4, 0, SOCF_LE },
    { PORT_ENABLEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_FAR_END_MAC_ADDRr_fields[] = {
    { MAC_ADDRf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_LP_MODE_CONTROLr_fields[] = {
    { DISABLE_REGEN_FRAME_CRCf, 1, 2, 0 },
    { HEADER_MODEf, 1, 0, 0 },
    { PENULTIMATE_MODEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_RAM_CONTROL_0r_fields[] = {
    { CTRLBUF_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_RAM_CONTROL_1r_fields[] = {
    { DATABUF_DATA_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { DATABUF_ECC_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_RAM_CONTROL_2r_fields[] = {
    { RESIDATABUF_STBYf, 1, 0, SOCF_RES },
    { STATS_STBYf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_TCI_FIELD_SELECTORr_fields[] = {
    { SELECTOR_FOR_EOFf, 4, 44, SOCF_LE },
    { SELECTOR_FOR_FIXED1f, 4, 40, SOCF_LE },
    { SELECTOR_FOR_SID0f, 4, 0, SOCF_LE },
    { SELECTOR_FOR_SID1f, 4, 4, SOCF_LE },
    { SELECTOR_FOR_SID2f, 4, 8, SOCF_LE },
    { SELECTOR_FOR_SID3f, 4, 12, SOCF_LE },
    { SELECTOR_FOR_SID4f, 4, 16, SOCF_LE },
    { SELECTOR_FOR_SID5f, 4, 20, SOCF_LE },
    { SELECTOR_FOR_SID6f, 4, 24, SOCF_LE },
    { SELECTOR_FOR_SID7f, 4, 28, SOCF_LE },
    { SELECTOR_FOR_SID8f, 4, 32, SOCF_LE },
    { SELECTOR_FOR_SID9f, 4, 36, SOCF_LE },
    { SELECTOR_FOR_SOFf, 4, 48, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_TRIGGER_MEM_PARITY_STATUSr_fields[] = {
    { ADDRESSf, 8, 2, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { ENTRYf, 3, 10, SOCF_LE|SOCF_RWBW|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW|SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXMLFCONFIG0r_fields[] = {
    { TX_N_NUMLOGICALFIFOSMODEf, 2, 0, SOCF_LE },
    { TX_N_STARTTXTHRESHOLDf, 5, 4, SOCF_LE },
    { TX_N_THRESHOLDAFTEROVERFLOWf, 5, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXMLFRESETPORTS0TO31r_fields[] = {
    { TXPORTS0TO31SRSTNf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXMLFRESETPORTS32TO63r_fields[] = {
    { TXPORTS32TO63SRSTNf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXMLFSTATUS0r_fields[] = {
    { TX_N_MLFOVERFLOWERRPORT0f, 1, 6, 0 },
    { TX_N_MLFOVERFLOWERRPORT1f, 1, 14, 0 },
    { TX_N_MLFOVERFLOWERRPORT2f, 1, 22, 0 },
    { TX_N_MLFOVERFLOWERRPORT3f, 1, 30, 0 },
    { TX_N_MLFSTATUSPORT0f, 6, 0, SOCF_LE|SOCF_RO },
    { TX_N_MLFSTATUSPORT1f, 6, 8, SOCF_LE|SOCF_RO },
    { TX_N_MLFSTATUSPORT2f, 6, 16, SOCF_LE|SOCF_RO },
    { TX_N_MLFSTATUSPORT3f, 6, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXPREAMBLEr_fields[] = {
    { BATM_RESERVEDf, 12, 4, SOCF_LE|SOCF_RES },
    { BATM_TXPREAMBLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TXRTPTS1_CHID_0r_fields[] = {
    { BATM_RTPTSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXSTOPEGRESS1r_fields[] = {
    { TXSTOPEGRESS1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_TXSTOPEGRESS2r_fields[] = {
    { TXSTOPEGRESS2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_TX_CNT_CONFIGr_fields[] = {
    { COS_PRIf, 4, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56624_A0r_fields[] = {
    { COS_PRIf, 6, 16, SOCF_LE },
    { DST_PORTf, 6, 10, SOCF_LE },
    { SRC_PORTf, 6, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56640_A0r_fields[] = {
    { CNGf, 2, 27, SOCF_LE },
    { COS_PRIf, 11, 16, SOCF_LE },
    { DST_PORTf, 6, 10, SOCF_LE },
    { SRC_PORTf, 6, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56820_A0r_fields[] = {
    { COS_PRIf, 5, 14, SOCF_LE },
    { DST_PORTf, 5, 9, SOCF_LE },
    { SRC_PORTf, 5, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56840_A0r_fields[] = {
    { CNGf, 2, 25, SOCF_LE },
    { COS_PRIf, 7, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM56850_A0r_fields[] = {
    { CNGf, 2, 30, SOCF_LE },
    { COS_PRIf, 12, 18, SOCF_LE },
    { DST_PORTf, 7, 11, SOCF_LE },
    { SRC_PORTf, 7, 4, SOCF_LE },
    { TYPEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TX_CNT_CONFIG_BCM88732_A0r_fields[] = {
    { ALL_DROP_ACCEPTf, 2, 20, SOCF_LE },
    { CNGf, 3, 22, SOCF_LE },
    { COSf, 4, 15, SOCF_LE },
    { DST_PORTf, 5, 5, SOCF_LE },
    { ECN_MARKEDf, 2, 25, SOCF_LE },
    { ENQ_DEQf, 1, 19, 0 },
    { PRI_PGf, 5, 10, SOCF_LE },
    { SRC_PORTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG0r_fields[] = {
    { CRC_MODEf, 1, 0, 0 },
    { DYNAMIC_MODEf, 1, 2, 0 },
    { GRANT_SFI_DELAYf, 10, 11, SOCF_LE },
    { INITf, 1, 28, SOCF_PUNCH },
    { INIT_DONEf, 1, 29, SOCF_W1TC },
    { LENGTH_MODEf, 1, 1, 0 },
    { NUM_GRANTSf, 1, 21, 0 },
    { SOURCE_NODEf, 8, 3, SOCF_LE },
    { START_SFI_SEQf, 6, 22, SOCF_LE },
    { TX_TREX2_DEBUG_ENABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG1r_fields[] = {
    { DISABLE_QM_CONTINUATIONf, 1, 24, 0 },
    { HALT_DELAYf, 8, 6, SOCF_LE },
    { MAX_GRANT_TO_DEQf, 10, 14, SOCF_LE },
    { SFI_RND_SIZEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG2r_fields[] = {
    { FIRSTCI_SEQSTART0f, 2, 0, SOCF_LE },
    { FIRSTCI_SEQSTART1f, 2, 2, SOCF_LE },
    { FIRSTCI_SEQSTART2f, 2, 4, SOCF_LE },
    { FIRSTCI_SEQSTART3f, 2, 6, SOCF_LE },
    { FIRSTCI_SEQSTART4f, 2, 8, SOCF_LE },
    { FIRSTCI_SEQSTART5f, 2, 10, SOCF_LE },
    { FIRSTCI_SEQSTART6f, 2, 12, SOCF_LE },
    { FIRSTCI_SEQSTART7f, 2, 14, SOCF_LE },
    { FIRSTCI_SEQSTART8f, 2, 16, SOCF_LE },
    { FIRSTCI_SEQSTART9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG3r_fields[] = {
    { FIRSTCI_SEQREADMASK0f, 5, 0, SOCF_LE },
    { FIRSTCI_SEQREADMASK1f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK2f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK3f, 5, 15, SOCF_LE },
    { FIRSTCI_SEQREADMASK4f, 5, 20, SOCF_LE },
    { FIRSTCI_SEQREADMASK5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG4r_fields[] = {
    { FIRSTCI_SEQREADMASK6f, 5, 0, SOCF_LE },
    { FIRSTCI_SEQREADMASK7f, 5, 5, SOCF_LE },
    { FIRSTCI_SEQREADMASK8f, 5, 10, SOCF_LE },
    { FIRSTCI_SEQREADMASK9f, 5, 15, SOCF_LE },
    { MAX_8B10B_PACKLETSf, 12, 20, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG5r_fields[] = {
    { MAX_SEQVALUEf, 2, 24, SOCF_LE },
    { SEQ_READMASK0f, 5, 0, SOCF_LE },
    { SEQ_READMASK1f, 5, 6, SOCF_LE },
    { SEQ_READMASK2f, 5, 12, SOCF_LE },
    { SEQ_READMASK3f, 5, 18, SOCF_LE },
    { SEQ_START_2ND_HALF0f, 1, 5, 0 },
    { SEQ_START_2ND_HALF1f, 1, 11, 0 },
    { SEQ_START_2ND_HALF2f, 1, 17, 0 },
    { SEQ_START_2ND_HALF3f, 1, 23, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_CONFIG6r_fields[] = {
    { TS_TAG_Af, 7, 7, SOCF_LE },
    { TS_TAG_Bf, 7, 21, SOCF_LE },
    { TS_TAG_MASK_Af, 7, 0, SOCF_LE },
    { TS_TAG_MASK_Bf, 7, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_CAPTURE_CONFIGr_fields[] = {
    { CAPTURE_DEQUEUE_REQUESTf, 1, 1, 0 },
    { CAPTURE_TEST_FRAME_HEADERf, 1, 0, 0 },
    { TEST_PCKT_BYTE_CNT_MODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_0r_fields[] = {
    { DEQ_CONTINUATIONf, 1, 29, SOCF_RO },
    { DEQ_IDLEf, 1, 28, SOCF_RO },
    { DEQ_ONE_EXTRA_LINEf, 1, 26, SOCF_RO },
    { DEQ_PLANEf, 1, 27, SOCF_RO },
    { DEQ_QUEUEf, 16, 0, SOCF_LE|SOCF_RO },
    { HEAD_LINESf, 10, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_1r_fields[] = {
    { DEQ_FIRSTf, 1, 29, SOCF_RO },
    { DEQ_HEAD_LLAf, 28, 0, SOCF_LE|SOCF_RO },
    { DEQ_LASTf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_2r_fields[] = {
    { BUFF_LINESf, 10, 19, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR1f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR1_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_3r_fields[] = {
    { DEQ_BUFFERPTR2f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR2_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_4r_fields[] = {
    { DEQ_BUFFERPTR3f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR3_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_DEQUEUE_REQUEST_5r_fields[] = {
    { DEQ_BUFFERPTR4f, 18, 0, SOCF_LE|SOCF_RO },
    { DEQ_BUFFERPTR4_VALf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_GRANT_TO_DEQr_fields[] = {
    { GRANT_TO_DEQ_WATERMARKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_INFO_0r_fields[] = {
    { CI_FIFO_OVERFLOW_STATUSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { EG_SFI_STORE_FORWARD_ERROR_ENf, 1, 19, 0 },
    { SFI_RND_LENGTH_HIGH_WATERMARKf, 5, 11, SOCF_LE|SOCF_RO },
    { SFI_RND_LENGTH_HIGH_WATERMARK_UPDf, 1, 16, SOCF_PUNCH },
    { SFI_TIMER_BUSY_ERROR_ENf, 1, 18, 0 },
    { TX_FATAL_ERROR_STATEf, 1, 10, SOCF_RO },
    { TX_FATAL_ERROR_STATE_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_INFO_1r_fields[] = {
    { QM_CONTINUATION_CLEARED_TXf, 8, 20, SOCF_LE|SOCF_COR },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARKf, 9, 0, SOCF_LE|SOCF_RO },
    { SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf, 1, 9, SOCF_PUNCH },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARKf, 9, 10, SOCF_LE|SOCF_RO },
    { SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf, 1, 19, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_DEBUG_TEST_PCKT_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_DEBUGr_fields[] = {
    { CBLOCKS_MOD_ENABLE_ECCf, 1, 0, 0 },
    { CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { SFI_CBUFFER_ENABLE_ECCf, 1, 2, 0 },
    { SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_ERROR_0r_fields[] = {
    { CBLOCKS_MOD_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CBLOCKS_MOD_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { SFI_CBUFFER_A_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_A_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { SFI_CBUFFER_B_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { SFI_CBUFFER_B_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_ERROR_0_MASKr_fields[] = {
    { CBLOCKS_MOD_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ECC_STATUS0r_fields[] = {
    { CBLOCKS_MOD_ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { SFI_CBUFFER_A_ECC_ERROR_ADDRESSf, 8, 9, SOCF_LE|SOCF_RWBW },
    { SFI_CBUFFER_B_ECC_ERROR_ADDRESSf, 8, 17, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
soc_field_info_t soc_TX_ERROR_0r_fields[] = {
    { CI_BUFFER_OVERFLOWf, 1, 11, SOCF_W1TC },
    { CRC_ERRORf, 1, 0, SOCF_W1TC },
    { EG_SFI_STORE_FORWARD_ERRORf, 1, 8, SOCF_W1TC },
    { EQ_DEQ_CNT_ERRORf, 1, 7, SOCF_W1TC },
    { GRANT_TO_DEQDONE_ERRORf, 1, 10, SOCF_W1TC },
    { HEC_CORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { HEC_UNCORRECTABLE_ERRORf, 1, 1, SOCF_W1TC },
    { QM_CONTINUATION_ERRORf, 1, 13, SOCF_W1TC },
    { SFI_8B10B_CAP_ERRORf, 1, 15, SOCF_W1TC },
    { SFI_CBUFFER_OVERFLOWf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_UNDERRUNf, 1, 4, SOCF_W1TC },
    { SFI_DBUFFER_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SFI_DBUFFER_UNDERRUNf, 1, 6, SOCF_W1TC },
    { SFI_READY_ERRORf, 1, 14, SOCF_W1TC },
    { SFI_RND_LENGTH_ERRORf, 1, 12, SOCF_W1TC },
    { SFI_TIMER_BUSY_ERRORf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_0_BCM88230_C0r_fields[] = {
    { CI_BUFFER_OVERFLOWf, 1, 11, SOCF_W1TC },
    { CRC_ERRORf, 1, 0, SOCF_W1TC },
    { EG_SFI_STORE_FORWARD_ERRORf, 1, 8, SOCF_W1TC },
    { EQ_DEQ_CNT_ERRORf, 1, 7, SOCF_W1TC },
    { GRANT_TO_DEQDONE_ERRORf, 1, 10, SOCF_W1TC },
    { HEC_CORRECTABLE_ERRORf, 1, 2, SOCF_W1TC },
    { HEC_UNCORRECTABLE_ERRORf, 1, 1, SOCF_W1TC },
    { QM_CONTINUATION_ERRORf, 1, 13, SOCF_W1TC },
    { SFI_8B10B_CAP_ERRORf, 1, 15, SOCF_W1TC },
    { SFI_CBUFFER_OVERFLOWf, 1, 3, SOCF_W1TC },
    { SFI_CBUFFER_UNDERRUNf, 1, 4, SOCF_W1TC },
    { SFI_DBUFFER_OVERFLOWf, 1, 5, SOCF_W1TC },
    { SFI_DBUFFER_UNDERRUNf, 1, 6, SOCF_W1TC },
    { SFI_READY_ERRORf, 1, 14, SOCF_W1TC },
    { SFI_RND_LENGTH_ERRORf, 1, 12, SOCF_W1TC },
    { SFI_TIMER_BUSY_ERRORf, 1, 9, SOCF_W1TC },
    { SRC_PORT_LOOKUP_FAILEDf, 1, 16, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
soc_field_info_t soc_TX_ERROR_0_MASKr_fields[] = {
    { CI_BUFFER_OVERFLOW_DISINTf, 1, 11, 0 },
    { CRC_ERROR_DISINTf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_DISINTf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_DISINTf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_DISINTf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_DISINTf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_DISINTf, 1, 13, 0 },
    { SFI_8B10B_CAP_ERROR_DISINTf, 1, 15, 0 },
    { SFI_CBUFFER_OVERFLOW_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_DISINTf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_DISINTf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_DISINTf, 1, 6, 0 },
    { SFI_READY_ERROR_DISINTf, 1, 14, 0 },
    { SFI_RND_LENGTH_ERROR_DISINTf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_DISINTf, 1, 9, 0 }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_0_MASK_BCM88230_C0r_fields[] = {
    { CI_BUFFER_OVERFLOW_DISINTf, 1, 11, 0 },
    { CRC_ERROR_DISINTf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_DISINTf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_DISINTf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_DISINTf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_DISINTf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_DISINTf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_DISINTf, 1, 13, 0 },
    { SFI_8B10B_CAP_ERROR_DISINTf, 1, 15, 0 },
    { SFI_CBUFFER_OVERFLOW_DISINTf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_DISINTf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_DISINTf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_DISINTf, 1, 6, 0 },
    { SFI_READY_ERROR_DISINTf, 1, 14, 0 },
    { SFI_RND_LENGTH_ERROR_DISINTf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_DISINTf, 1, 9, 0 },
    { SRC_PORT_LOOKUP_FAILED_DISINTf, 1, 16, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_ERROR_HALT_MASK_0r_fields[] = {
    { CI_BUFFER_OVERFLOW_MASKf, 1, 11, 0 },
    { CRC_ERROR_MASKf, 1, 0, 0 },
    { EG_SFI_STORE_FORWARD_ERROR_MASKf, 1, 8, 0 },
    { EQ_DEQ_CNT_ERROR_MASKf, 1, 7, 0 },
    { GRANT_TO_DEQDONE_ERROR_MASKf, 1, 10, 0 },
    { HEC_CORRECTABLE_ERROR_MASKf, 1, 2, 0 },
    { HEC_UNCORRECTABLE_ERROR_MASKf, 1, 1, 0 },
    { QM_CONTINUATION_ERROR_MASKf, 1, 13, 0 },
    { SFI_CBUFFER_OVERFLOW_MASKf, 1, 3, 0 },
    { SFI_CBUFFER_UNDERRUN_MASKf, 1, 4, 0 },
    { SFI_DBUFFER_OVERFLOW_MASKf, 1, 5, 0 },
    { SFI_DBUFFER_UNDERRUN_MASKf, 1, 6, 0 },
    { SFI_RND_LENGTH_ERROR_MASKf, 1, 12, 0 },
    { SFI_TIMER_BUSY_ERROR_MASKf, 1, 9, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TX_IPG_LENGTHr_fields[] = {
    { TX_IPG_LENGTHf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM53314_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM56820_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TX_IPG_LENGTH_BCM88670_A0r_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_PFC_CONFIGr_fields[] = {
    { PFC_CLR_ECNf, 1, 8, 0 },
    { PFC_ENf, 1, 0, 0 },
    { PFC_SRC_EXTRACT_BIT_OFFSETf, 3, 5, SOCF_LE },
    { PFC_SRC_EXTRACT_BYTE_OFFSETf, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_TX_PKT_CNT_39_32_SNAPr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_PKT_HDR_ADJUST4r_fields[] = {
    { GLOBAL_PKT_HDR_ADJUSTf, 7, 0, SOCF_LE },
    { GLOBAL_PKT_HDR_ADJUST_SIGNf, 1, 7, 0 },
    { MC_USE_GLOBAL_LEN_ADJ_IDXf, 1, 8, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_TX_PREAMBLEr_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TX_PREAMBLE_BCM88670_A0r_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_RAM_TM0r_fields[] = {
    { CBLOCK_MOD_TMf, 2, 0, SOCF_LE },
    { CISKEW_SEG_RAM_TMf, 2, 2, SOCF_LE },
    { SFI_CBUFFER_TMf, 2, 4, SOCF_LE },
    { SFI_DBUFFER_TMf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_0r_fields[] = {
    { IFH_79_64f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_1r_fields[] = {
    { IFH_63_32f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_TEST_IFH_2r_fields[] = {
    { IFH_31_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TX_TS_DATAr_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_TX_TS_DATA_BCM53314_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TX_TS_DATA_BCM88670_A0r_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_TX_TS_SEQ_IDr_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TX_TS_SEQ_ID_BCM56440_A0r_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_ENABLEr_fields[] = {
    { INTERRUPT_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_CLEARr_fields[] = {
    { INTR_CLR_TRUSTZONE_ERROR_A9JTAG_M0f, 1, 11, 0 },
    { INTR_CLR_TRUSTZONE_ERROR_USB2D_M0f, 1, 10, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TRUSTZONE_ERROR_AMAC_M0f, 1, 7, 0 },
    { TRUSTZONE_ERROR_AMAC_M1f, 1, 8, 0 },
    { TRUSTZONE_ERROR_CMICD_M0f, 1, 2, 0 },
    { TRUSTZONE_ERROR_EXT_M0f, 1, 3, 0 },
    { TRUSTZONE_ERROR_EXT_M1f, 1, 4, 0 },
    { TRUSTZONE_ERROR_PCIE0_M0f, 1, 0, 0 },
    { TRUSTZONE_ERROR_PCIE1_M0f, 1, 1, 0 },
    { TRUSTZONE_ERROR_SDIO_M0f, 1, 5, 0 },
    { TRUSTZONE_ERROR_SDIO_M1f, 1, 6, 0 },
    { TRUSTZONE_ERROR_USB2H_M0f, 1, 9, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_STATUSr_fields[] = {
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { TRUSTZONE_ERROR_A9JTAG_M0f, 1, 11, SOCF_RO },
    { TRUSTZONE_ERROR_AMAC_M0f, 1, 7, SOCF_RO },
    { TRUSTZONE_ERROR_AMAC_M1f, 1, 8, SOCF_RO },
    { TRUSTZONE_ERROR_CMICD_M0f, 1, 2, SOCF_RO },
    { TRUSTZONE_ERROR_EXT_M0f, 1, 3, SOCF_RO },
    { TRUSTZONE_ERROR_EXT_M1_M0f, 1, 4, SOCF_RO },
    { TRUSTZONE_ERROR_PCIE0_M0f, 1, 0, SOCF_RO },
    { TRUSTZONE_ERROR_PCIE1_M0f, 1, 1, SOCF_RO },
    { TRUSTZONE_ERROR_SDIO_M0f, 1, 5, SOCF_RO },
    { TRUSTZONE_ERROR_SDIO_M1f, 1, 6, SOCF_RO },
    { TRUSTZONE_ERROR_USB2D_M0f, 1, 10, SOCF_RO },
    { TRUSTZONE_ERROR_USB2H_M0f, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0CLRr_fields[] = {
    { DECPROT0_PCIE0_M0_CLRf, 1, 0, 0 },
    { DECPROT0_PCIE1_M0_CLRf, 1, 1, 0 },
    { DECPROT0_PCIE2_M0_CLRf, 1, 2, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0CLR_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_CLRf, 2, 4, SOCF_LE },
    { DECPROT0_EXT_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT0_PCIE0_M0_CLRf, 2, 0, SOCF_LE },
    { DECPROT0_PCIE1_M0_CLRf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0SETr_fields[] = {
    { DECPROT0_PCIE0_M0_SETf, 1, 0, 0 },
    { DECPROT0_PCIE1_M0_SETf, 1, 1, 0 },
    { DECPROT0_PCIE2_M0_SETf, 1, 2, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0SET_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_SETf, 2, 4, SOCF_LE },
    { DECPROT0_EXT_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT0_PCIE0_M0_SETf, 2, 0, SOCF_LE },
    { DECPROT0_PCIE1_M0_SETf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT0STATr_fields[] = {
    { DECPROT0_PCIE0_M0_STATf, 1, 0, SOCF_RO },
    { DECPROT0_PCIE1_M0_STATf, 1, 1, SOCF_RO },
    { DECPROT0_PCIE2_M0_STATf, 1, 2, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT0STAT_BCM53400_A0r_fields[] = {
    { DECPROT0_CMICD_M0_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { DECPROT0_EXT_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT0_PCIE0_M0_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT0_PCIE1_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1CLRr_fields[] = {
    { DECPROT1_DMA_M0_CLRf, 1, 5, 0 },
    { DECPROT1_SATA_M0_CLRf, 1, 4, 0 },
    { DECPROT1_SDIO_M0_CLRf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_CLRf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_CLRf, 1, 1, 0 },
    { DECPROT1_USB3H_M0_CLRf, 1, 0, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1CLR_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT1_EXT_M1_CLRf, 2, 0, SOCF_LE },
    { DECPROT1_SDIO_M0_CLRf, 2, 2, SOCF_LE },
    { DECPROT1_SDIO_M1_CLRf, 2, 4, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1SETr_fields[] = {
    { DECPROT1_DMA_M0_SETf, 1, 5, 0 },
    { DECPROT1_SATA_M0_SETf, 1, 4, 0 },
    { DECPROT1_SDIO_M0_SETf, 1, 3, 0 },
    { DECPROT1_USB2D_M0_SETf, 1, 2, 0 },
    { DECPROT1_USB2H_M0_SETf, 1, 1, 0 },
    { DECPROT1_USB3H_M0_SETf, 1, 0, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1SET_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT1_EXT_M1_SETf, 2, 0, SOCF_LE },
    { DECPROT1_SDIO_M0_SETf, 2, 2, SOCF_LE },
    { DECPROT1_SDIO_M1_SETf, 2, 4, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT1STATr_fields[] = {
    { DECPROT1_DMA_M0_STATf, 1, 5, SOCF_RO },
    { DECPROT1_SATA_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT1_SDIO_M0_STATf, 1, 3, SOCF_RO },
    { DECPROT1_USB2D_M0_STATf, 1, 2, SOCF_RO },
    { DECPROT1_USB2H_M0_STATf, 1, 1, SOCF_RO },
    { DECPROT1_USB3H_M0_STATf, 1, 0, SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT1STAT_BCM53400_A0r_fields[] = {
    { DECPROT1_AMAC_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT1_EXT_M1_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT1_SDIO_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { DECPROT1_SDIO_M1_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2CLRr_fields[] = {
    { DECPROT1_AMAC_FA_M0_CLRf, 1, 2, 0 },
    { DECPROT1_AMAC_FA_M1_CLRf, 1, 3, 0 },
    { DECPROT1_AMAC_M0_CLRf, 1, 0, 0 },
    { DECPROT1_AMAC_M1_CLRf, 1, 1, 0 },
    { DECPROT1_I2S_M0_CLRf, 1, 4, 0 },
    { DECPROT1_JTAG_M0_CLRf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT2CLR_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_CLRf, 2, 6, SOCF_LE },
    { DECPROT2_AMAC_M1_CLRf, 2, 0, SOCF_LE },
    { DECPROT2_USB2D_M0_CLRf, 2, 4, SOCF_LE },
    { DECPROT2_USB2H_M0_CLRf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2SETr_fields[] = {
    { DECPROT1_AMAC_FA_M0_SETf, 1, 2, 0 },
    { DECPROT1_AMAC_FA_M1_SETf, 1, 3, 0 },
    { DECPROT1_AMAC_M0_SETf, 1, 0, 0 },
    { DECPROT1_AMAC_M1_SETf, 1, 1, 0 },
    { DECPROT1_I2S_M0_SETf, 1, 4, 0 },
    { DECPROT1_JTAG_M0_SETf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT2SET_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_SETf, 2, 6, SOCF_LE },
    { DECPROT2_AMAC_M1_SETf, 2, 0, SOCF_LE },
    { DECPROT2_USB2D_M0_SETf, 2, 4, SOCF_LE },
    { DECPROT2_USB2H_M0_SETf, 2, 2, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCDECPROT2STATr_fields[] = {
    { DECPROT1_AMAC_FA_M0_STATf, 1, 2, SOCF_RO },
    { DECPROT1_AMAC_FA_M1_STATf, 1, 3, SOCF_RO },
    { DECPROT1_AMAC_M0_STATf, 1, 0, SOCF_RO },
    { DECPROT1_AMAC_M1_STATf, 1, 1, SOCF_RO },
    { DECPROT1_I2S_M0_STATf, 1, 4, SOCF_RO },
    { DECPROT1_JTAG_M0_STATf, 1, 5, SOCF_RO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCDECPROT2STAT_BCM53400_A0r_fields[] = {
    { DECPROT2_A9JTAG_M0_STATf, 2, 6, SOCF_LE|SOCF_RO },
    { DECPROT2_AMAC_M1_STATf, 2, 0, SOCF_LE|SOCF_RO },
    { DECPROT2_USB2D_M0_STATf, 2, 4, SOCF_LE|SOCF_RO },
    { DECPROT2_USB2H_M0_STATf, 2, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_TZPC_TZPCR0SIZEr_fields[] = {
    { R0SIZEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_TZPC_TZPCR0SIZE_BCM53400_A0r_fields[] = {
    { R0SIZEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE0_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE1_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE2_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE3_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TABLE4_LOG_TO_PHY_MAPm_fields[] = {
    { LOG_TO_PHY_MAPf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE1Q_MEMBERSHIP_INGRESSm_fields[] = {
    { BRIDGE1Q_MEMBERSHIP_INGRESS_IS_MEMBERf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE1Q_PP_PAm_fields[] = {
    { BRIDGE1Q_PP_PA_ENABLE_INGRESS_MEMBERSHIP_FILTERf, 1, 9, 0 | SOCF_GLOBAL },
    { BRIDGE1Q_PP_PA_VLAN_DOMAINf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE1Q_STP_STATEm_fields[] = {
    { BRIDGE1Q_STP_STATE_STATEf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_ACCEPTABLE_FRAME_TYPEm_fields[] = {
    { BRIDGE_ACCEPTABLE_FRAME_TYPE_SNOOP_COMMANDf, 20, 13, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_ACCEPTABLE_FRAME_TYPE_SNOOP_STRENGTHf, 2, 11, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_ACCEPTABLE_FRAME_TYPE_TRAP_CODEf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_ACCEPTABLE_FRAME_TYPE_TRAP_STRENGTHf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_IP_TCm_fields[] = {
    { BRIDGE_IP_TC_DROP_PRECEDENCEf, 2, 5, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IP_TC_DROP_PRECEDENCE_VALIDf, 1, 4, 0 | SOCF_GLOBAL },
    { BRIDGE_IP_TC_TRAFFIC_CLASSf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IP_TC_TRAFFIC_CLASS_VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_L4_PORT_TCm_fields[] = {
    { BRIDGE_L4_PORT_TC_TRAFFIC_CLASSf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_L4_PORT_TC_TRAFFIC_CLASS_VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_PCP_DEI_DECODEm_fields[] = {
    { BRIDGE_PCP_DEI_DECODE_DROP_PRECEDENCEf, 2, 3, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PCP_DEI_DECODE_TRAFFIC_CLASSf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_PORT_PROTOCOLm_fields[] = {
    { BRIDGE_PORT_PROTOCOL_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PORT_PROTOCOL_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 20, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PORT_PROTOCOL_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PORT_PROTOCOL_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 2, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PORT_PROTOCOL_TRAFFIC_CLASSf, 3, 37, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PORT_PROTOCOL_TRAFFIC_CLASS_VALIDf, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_PP_PAm_fields[] = {
    { BRIDGE_PP_PA_DEFAULT_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 31, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_DEFAULT_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 33, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_DEFAULT_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 13, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_DEFAULT_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 15, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_802_1Xf, 1, 61, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_ARP_FILTERf, 1, 0, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_DHCP_V4_FILTERf, 1, 4, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_DHCP_V6_FILTERf, 1, 5, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_DP_INCOMING_TAGf, 1, 60, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_IGMP_FILTERf, 1, 2, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_MLD_FILTERf, 1, 3, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_MY_ARP_FILTERf, 1, 1, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TAG_INCOMING_PACKETf, 1, 49, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TAG_IPV4_SUBNETf, 1, 51, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TAG_PORT_PROTOCOLf, 1, 52, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TAG_SAf, 1, 50, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TC_INCOMING_TAGf, 1, 59, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TC_IPV4_SUBNETf, 1, 54, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TC_L4_PROTOCOLf, 1, 55, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_ENABLE_TC_PORT_PROTOCOLf, 1, 53, 0 | SOCF_GLOBAL },
    { BRIDGE_PP_PA_PROFILE_INCOMING_PORT_L3_PROTOCOLf, 3, 10, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_PROFILE_PCP_DEI_DECODEf, 3, 56, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_SA_DROP_INDEXf, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_PP_PA_TAG_FORMAT_PROFILEf, 4, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_TAG_FORMATm_fields[] = {
    { BRIDGE_TAG_FORMAT_ACTION_INDEXf, 3, 35, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_C_TAG_FORMATf, 3, 15, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_C_TAG_STRENGTHf, 2, 13, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_C_TAG_TCI_OFFSET_BITSf, 8, 18, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_PCP_DEI_TAG_EXISTf, 1, 26, 0 | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_PCP_DEI_TAG_TCI_OFFSET_BITSf, 5, 27, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_S_TAG_FORMATf, 3, 2, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_S_TAG_STRENGTHf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_S_TAG_TCI_OFFSET_BITSf, 8, 5, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_TAG_FORMAT_TAG_FORMATf, 3, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_UNKNOWN_DA_ACTIONm_fields[] = {
    { BRIDGE_UNKNOWN_DA_ACTION_DESTINATIONf, 19, 34, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_UNKNOWN_DA_ACTION_OVERRIDE_VSI_DEFAULT_ACTIONf, 1, 0, 0 | SOCF_GLOBAL },
    { BRIDGE_UNKNOWN_DA_ACTION_SNOOP_COMMANDf, 20, 14, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_UNKNOWN_DA_ACTION_SNOOP_STRENGTHf, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_UNKNOWN_DA_ACTION_TRAP_CODEf, 8, 4, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_UNKNOWN_DA_ACTION_TRAP_STRENGTHf, 3, 1, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_VLAN_EDIT_COMMANDm_fields[] = {
    { BRIDGE_VLAN_EDIT_COMMAND_TAG0_TPID_INDEXf, 3, 2, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VLAN_EDIT_COMMAND_TAG0_VID_SOURCEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VLAN_EDIT_COMMAND_TAG1_TPID_INDEXf, 3, 7, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VLAN_EDIT_COMMAND_TAG1_VID_SOURCEf, 2, 5, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VLAN_EDIT_COMMAND_TAGS_TO_REMOVEf, 2, 10, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_BRIDGE_VSIm_fields[] = {
    { BRIDGE_VSI_DESTINATIONf, 19, 61, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_FIDf, 15, 83, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_FID_CLASSf, 3, 80, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_IPV4_COMPATIBLE_MC_ENABLE_SSMf, 1, 60, 0 | SOCF_GLOBAL },
    { BRIDGE_VSI_IPV4_COMPATIBLE_MC_USE_FIDf, 1, 59, 0 | SOCF_GLOBAL },
    { BRIDGE_VSI_L2CP_PROFILEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_MC_MY_MAC_VALID0f, 1, 57, 0 | SOCF_GLOBAL },
    { BRIDGE_VSI_MC_MY_MAC_VALID1f, 1, 58, 0 | SOCF_GLOBAL },
    { BRIDGE_VSI_TOPOLOGY_IDf, 6, 2, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_UC_MY_MACf, 48, 9, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_VSI_UC_MY_MAC_VALIDf, 1, 8, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_FIRST_PROTOCOLS_DBm_fields[] = {
    { FIRST_PROTOCOLS_RESULT_FIRST_PROTOCOL_CODEf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_L2_INTERFACEm_fields[] = {
    { L2_INTERFACE_DA_NOT_FOUND_PROFILEf, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_DESIRED_TAG_FORMATf, 3, 35, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_FILTER_SAME_INTERFACE_MCf, 1, 64, 0 | SOCF_GLOBAL },
    { L2_INTERFACE_FILTER_SAME_INTERFACE_UCf, 1, 65, 0 | SOCF_GLOBAL },
    { L2_INTERFACE_MEF_L2CP_PROFILEf, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_PROTECTION_PATHf, 1, 15, 0 | SOCF_GLOBAL },
    { L2_INTERFACE_PROTECTION_POINTERf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_STP_STATEf, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_VID1f, 12, 38, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_VID2f, 12, 50, SOCF_LE | SOCF_GLOBAL },
    { L2_INTERFACE_VSI_IDf, 15, 20, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_L2_PROTECTION_STATUSm_fields[] = {
    { L2_PROTECTION_STATUS_PROTECTION_PATHf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_PP_PA_DBm_fields[] = {
    { PP_PA_RESULT_ACCEPTABLE_FRAM_TYPE_PROFILEf, 1, 166, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_DESTINATION_DESTINATIONf, 19, 45, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_DESTINATION_STRENGTHf, 3, 42, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_DROP_PRECEDENCEf, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_ENCAPSULATION_DATAf, 24, 90, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_ENCAPSULATION_FORMATf, 4, 86, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_FWD_DATA_FORMATf, 4, 82, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_L2_IIFf, 16, 182, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_OIF_IDf, 18, 64, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_PACKET_MIRROR_ACTION_COMMANDf, 20, 116, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_PACKET_MIRROR_ACTION_STRENGTHf, 2, 114, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_PACKET_SNOOP_ACTION_COMMANDf, 20, 138, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_PACKET_SNOOP_ACTION_STRENGTHf, 2, 136, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_DEFAULT_TRAFFIC_CLASSf, 3, 37, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_ENABLE_DP_IP_TCf, 1, 165, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_ENABLE_EGRESS_MEMBERSHIP_FILTERf, 1, 207, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_ENABLE_INGRESS_MEMBERSHIP_FILTERf, 1, 206, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_ENABLE_TC_IP_TCf, 1, 164, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_FILTER_SAME_INTERFACE_MCf, 1, 209, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_FILTER_SAME_INTERFACE_UCf, 1, 208, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_FIRST_HEADER_TYPEf, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_PORT_MODELf, 1, 169, 0 | SOCF_GLOBAL },
    { PP_PA_RESULT_PROFILE_INCOMING_TAGf, 3, 158, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_PROFILE_TC_PORT_PROTOCOLf, 3, 161, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_PVIDf, 12, 170, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_PVLAN_PORT_TYPEf, 2, 210, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_RESERVED_MC_PROFILEf, 2, 167, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_SYS_Pf, 16, 21, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_SYS_PAf, 16, 5, SOCF_LE | SOCF_GLOBAL },
    { PP_PA_RESULT_VLAN_DOMAINf, 8, 198, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_SNOOP_COMMANDm_fields[] = {
    { SNOOP_COMMAND_SNOOP_COMMANDf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_TERMINATION_DBm_fields[] = {
    { TERMINATION_RESULT_PP_SPAf, 9, 2, SOCF_LE | SOCF_GLOBAL },
    { TERMINATION_RESULT_PREAMBLE_SIZEf, 4, 27, SOCF_LE | SOCF_GLOBAL },
    { TERMINATION_RESULT_SYS_SPAf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { TERMINATION_RESULT_TYPEf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TABLE_VSI_TO_RIF_TABLEm_fields[] = {
    { VSI_TO_RIF_TABLE_RIF_IDf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { VSI_TO_RIF_TABLE_RIF_ID_VALIDf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TAILm_fields[] = {
    { TAILPTRf, 22, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TAIL_LLAm_fields[] = {
    { BUFFERf, 18, 10, SOCF_LE | SOCF_GLOBAL },
    { BUFFER_OFFSETf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 34, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_NOPm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 248, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_READm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 216, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 7, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 35, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV7f, 156, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_CMD_WRITEm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { Gf, 1, 152, 0 | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 216, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 7, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 35, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV7f, 3, 153, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_RAW_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 25, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 192, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BB_RAW_CMD_WRITEm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 25, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 30, 162, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { S0f, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { S1f, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { S2f, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { S3f, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { S4f, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { S5f, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { S6f, 18, 108, SOCF_LE | SOCF_GLOBAL },
    { S7f, 18, 126, SOCF_LE | SOCF_GLOBAL },
    { S8f, 18, 144, SOCF_LE | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 23, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 192, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_CMD_WRITEm_fields[] = {
    { ADATAf, 17, 128, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PNUMBERf, 9, 192, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 23, 201, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 47, 145, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 128, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_WIDE_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 15, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 1, 239, SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_BRR_WIDE_CMD_WRITEm_fields[] = {
    { ADATA0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { ADATA1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { ADATA10f, 16, 160, SOCF_LE | SOCF_GLOBAL },
    { ADATA11f, 16, 176, SOCF_LE | SOCF_GLOBAL },
    { ADATA2f, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { ADATA3f, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { ADATA4f, 16, 64, SOCF_LE | SOCF_GLOBAL },
    { ADATA5f, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { ADATA6f, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { ADATA7f, 16, 112, SOCF_LE | SOCF_GLOBAL },
    { ADATA8f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { ADATA9f, 16, 144, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { FORMATf, 4, 244, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 15, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 1, 239, SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 32, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_FIND_BUCKETm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 88, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_PROPAGATEm_fields[] = {
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 5, 243, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 48, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 8, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_READm_fields[] = {
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { TARGETf, 4, 244, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_REPLACEm_fields[] = {
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { BPM_LENGTHf, 8, 216, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 5, 243, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 16, 224, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 24, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 8, 152, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_CMD_WRITEm_fields[] = {
    { ALIGN_RIGHTf, 1, 156, 0 | SOCF_GLOBAL },
    { BEST_MATCHf, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { BPM_LENGTHf, 8, 216, SOCF_LE | SOCF_GLOBAL },
    { BUCKETf, 12, 192, SOCF_LE | SOCF_GLOBAL },
    { Gf, 1, 152, 0 | SOCF_GLOBAL },
    { KSHIFTf, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 12, 224, SOCF_LE | SOCF_GLOBAL },
    { PDATA127_96f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PDATA143_128f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PDATA31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PDATA63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PDATA95_64f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PLENGTHf, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 1, 243, SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 4, 236, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV4f, 4, 204, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV5f, 3, 157, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV6f, 3, 153, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGf, 3, 240, SOCF_LE | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { TARGETf, 4, 244, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_RAW_TCAM_CMD_READm_fields[] = {
    { ADDRf, 11, 224, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 13, 235, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 224, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TAPS_RPB_RAW_TCAM_CMD_WRITEm_fields[] = {
    { ADDRf, 11, 224, SOCF_LE | SOCF_GLOBAL },
    { BLKf, 2, 252, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 94, 0, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 94, 96, SOCF_LE | SOCF_GLOBAL },
    { RESV2f, 13, 235, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 32, 192, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TAPSIf, 2, 254, SOCF_LE | SOCF_GLOBAL },
    { TAPS_OPCODEf, 4, 248, SOCF_LE | SOCF_GLOBAL },
    { VDf, 2, 94, SOCF_LE | SOCF_GLOBAL },
    { VMf, 2, 190, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMACTION0m_fields[] = {
    { HIGHf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { LOWf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAMBANKm_fields[] = {
    { TCAMBANKf, 302, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAM_1STPASSKEYPROFILERESOLVEDDATAm_fields[] = {
    { BANKA_DB_ID_AND_VALUEf, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { BANKA_DB_ID_OR_VALUEf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { BANKA_KEYSELECTf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { BANKB_DB_ID_AND_VALUEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { BANKB_DB_ID_OR_VALUEf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { BANKB_KEYSELECTf, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { BANKC_DB_ID_AND_VALUEf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { BANKC_DB_ID_OR_VALUEf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { BANKC_KEYSELECTf, 4, 24, SOCF_LE | SOCF_GLOBAL },
    { BANKD_DB_ID_AND_VALUEf, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { BANKD_DB_ID_OR_VALUEf, 4, 44, SOCF_LE | SOCF_GLOBAL },
    { BANKD_KEYSELECTf, 4, 36, SOCF_LE | SOCF_GLOBAL },
    { TCAM_PD1_MEMBERSf, 4, 48, SOCF_LE | SOCF_GLOBAL },
    { TCAM_PD2_MEMBERSf, 4, 52, SOCF_LE | SOCF_GLOBAL },
    { TCAM_SEL3_MEMBERf, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { TCAM_SEL4_MEMBERf, 2, 58, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_BRIDGE_IPV4_SUBNETm_fields[] = {
    { BRIDGE_IPV4_SUBNET_C_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 82, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IPV4_SUBNET_C_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 84, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IPV4_SUBNET_S_TAG_VLAN_TAG_TCI_STRENGTH_STRENGTHf, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IPV4_SUBNET_S_TAG_VLAN_TAG_TCI_STRENGTH_VLAN_TAG_TCIf, 16, 66, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IPV4_SUBNET_TRAFFIC_CLASSf, 3, 101, SOCF_LE | SOCF_GLOBAL },
    { BRIDGE_IPV4_SUBNET_TRAFFIC_CLASS_VALIDf, 1, 100, 0 | SOCF_GLOBAL },
    { KEY_BRIDGE_IPV4_SUBNET_SIPf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { KEY_BRIDGE_IPV4_SUBNET_SIP_MASKf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_BRIDGE_L4_PORTm_fields[] = {
    { BRIDGE_L4_PORT_RANGEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { KEY_BRIDGE_L4_PORT_PORTf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { KEY_BRIDGE_L4_PORT_PORT_MASKf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_ETHERNET_PROTOCOL_DBm_fields[] = {
    { PROTOCOLS_RESULT_PROTOCOL_CODEf, 5, 32, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_ETHER_TAG_OR_ETHER_TYPEm_fields[] = {
    { NONAME_ETHER_TAGf, 5, 32, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_IPV4_NEXT_PROTOCOLm_fields[] = {
    { NONAME_NEXT_PROTOCOLf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_IPV6_PROTOCOL_DBm_fields[] = {
    { PROTOCOL_IPV6_RESULT_PROTOCOL_CODEf, 5, 32, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCAM_KEYRESOLUTIONPROFILEm_fields[] = {
    { KEYAND_VALUEf, 4, 3, SOCF_LE | SOCF_GLOBAL },
    { KEYOR_VALUEf, 4, 7, SOCF_LE | SOCF_GLOBAL },
    { KEYSELECTf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TCAM_PROFILEf, 4, 11, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88850_P3)
soc_field_info_t soc_TCAM_TPID_DBm_fields[] = {
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIREf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SINGLE_WIRE_STRUCTURE_SINGLE_WIRE_STRUCTURE_WIRE_MASKf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { TPID_RESULT_INDEXf, 3, 32, SOCF_LE | SOCF_GLOBAL },
    { TPID_RESULT_MI_Mf, 1, 38, 0 | SOCF_GLOBAL },
    { TPID_RESULT_SIZEf, 3, 35, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCDPMAPm_fields[] = {
    { TCDPMAPf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TCDPMAPTABLEm_fields[] = {
    { DROPPRECEDENCEf, 2, 3, SOCF_LE | SOCF_GLOBAL },
    { TRAFFICCLASSf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_TCP_FNm_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TCP_FN_BCM53400_A0m_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_TCP_FN_BCM56640_A0m_fields[] = {
    { FN0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 6, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TC_FREE_POOLm_fields[] = {
    { CONTEXT_TAGf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 12, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TDMCONFIGm_fields[] = {
    { CPUf, 1, 2, 0 | SOCF_GLOBAL },
    { HEADERf, 64, 3, SOCF_LE | SOCF_GLOBAL },
    { MODEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 67, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TDM_TABLEm_fields[] = {
    { END_FLAGf, 1, 4, 0 | SOCF_GLOBAL },
    { INTERFACE_NUMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { START_FLAGf, 1, 3, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEMA_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIEXT_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIQEN_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIQEN_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIRQE_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDIRQE_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_BSTm_fields[] = {
    { BST_STAT_HDRMf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { BST_STAT_SHAREDf, 15, 21, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 36, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRM_RSVRDf, 3, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHARED_RSVRDf, 3, 18, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 15, 21, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_PG_BST_Xm_fields[] = {
    { DATAWIDTHf, 1, 29, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 29, 0 | SOCF_GLOBAL },
    { PG_BST_STAT_HDRMf, 12, 17, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_STAT_SHAREDf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 84, 0 | SOCF_GLOBAL },
    { ECCf, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 84, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 91, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 15, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 12, 27, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 15, 69, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 15, 39, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 15, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_BCM56450_A0m_fields[] = {
    { DATAWIDTHf, 1, 108, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 18, 90, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_VALUEf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 18, 54, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 18, 72, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 12, 108, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT1_Xm_fields[] = {
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PG_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNTf, 17, 38, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G0f, 1, 56, 0 | SOCF_GLOBAL },
    { PG_SHARED_COUNT_G1f, 1, 55, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PG_SP_MIN_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_PG_CNTRS_RT2_Xm_fields[] = {
    { DATAWIDTHf, 1, 45, 0 | SOCF_GLOBAL },
    { ECCf, 6, 45, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 51, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNTf, 12, 14, SOCF_LE | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G0f, 1, 27, 0 | SOCF_GLOBAL },
    { PG_GLOBAL_HDRM_COUNT_G1f, 1, 26, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNTf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G0f, 1, 13, 0 | SOCF_GLOBAL },
    { PG_HDRM_COUNT_G1f, 1, 12, 0 | SOCF_GLOBAL },
    { PG_RESUME_LIMITf, 17, 28, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 77, 0 | SOCF_GLOBAL },
    { ECCf, 7, 77, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 77, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 84, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 45, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 12, 33, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 15, 62, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 12, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 15, 18, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 61, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 15, 46, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG0_Xm_fields[] = {
    { DATAWIDTHf, 1, 88, 0 | SOCF_GLOBAL },
    { ECCf, 7, 88, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 95, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 85, SOCF_LE | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 82, SOCF_LE | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 47, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 12, 35, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 17, 65, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 17, 48, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 34, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDI_PORT_PG_CONFIG_BCM56450_A0m_fields[] = {
    { BST_THRESHOLD_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { BST_THRESHOLD_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 100, 0 | SOCF_GLOBAL },
    { ECCf, 7, 120, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 127, 0 | SOCF_GLOBAL },
    { PG_BST_PROFILE_HDRMf, 3, 0, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_BST_PROFILE_SHAREDf, 3, 3, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { PG_GBL_HDRM_ENf, 1, 60, 0 | SOCF_GLOBAL },
    { PG_HDRM_LIMITf, 18, 42, SOCF_LE | SOCF_GLOBAL },
    { PG_MIN_LIMITf, 18, 80, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_FLOORf, 18, 6, SOCF_LE | SOCF_GLOBAL },
    { PG_RESET_OFFSETf, 18, 24, SOCF_LE | SOCF_GLOBAL },
    { PG_SHARED_DYNAMICf, 1, 79, 0 | SOCF_GLOBAL },
    { PG_SHARED_LIMITf, 18, 61, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 20, 100, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_PG_ENABLEf, 1, 98, 0 | SOCF_GLOBAL },
    { SP_SHARED_MAX_ENABLEf, 1, 99, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_BSTm_fields[] = {
    { BST_STATf, 15, 3, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 18, 0 | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHARED_RSVRDf, 3, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SP_BST_STAT_SHAREDf, 15, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_SP_BST_Xm_fields[] = {
    { DATAWIDTHf, 1, 17, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { SP_BST_STAT_PORT_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRSm_fields[] = {
    { DATAWIDTHf, 1, 15, 0 | SOCF_GLOBAL },
    { ECCf, 5, 15, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 15, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 20, 0 | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_BCM56450_A0m_fields[] = {
    { DATAWIDTHf, 1, 36, 0 | SOCF_GLOBAL },
    { ECCf, 6, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 47, 0 | SOCF_GLOBAL },
    { RESERVEDf, 5, 36, SOCF_LE|SOCF_RO|SOCF_RES | SOCF_GLOBAL },
    { SP_MIN_COUNTf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { SP_SHARED_COUNTf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_SP_CNTRS_RT_Xm_fields[] = {
    { DATAWIDTHf, 1, 38, 0 | SOCF_GLOBAL },
    { ECCf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 38, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 44, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNTf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G0f, 1, 18, 0 | SOCF_GLOBAL },
    { PORT_SP_MIN_COUNT_G1f, 1, 17, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNTf, 17, 19, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G0f, 1, 37, 0 | SOCF_GLOBAL },
    { PORT_SP_SHARED_COUNT_G1f, 1, 36, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIGm_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 45, SOCF_LE | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 48, 0 | SOCF_GLOBAL },
    { ECCf, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 15, 15, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 15, 30, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 45, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG0_Xm_fields[] = {
    { DATAWIDTHf, 1, 54, 0 | SOCF_GLOBAL },
    { ECCf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 54, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 60, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 17, 17, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 17, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 17, 34, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 51, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_THDI_PORT_SP_CONFIG_BCM56450_A0m_fields[] = {
    { BST_THRESHOLD_PROFILEf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL },
    { DATAWIDTHf, 1, 57, 0 | SOCF_GLOBAL },
    { ECCf, 6, 57, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 57, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { PORT_SP_MAX_LIMITf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_MIN_LIMITf, 18, 18, SOCF_LE | SOCF_GLOBAL },
    { PORT_SP_RESUME_LIMITf, 18, 36, SOCF_LE | SOCF_GLOBAL },
    { SP_BST_PROFILE_SHAREDf, 3, 54, SOCF_LE|SOCF_SC | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TIMESLOT_BURST_SIZE_BYTESm_fields[] = {
    { BURST_SIZE_BYTESf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 14, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 19, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_HASH0_RANDTABLE0m_fields[] = {
    { ECCf, 7, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RAND_NUMf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMA_PM_HIST0m_fields[] = {
    { COUNTERf, 47, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 47, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCPf, 7, 47, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PARITYf, 1, 53, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_REGION_DEFINITIONm_fields[] = {
    { BANK0f, 3, 24, SOCF_LE | SOCF_GLOBAL },
    { BANK1f, 3, 31, SOCF_LE | SOCF_GLOBAL },
    { BANK2f, 3, 38, SOCF_LE | SOCF_GLOBAL },
    { BANK3f, 3, 45, SOCF_LE | SOCF_GLOBAL },
    { DRAM0f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { DRAM1f, 4, 27, SOCF_LE | SOCF_GLOBAL },
    { DRAM2f, 4, 34, SOCF_LE | SOCF_GLOBAL },
    { DRAM3f, 4, 41, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 52, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REGION_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 4, 16, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED2f, 4, 48, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_DISTRIBUTOR_SCRAMBLE_TABLE0m_fields[] = {
    { ECCf, 5, 11, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REGION_BASEf, 9, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 2, 9, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV4_128m_fields[] = {
    { ECCf, 9, 119, SOCF_LE | SOCF_GLOBAL },
    { PREFIX0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PREFIX1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PREFIX2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 23, 96, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV4_256m_fields[] = {
    { ECCf, 9, 247, SOCF_LE | SOCF_GLOBAL },
    { PREFIX0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PREFIX1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PREFIX2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { PREFIX3f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { PREFIX4f, 32, 128, SOCF_LE | SOCF_GLOBAL },
    { PREFIX5f, 32, 160, SOCF_LE | SOCF_GLOBAL },
    { PREFIX6f, 32, 192, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 23, 224, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV6_128m_fields[] = {
    { ECCf, 9, 119, SOCF_LE | SOCF_GLOBAL },
    { HADJf, 7, 112, SOCF_LE | SOCF_GLOBAL },
    { PSIG0f, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { PSIG1f, 48, 48, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 16, 96, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_LPM_DBUCKET_IPV6_256m_fields[] = {
    { ECCf, 9, 247, SOCF_LE | SOCF_GLOBAL },
    { HADJf, 7, 240, SOCF_LE | SOCF_GLOBAL },
    { PSIG0f, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { PSIG1f, 48, 48, SOCF_LE | SOCF_GLOBAL },
    { PSIG2f, 48, 96, SOCF_LE | SOCF_GLOBAL },
    { PSIG3f, 48, 144, SOCF_LE | SOCF_GLOBAL },
    { PSIG4f, 48, 192, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_EML_DELETEm_fields[] = {
    { BULK_DELf, 1, 16, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 16, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 15, 17, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 14, 2, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_EML_INS_BEGIN_ENDm_fields[] = {
    { FILTERf, 1, 16, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 16, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 15, 17, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 14, 2, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_FIFO0m_fields[] = {
    { WORD0f, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { WORD1f, 64, 64, SOCF_LE | SOCF_GLOBAL },
    { WORD2f, 64, 128, SOCF_LE | SOCF_GLOBAL },
    { WORD3f, 64, 192, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_LOCK_RELEASEm_fields[] = {
    { ENTRY_NUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { GBLf, 1, 40, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 13, 41, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 2, 38, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV3f, 5, 27, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_NOPm_fields[] = {
    { ECHOf, 1, 53, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 53, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_RAW_READm_fields[] = {
    { BANKf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { DRAMf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 18, 36, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 4, 28, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ROWf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 1, 27, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_RAW_WRITEm_fields[] = {
    { BANKf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { COLUMNf, 8, 3, SOCF_LE | SOCF_GLOBAL },
    { DRAMf, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 18, 36, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ROWf, 16, 11, SOCF_LE | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 5, 27, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_XL_READm_fields[] = {
    { ENTRYNUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { KVPAIRSf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { LOOKUPf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 10, 44, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 1, 27, SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_CMD_XL_WRITEm_fields[] = {
    { ENTRYNUMf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { LOOKUPf, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 7, 44, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 3, 51, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 5, 27, SOCF_LE | SOCF_GLOBAL },
    { TABLEf, 6, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_FREE_CHAIN_FIFO0m_fields[] = {
    { N_ENTRYf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { N_TABLEf, 5, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RESPONSEm_fields[] = {
    { ERRORCODEf, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 14, 40, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 24, 8, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { SIZEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_RSP_FIFO0m_fields[] = {
    { RSPf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_TMB_UPDATER_TAPS_RESPONSEm_fields[] = {
    { ERROR0f, 1, 32, 0 | SOCF_GLOBAL },
    { ERROR1f, 1, 33, 0 | SOCF_GLOBAL },
    { OPCODEf, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { RESV1f, 20, 34, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESV2f, 24, 8, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEQNUMf, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { VALID0f, 1, 0, 0 | SOCF_GLOBAL },
    { VALID1f, 1, 1, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TMPORTPPCONTEXTCONFIGm_fields[] = {
    { PPCONTEXTOFFSET1f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PPCONTEXTOFFSET2f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { PPCONTEXTPROFILEf, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { PPCONTEXTVALUETOUSEf, 2, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TMPORTPPPORTCONFIGm_fields[] = {
    { PPPORTOFFSET1f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PPPORTOFFSET2f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { PPPORTPROFILEf, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { PPPORTUSEOFFSETDIRECTLYf, 1, 14, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TMPORTSYSPORTCONFIGm_fields[] = {
    { SYSTEMPORTOFFSET1f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { SYSTEMPORTOFFSET2f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { SYSTEMPORTPROFILEf, 2, 25, SOCF_LE | SOCF_GLOBAL },
    { SYSTEMPORTVALUEf, 13, 12, SOCF_LE | SOCF_GLOBAL },
    { SYSTEMPORTVALUETOUSEf, 2, 27, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TOKEN_MEMORY_CONTROLLERm_fields[] = {
    { SLOWSTATUSf, 1, 9, 0 | SOCF_GLOBAL },
    { TOKENCOUNTf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TOS_2COSm_fields[] = {
    { DPf, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { TCf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_TOS_FNm_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TOS_FN_BCM53400_A0m_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TOS_FN_BCM56150_A0m_fields[] = {
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TOS_FN_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TOS_FN_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FN0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { FN1f, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TRAFFICCLASSMAPPINGm_fields[] = {
    { TRAFFICCLASSMAPPINGf, 24, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRILL_DROP_STATSm_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TRILL_DROP_STATS_BCM56640_A0m_fields[] = {
    { TRILL_ERROR_DROPSf, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { TRILL_HOPCOUNT_CHECK_FAIL_DROPSf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RBRIDGE_LOOKUP_MISS_DROPSf, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { TRILL_RPF_CHECK_FAIL_DROPSf, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK32_CONFIG_TABLEm_fields[] = {
    { INNER_TPID_ENABLEf, 1, 4, 0 | SOCF_GLOBAL },
    { OUTER_TPID_ENABLEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK32_PORT_TABLEm_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 21, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 21, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 21, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM53400_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 31, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 21, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56142_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56150_A0m_fields[] = {
    { CLASS_IDf, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { DISABLE_VLAN_CHECKSf, 1, 31, 0 | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MA_BASE_POINTERf, 9, 21, SOCF_LE | SOCF_GLOBAL },
    { PACKET_MODIFICATION_DISABLEf, 1, 30, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56634_A0m_fields[] = {
    { CLASS_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { L3_IIFf, 13, 22, SOCF_LE | SOCF_GLOBAL },
    { LPORT_PROFILE_IDXf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { SOURCE_VPf, 13, 22, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 15, SOCF_LE | SOCF_GLOBAL },
    { VRF_IDf, 11, 22, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK32_PORT_TABLE_BCM56820_A0m_fields[] = {
    { CLASS_IDf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { VLAN_RANGE_IDXf, 7, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_BITMAPm_fields[] = {
    { TRUNK_BITMAPf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53314_A0m_fields[] = {
    { TRUNK_BITMAPf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56150_A0m_fields[] = {
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56218_A0m_fields[] = {
    { TRUNK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56224_A0m_fields[] = {
    { TRUNK_BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56340_A0m_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56440_A0m_fields[] = {
    { EVEN_PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56450_A0m_fields[] = {
    { EVEN_PARITYf, 1, 170, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 85, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 85, 85, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56800_A0m_fields[] = {
    { TRUNK_BITMAPf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56840_A0m_fields[] = {
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 106, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TRUNK_BITMAP_BCM88732_A0m_fields[] = {
    { ECCf, 5, 17, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 17, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 22, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 17, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_CBL_TABLEm_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56640_A0m_fields[] = {
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_TRUNK_CBL_TABLE_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 2, 0 | SOCF_GLOBAL },
    { PORT_LEARNING_CLASSf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_EGR_MASKm_fields[] = {
    { TRUNK_EGRESS_MASKf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56150_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56334_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56624_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_EGRESS_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_EGR_MASK_BCM56800_A0m_fields[] = {
    { TRUNK_EGRESS_MASKf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_TRUNK_GROUPm_fields[] = {
    { MODULE0f, 6, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 6, 27, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 6, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 6, 82, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 11, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 22, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 33, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 44, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 55, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 66, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 77, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 88, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM53400_A0m_fields[] = {
    { EVEN_PARITYf, 1, 111, 0 | SOCF_GLOBAL },
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 110, SOCF_RES | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56142_A0m_fields[] = {
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56150_A0m_fields[] = {
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56218_A0m_fields[] = {
    { MODULE0f, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 4, 26, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 4, 36, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 4, 46, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 4, 66, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 4, 76, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 10, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 20, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 40, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 50, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 80, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56440_A0m_fields[] = {
    { BASE_PTRf, 10, 6, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56450_A0m_fields[] = {
    { BASE_PTRf, 10, 6, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56514_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56514_A0m_fields[] = {
    { MODULE0f, 6, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 6, 27, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 6, 38, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 6, 49, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 6, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 6, 82, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 11, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 22, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 33, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 44, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 55, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 66, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 77, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 88, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 91, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56624_A0m_fields[] = {
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 107, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56634_A0m_fields[] = {
    { EVEN_PARITYf, 1, 110, 0 | SOCF_GLOBAL },
    { MODULE0f, 7, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 19, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 45, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 58, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 97, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 13, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 26, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 39, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 52, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 65, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 91, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 104, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 107, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56640_A0m_fields[] = {
    { BASE_PTRf, 11, 11, SOCF_LE | SOCF_GLOBAL },
    { DLB_IDf, 5, 23, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { GROUP_ENABLEf, 1, 22, 0 | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56800_A0m_fields[] = {
    { MODULE0f, 7, 5, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 7, 17, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 7, 29, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 7, 41, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 7, 53, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 7, 65, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 7, 77, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 7, 89, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 5, 12, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 5, 24, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 5, 36, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 5, 48, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 5, 60, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 5, 72, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 5, 84, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 96, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 99, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56820_A0m_fields[] = {
    { MODULE0f, 8, 6, SOCF_LE | SOCF_GLOBAL },
    { MODULE1f, 8, 20, SOCF_LE | SOCF_GLOBAL },
    { MODULE2f, 8, 34, SOCF_LE | SOCF_GLOBAL },
    { MODULE3f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { MODULE4f, 8, 62, SOCF_LE | SOCF_GLOBAL },
    { MODULE5f, 8, 76, SOCF_LE | SOCF_GLOBAL },
    { MODULE6f, 8, 90, SOCF_LE | SOCF_GLOBAL },
    { MODULE7f, 8, 104, SOCF_LE | SOCF_GLOBAL },
    { PORT0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT1f, 6, 14, SOCF_LE | SOCF_GLOBAL },
    { PORT2f, 6, 28, SOCF_LE | SOCF_GLOBAL },
    { PORT3f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { PORT4f, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { PORT5f, 6, 70, SOCF_LE | SOCF_GLOBAL },
    { PORT6f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { PORT7f, 6, 98, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 112, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 3, 115, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_GROUP_BCM56840_A0m_fields[] = {
    { BASE_PTRf, 11, 11, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 22, 0 | SOCF_GLOBAL },
    { RTAGf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_TRUNK_GROUP_BCM56850_A0m_fields[] = {
    { BASE_PTRf, 11, 34, SOCF_LE | SOCF_GLOBAL },
    { ENHANCED_HASHING_ENABLEf, 1, 20, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 49, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 46, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RH_FLOW_SET_BASEf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RH_FLOW_SET_SIZEf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { RSVD_BASE_PTRf, 1, 45, 0 | SOCF_GLOBAL },
    { RSVD_TG_SIZEf, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { RTAGf, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { TG_SIZEf, 8, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_TRUNK_MEMBERm_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_TRUNK_MEMBER_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TTLSCOPEm_fields[] = {
    { TTLSCOPEf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_INT2EXT_STREAM_MAP_TABLEm_fields[] = {
    { EVEN_PARITYf, 1, 11, 0 | SOCF_GLOBAL },
    { EXTERNAL_SIDf, 10, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 10, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_ADDR_MAP_TABLEm_fields[] = {
    { END_ADDRf, 12, 12, SOCF_LE | SOCF_GLOBAL },
    { START_ADDRf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_MMU_REQUESTSm_fields[] = {
    { OUTSTANDING_MMU_REQUESTSf, 7, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_REQUESTSm_fields[] = {
    { OUTSTANDING_PORT_REQUESTSf, 5, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_STREAM_BITMAP_TABLEm_fields[] = {
    { STREAM_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_TXLP_PORT_USED_ENTRIESm_fields[] = {
    { USED_ENTRIESf, 9, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TXSACRPTPKTSm_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR | SOCF_GLOBAL },
    { ECCf, 6, 40, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 40, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 46, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_TXTAGTABLEm_fields[] = {
    { ENTRYf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_TXUNTAGPKTSm_fields[] = {
    { COUNTf, 44, 0, SOCF_LE|SOCF_COR | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_C0)
soc_field_info_t soc_TX_PFC_SRC_PORT_LKUPm_fields[] = {
    { ENABLEf, 1, 16, 0 | SOCF_GLOBAL },
    { KEYf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_SFI_CFIFOm_fields[] = {
    { CWORDf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { RDPTRf, 8, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TX_SFI_DFIFOm_fields[] = {
    { DWORDf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_TYPE_RESOLUTION_TABLEm_fields[] = {
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL },
    { TYPE0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { TYPE1f, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { TYPE10f, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { TYPE11f, 4, 44, SOCF_LE | SOCF_GLOBAL },
    { TYPE12f, 4, 48, SOCF_LE | SOCF_GLOBAL },
    { TYPE13f, 4, 52, SOCF_LE | SOCF_GLOBAL },
    { TYPE14f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { TYPE15f, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { TYPE2f, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { TYPE3f, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { TYPE4f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { TYPE5f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { TYPE6f, 4, 24, SOCF_LE | SOCF_GLOBAL },
    { TYPE7f, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { TYPE8f, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { TYPE9f, 4, 36, SOCF_LE | SOCF_GLOBAL }
};
#endif

