// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matchFilter_HH_
#define _matchFilter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matchFilter_buffIbkb.h"
#include "matchFilter_buffIcud.h"

namespace ap_rtl {

struct matchFilter : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_r_TDATA;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<32> > out_r_TDATA;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_out< sc_lv<1> > out_r_TLAST;


    // Module declarations
    matchFilter(sc_module_name name);
    SC_HAS_PROCESS(matchFilter);

    ~matchFilter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matchFilter_buffIbkb* buffIn_data_V_U;
    matchFilter_buffIcud* buffIn_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > in_data_V_0_data_out;
    sc_signal< sc_logic > in_data_V_0_vld_in;
    sc_signal< sc_logic > in_data_V_0_vld_out;
    sc_signal< sc_logic > in_data_V_0_ack_in;
    sc_signal< sc_logic > in_data_V_0_ack_out;
    sc_signal< sc_lv<32> > in_data_V_0_payload_A;
    sc_signal< sc_lv<32> > in_data_V_0_payload_B;
    sc_signal< sc_logic > in_data_V_0_sel_rd;
    sc_signal< sc_logic > in_data_V_0_sel_wr;
    sc_signal< sc_logic > in_data_V_0_sel;
    sc_signal< sc_logic > in_data_V_0_load_A;
    sc_signal< sc_logic > in_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_data_V_0_state;
    sc_signal< sc_logic > in_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > in_last_V_0_data_out;
    sc_signal< sc_logic > in_last_V_0_vld_in;
    sc_signal< sc_logic > in_last_V_0_vld_out;
    sc_signal< sc_logic > in_last_V_0_ack_in;
    sc_signal< sc_logic > in_last_V_0_ack_out;
    sc_signal< sc_lv<1> > in_last_V_0_payload_A;
    sc_signal< sc_lv<1> > in_last_V_0_payload_B;
    sc_signal< sc_logic > in_last_V_0_sel_rd;
    sc_signal< sc_logic > in_last_V_0_sel_wr;
    sc_signal< sc_logic > in_last_V_0_sel;
    sc_signal< sc_logic > in_last_V_0_load_A;
    sc_signal< sc_logic > in_last_V_0_load_B;
    sc_signal< sc_lv<2> > in_last_V_0_state;
    sc_signal< sc_logic > in_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > out_data_V_1_data_out;
    sc_signal< sc_logic > out_data_V_1_vld_in;
    sc_signal< sc_logic > out_data_V_1_vld_out;
    sc_signal< sc_logic > out_data_V_1_ack_in;
    sc_signal< sc_logic > out_data_V_1_ack_out;
    sc_signal< sc_lv<32> > out_data_V_1_payload_A;
    sc_signal< sc_lv<32> > out_data_V_1_payload_B;
    sc_signal< sc_logic > out_data_V_1_sel_rd;
    sc_signal< sc_logic > out_data_V_1_sel_wr;
    sc_signal< sc_logic > out_data_V_1_sel;
    sc_signal< sc_logic > out_data_V_1_load_A;
    sc_signal< sc_logic > out_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_data_V_1_state;
    sc_signal< sc_logic > out_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_last_V_1_data_out;
    sc_signal< sc_logic > out_last_V_1_vld_in;
    sc_signal< sc_logic > out_last_V_1_vld_out;
    sc_signal< sc_logic > out_last_V_1_ack_in;
    sc_signal< sc_logic > out_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_last_V_1_payload_B;
    sc_signal< sc_logic > out_last_V_1_sel_rd;
    sc_signal< sc_logic > out_last_V_1_sel_wr;
    sc_signal< sc_logic > out_last_V_1_sel;
    sc_signal< sc_logic > out_last_V_1_load_A;
    sc_signal< sc_logic > out_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_last_V_1_state;
    sc_signal< sc_logic > out_last_V_1_state_cmp_full;
    sc_signal< sc_logic > in_r_TDATA_blk_n;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > out_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond_i_fu_242_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > a_cast2_fu_205_p1;
    sc_signal< sc_lv<32> > a_cast2_reg_413;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > a_1_fu_215_p2;
    sc_signal< sc_lv<7> > a_1_reg_422;
    sc_signal< sc_lv<1> > tmp_fu_209_p2;
    sc_signal< sc_lv<1> > out_last_V_1_reg_437;
    sc_signal< sc_lv<8> > b_fu_248_p2;
    sc_signal< sc_lv<8> > b_reg_445;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< sc_lv<32> > p_Result_s_fu_366_p1;
    sc_signal< sc_lv<16> > tempI_V_fu_401_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > tempQ_V_fu_407_p2;
    sc_signal< sc_lv<7> > buffIn_data_V_address0;
    sc_signal< sc_logic > buffIn_data_V_ce0;
    sc_signal< sc_logic > buffIn_data_V_we0;
    sc_signal< sc_lv<32> > buffIn_data_V_d0;
    sc_signal< sc_lv<32> > buffIn_data_V_q0;
    sc_signal< sc_lv<7> > buffIn_last_V_address0;
    sc_signal< sc_logic > buffIn_last_V_ce0;
    sc_signal< sc_logic > buffIn_last_V_we0;
    sc_signal< sc_lv<1> > buffIn_last_V_d0;
    sc_signal< sc_lv<1> > buffIn_last_V_q0;
    sc_signal< sc_lv<7> > a_reg_159;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > p_Val2_1_reg_170;
    sc_signal< sc_lv<16> > p_Val2_s_reg_182;
    sc_signal< sc_lv<8> > b_i_reg_194;
    sc_signal< sc_lv<32> > a_1_cast_fu_221_p1;
    sc_signal< sc_lv<32> > b_i_cast1_fu_237_p1;
    sc_signal< bool > ap_block_state7;
    sc_signal< sc_lv<5> > tmp_3_fu_272_p1;
    sc_signal< sc_lv<11> > ret_V_fu_254_p4;
    sc_signal< sc_lv<1> > tmp_8_i_fu_276_p2;
    sc_signal< sc_lv<11> > ret_V_1_fu_282_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_264_p3;
    sc_signal< sc_lv<11> > p_i_fu_288_p3;
    sc_signal< sc_lv<5> > tmp_5_fu_322_p1;
    sc_signal< sc_lv<11> > ret_V_2_fu_304_p4;
    sc_signal< sc_lv<1> > tmp_i_fu_326_p2;
    sc_signal< sc_lv<11> > ret_V_3_fu_332_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_314_p3;
    sc_signal< sc_lv<11> > p_1_i_fu_338_p3;
    sc_signal< sc_lv<11> > p_3_i_fu_346_p3;
    sc_signal< sc_lv<11> > p_2_i_fu_296_p3;
    sc_signal< sc_lv<16> > loc_V_1_trunc_i_fu_354_p1;
    sc_signal< sc_lv<27> > tmp_i_9_fu_358_p3;
    sc_signal< sc_lv<11> > tmp_1_fu_371_p4;
    sc_signal< sc_lv<11> > tmp_6_fu_389_p1;
    sc_signal< sc_lv<16> > p_Val2_3_fu_381_p3;
    sc_signal< sc_lv<16> > p_Val2_4_fu_393_p3;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1A;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_1_cast_fu_221_p1();
    void thread_a_1_fu_215_p2();
    void thread_a_cast2_fu_205_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_state5_io();
    void thread_ap_block_state7();
    void thread_ap_rst_n_inv();
    void thread_b_fu_248_p2();
    void thread_b_i_cast1_fu_237_p1();
    void thread_buffIn_data_V_address0();
    void thread_buffIn_data_V_ce0();
    void thread_buffIn_data_V_d0();
    void thread_buffIn_data_V_we0();
    void thread_buffIn_last_V_address0();
    void thread_buffIn_last_V_ce0();
    void thread_buffIn_last_V_d0();
    void thread_buffIn_last_V_we0();
    void thread_exitcond_i_fu_242_p2();
    void thread_in_data_V_0_ack_in();
    void thread_in_data_V_0_ack_out();
    void thread_in_data_V_0_data_out();
    void thread_in_data_V_0_load_A();
    void thread_in_data_V_0_load_B();
    void thread_in_data_V_0_sel();
    void thread_in_data_V_0_state_cmp_full();
    void thread_in_data_V_0_vld_in();
    void thread_in_data_V_0_vld_out();
    void thread_in_last_V_0_ack_in();
    void thread_in_last_V_0_ack_out();
    void thread_in_last_V_0_data_out();
    void thread_in_last_V_0_load_A();
    void thread_in_last_V_0_load_B();
    void thread_in_last_V_0_sel();
    void thread_in_last_V_0_state_cmp_full();
    void thread_in_last_V_0_vld_in();
    void thread_in_last_V_0_vld_out();
    void thread_in_r_TDATA_blk_n();
    void thread_in_r_TREADY();
    void thread_loc_V_1_trunc_i_fu_354_p1();
    void thread_out_data_V_1_ack_in();
    void thread_out_data_V_1_ack_out();
    void thread_out_data_V_1_data_out();
    void thread_out_data_V_1_load_A();
    void thread_out_data_V_1_load_B();
    void thread_out_data_V_1_sel();
    void thread_out_data_V_1_state_cmp_full();
    void thread_out_data_V_1_vld_in();
    void thread_out_data_V_1_vld_out();
    void thread_out_last_V_1_ack_in();
    void thread_out_last_V_1_ack_out();
    void thread_out_last_V_1_data_out();
    void thread_out_last_V_1_load_A();
    void thread_out_last_V_1_load_B();
    void thread_out_last_V_1_sel();
    void thread_out_last_V_1_state_cmp_full();
    void thread_out_last_V_1_vld_in();
    void thread_out_last_V_1_vld_out();
    void thread_out_r_TDATA();
    void thread_out_r_TDATA_blk_n();
    void thread_out_r_TLAST();
    void thread_out_r_TVALID();
    void thread_p_1_i_fu_338_p3();
    void thread_p_2_i_fu_296_p3();
    void thread_p_3_i_fu_346_p3();
    void thread_p_Result_s_fu_366_p1();
    void thread_p_Val2_3_fu_381_p3();
    void thread_p_Val2_4_fu_393_p3();
    void thread_p_i_fu_288_p3();
    void thread_ret_V_1_fu_282_p2();
    void thread_ret_V_2_fu_304_p4();
    void thread_ret_V_3_fu_332_p2();
    void thread_ret_V_fu_254_p4();
    void thread_tempI_V_fu_401_p2();
    void thread_tempQ_V_fu_407_p2();
    void thread_tmp_1_fu_371_p4();
    void thread_tmp_2_fu_264_p3();
    void thread_tmp_3_fu_272_p1();
    void thread_tmp_4_fu_314_p3();
    void thread_tmp_5_fu_322_p1();
    void thread_tmp_6_fu_389_p1();
    void thread_tmp_8_i_fu_276_p2();
    void thread_tmp_fu_209_p2();
    void thread_tmp_i_9_fu_358_p3();
    void thread_tmp_i_fu_326_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
