{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670003522369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670003522378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:52:02 2022 " "Processing started: Fri Dec 02 11:52:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670003522378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003522378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROYECTO3 -c PROYECTO3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROYECTO3 -c PROYECTO3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003522379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670003523113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670003523114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfm-arqdivfm " "Found design unit 1: divfm-arqdivfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divfm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548872 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfm " "Found entity 1: divfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divfm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-arqen " "Found design unit 1: entrada-arqen" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548877 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-arqest " "Found design unit 1: estados-arqest" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548880 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/movimiento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548884 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/movimiento.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1-arq " "Found design unit 1: mul2x1-arq" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548887 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1 " "Found entity 1: mul2x1" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mulsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1sum-arq " "Found design unit 1: mul2x1sum-arq" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mulsuma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1sum " "Found entity 1: mul2x1sum" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mulsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-arq " "Found design unit 1: suma-arq" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/suma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548894 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/suma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq " "Found design unit 1: UL-arq" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/UL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548898 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/UL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unionsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unionsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unionsuma-arq " "Found design unit 1: unionsuma-arq" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548901 ""} { "Info" "ISGN_ENTITY_NAME" "1 unionSuma " "Found entity 1: unionSuma" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yo-arq " "Found design unit 1: yo-arq" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548908 ""} { "Info" "ISGN_ENTITY_NAME" "1 yo " "Found entity 1: yo" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-arqtrigger " "Found design unit 1: trigger-arqtrigger" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548913 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/senal.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548916 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf3-arqdivf " "Found design unit 1: divf3-arqdivf" {  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548919 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf3 " "Found entity 1: divf3" {  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arqcontador " "Found design unit 1: contador-arqcontador" {  } { { "contador.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548924 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003548924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003548924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yo " "Elaborating entity \"yo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670003548995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Co yo.vhd(13) " "VHDL Signal Declaration warning at yo.vhd(13): used implicit default value for signal \"Co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670003548997 "|yo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A yo.vhd(23) " "VHDL Signal Declaration warning at yo.vhd(23): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670003548998 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(49) " "VHDL Process Statement warning at yo.vhd(49): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003548999 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "velocidad yo.vhd(51) " "VHDL Process Statement warning at yo.vhd(51): signal \"velocidad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003548999 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(62) " "VHDL Process Statement warning at yo.vhd(62): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549000 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "velocidad yo.vhd(44) " "VHDL Process Statement warning at yo.vhd(44): inferring latch(es) for signal or variable \"velocidad\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003549000 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(44) " "VHDL Process Statement warning at yo.vhd(44): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003549000 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(72) " "VHDL Process Statement warning at yo.vhd(72): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549001 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(75) " "VHDL Process Statement warning at yo.vhd(75): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549001 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(67) " "VHDL Process Statement warning at yo.vhd(67): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003549001 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[0\] yo.vhd(67) " "Inferred latch for \"stat\[0\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549004 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[1\] yo.vhd(67) " "Inferred latch for \"stat\[1\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549005 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[2\] yo.vhd(67) " "Inferred latch for \"stat\[2\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549005 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[3\] yo.vhd(44) " "Inferred latch for \"stat\[3\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549005 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[0\] yo.vhd(44) " "Inferred latch for \"velocidad\[0\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549005 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[1\] yo.vhd(44) " "Inferred latch for \"velocidad\[1\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549005 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[2\] yo.vhd(44) " "Inferred latch for \"velocidad\[2\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549006 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[3\] yo.vhd(44) " "Inferred latch for \"velocidad\[3\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549006 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[4\] yo.vhd(44) " "Inferred latch for \"velocidad\[4\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549006 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[5\] yo.vhd(44) " "Inferred latch for \"velocidad\[5\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549006 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[6\] yo.vhd(44) " "Inferred latch for \"velocidad\[6\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549006 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[7\] yo.vhd(44) " "Inferred latch for \"velocidad\[7\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549007 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[8\] yo.vhd(44) " "Inferred latch for \"velocidad\[8\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549007 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[9\] yo.vhd(44) " "Inferred latch for \"velocidad\[9\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549007 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[10\] yo.vhd(44) " "Inferred latch for \"velocidad\[10\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549007 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[11\] yo.vhd(44) " "Inferred latch for \"velocidad\[11\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549007 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[12\] yo.vhd(44) " "Inferred latch for \"velocidad\[12\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[13\] yo.vhd(44) " "Inferred latch for \"velocidad\[13\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[14\] yo.vhd(44) " "Inferred latch for \"velocidad\[14\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[15\] yo.vhd(44) " "Inferred latch for \"velocidad\[15\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[16\] yo.vhd(44) " "Inferred latch for \"velocidad\[16\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[17\] yo.vhd(44) " "Inferred latch for \"velocidad\[17\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549008 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[18\] yo.vhd(44) " "Inferred latch for \"velocidad\[18\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[19\] yo.vhd(44) " "Inferred latch for \"velocidad\[19\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[20\] yo.vhd(44) " "Inferred latch for \"velocidad\[20\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[21\] yo.vhd(44) " "Inferred latch for \"velocidad\[21\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[22\] yo.vhd(44) " "Inferred latch for \"velocidad\[22\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[23\] yo.vhd(44) " "Inferred latch for \"velocidad\[23\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[24\] yo.vhd(44) " "Inferred latch for \"velocidad\[24\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[25\] yo.vhd(44) " "Inferred latch for \"velocidad\[25\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[26\] yo.vhd(44) " "Inferred latch for \"velocidad\[26\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549009 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[27\] yo.vhd(44) " "Inferred latch for \"velocidad\[27\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549010 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[28\] yo.vhd(44) " "Inferred latch for \"velocidad\[28\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549010 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[29\] yo.vhd(44) " "Inferred latch for \"velocidad\[29\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549010 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[30\] yo.vhd(44) " "Inferred latch for \"velocidad\[30\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549010 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[31\] yo.vhd(44) " "Inferred latch for \"velocidad\[31\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549010 "|yo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unionSuma unionSuma:u1 A:arq " "Elaborating entity \"unionSuma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\"" {  } { { "yo.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1sum unionSuma:u1\|mul2x1sum:u1 A:arq " "Elaborating entity \"mul2x1sum\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|mul2x1sum:u1\"" {  } { { "unionsuma.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "suma unionSuma:u1\|suma:u2 A:arq " "Elaborating entity \"suma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|suma:u2\"" {  } { { "unionsuma.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL UL:u2 A:arq " "Elaborating entity \"UL\" using architecture \"A:arq\" for hierarchy \"UL:u2\"" {  } { { "yo.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1 mul2x1:u3 A:arq " "Elaborating entity \"mul2x1\" using architecture \"A:arq\" for hierarchy \"mul2x1:u3\"" {  } { { "yo.vhd" "u3" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u4 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u4\"" {  } { { "yo.vhd" "u4" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u5 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u5\"" {  } { { "yo.vhd" "u5" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "entrada entrada:u6 A:arqen " "Elaborating entity \"entrada\" using architecture \"A:arqen\" for hierarchy \"entrada:u6\"" {  } { { "yo.vhd" "u6" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estados estados:u7 A:arqest " "Elaborating entity \"estados\" using architecture \"A:arqest\" for hierarchy \"estados:u7\"" {  } { { "yo.vhd" "u7" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir estados.vhd(33) " "VHDL Process Statement warning at estados.vhd(33): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549123 "|yo|estados:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u8 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u8\"" {  } { { "yo.vhd" "u8" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf3 divf3:u9 A:arqdivf " "Elaborating entity \"divf3\" using architecture \"A:arqdivf\" for hierarchy \"divf3:u9\"" {  } { { "yo.vhd" "u9" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u10 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u10\"" {  } { { "yo.vhd" "u10" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "trigger trigger:u11 A:arqtrigger " "Elaborating entity \"trigger\" using architecture \"A:arqtrigger\" for hierarchy \"trigger:u11\"" {  } { { "yo.vhd" "u11" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst trigger.vhd(14) " "VHDL Process Statement warning at trigger.vhd(14): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549176 "|yo|trigger:u11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo trigger.vhd(16) " "VHDL Process Statement warning at trigger.vhd(16): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003549177 "|yo|trigger:u11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida trigger.vhd(12) " "VHDL Process Statement warning at trigger.vhd(12): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003549177 "|yo|trigger:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida trigger.vhd(12) " "Inferred latch for \"salida\" at trigger.vhd(12)" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003549177 "|yo|trigger:u11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:u12 A:arqcontador " "Elaborating entity \"contador\" using architecture \"A:arqcontador\" for hierarchy \"contador:u12\"" {  } { { "yo.vhd" "u12" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003549186 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "entrada:u6\|Mux2 " "Found clock multiplexer entrada:u6\|Mux2" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670003549485 "|yo|entrada:u6|Mux2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670003549485 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[3\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[3\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[4\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[4\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[5\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[5\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[6\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[6\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[7\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[7\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[8\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[8\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[9\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[9\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[10\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[10\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[11\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[11\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[12\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[12\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[13\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[13\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[14\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[14\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[15\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[15\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[16\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[16\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[17\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[17\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[18\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[18\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[19\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[19\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[20\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[20\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[21\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[21\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[22\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[22\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[23\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[23\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[24\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[24\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[25\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[25\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[26\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[26\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[27\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[27\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[28\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[28\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[29\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[29\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[30\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[30\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003550055 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670003550055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Co GND " "Pin \"Co\" is stuck at GND" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670003550126 "|yo|Co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670003550126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670003550256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670003551313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003551313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670003551508 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670003551508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670003551508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670003551508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670003551574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:52:31 2022 " "Processing ended: Fri Dec 02 11:52:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670003551574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670003551574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670003551574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003551574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670003553954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670003553964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:52:33 2022 " "Processing started: Fri Dec 02 11:52:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670003553964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670003553964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PROYECTO3 -c PROYECTO3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PROYECTO3 -c PROYECTO3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670003553965 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670003554216 ""}
{ "Info" "0" "" "Project  = PROYECTO3" {  } {  } 0 0 "Project  = PROYECTO3" 0 0 "Fitter" 0 0 1670003554217 ""}
{ "Info" "0" "" "Revision = PROYECTO3" {  } {  } 0 0 "Revision = PROYECTO3" 0 0 "Fitter" 0 0 1670003554218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670003554404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670003554405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PROYECTO3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PROYECTO3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670003554422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670003554571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670003554571 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670003555261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670003555271 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670003555425 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670003555425 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670003555428 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670003555428 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670003555429 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670003555430 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670003555430 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670003555430 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670003555430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670003555836 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670003556966 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PROYECTO3.sdc " "Synopsys Design Constraints File file not found: 'PROYECTO3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670003556967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670003556968 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670003556974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670003556976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670003556976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfm:u5\|clkl " "Destination node divfm:u5\|clkl" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divfm.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670003557038 ""}  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670003557038 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel\[2\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node sel\[2\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mul2x1:u3\|salmux\[0\]~0 " "Destination node mul2x1:u3\|salmux\[0\]~0" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mul2x1:u3\|salmux\[1\]~1 " "Destination node mul2x1:u3\|salmux\[1\]~1" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mul2x1:u3\|salmux\[2\]~2 " "Destination node mul2x1:u3\|salmux\[2\]~2" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stat\[0\] " "Destination node stat\[0\]" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stat\[1\] " "Destination node stat\[1\]" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stat\[2\] " "Destination node stat\[2\]" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stat\[3\] " "Destination node stat\[3\]" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557038 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670003557038 ""}  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670003557038 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf3:u9\|sal  " "Automatically promoted node divf3:u9\|sal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670003557040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf3:u9\|sal~0 " "Destination node divf3:u9\|sal~0" {  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670003557040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670003557040 ""}  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670003557040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:u6\|Mux2  " "Automatically promoted node entrada:u6\|Mux2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670003557040 ""}  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670003557040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670003557990 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670003557990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670003557991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670003557992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670003557994 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670003557995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670003557995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670003557996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670003557996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670003557997 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670003557997 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 7 13 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 7 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670003558002 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670003558002 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670003558002 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670003558004 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670003558004 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670003558004 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670003558089 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670003558141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670003560892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670003561173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670003561227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670003569336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670003569336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670003577272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670003581300 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670003581300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670003582944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670003582944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670003582955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670003583578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670003583596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670003584376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670003584376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670003585457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670003587869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/miria/VLSI/PROYECTO3/output_files/PROYECTO3.fit.smsg " "Generated suppressed messages file C:/Users/miria/VLSI/PROYECTO3/output_files/PROYECTO3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670003589064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670003590204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:53:10 2022 " "Processing ended: Fri Dec 02 11:53:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670003590204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670003590204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670003590204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670003590204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670003592075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670003592089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:53:11 2022 " "Processing started: Fri Dec 02 11:53:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670003592089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670003592089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PROYECTO3 -c PROYECTO3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PROYECTO3 -c PROYECTO3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670003592089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670003592835 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670003596419 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670003596888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670003599016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:53:19 2022 " "Processing ended: Fri Dec 02 11:53:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670003599016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670003599016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670003599016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670003599016 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670003599682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670003600999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670003601011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:53:20 2022 " "Processing started: Fri Dec 02 11:53:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670003601011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670003601011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PROYECTO3 -c PROYECTO3 " "Command: quartus_sta PROYECTO3 -c PROYECTO3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670003601011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670003601263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670003601611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670003601611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003601696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003601697 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670003602128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PROYECTO3.sdc " "Synopsys Design Constraints File file not found: 'PROYECTO3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670003602161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf3:u9\|sal divf3:u9\|sal " "create_clock -period 1.000 -name divf3:u9\|sal divf3:u9\|sal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670003602163 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[2\] sel\[2\] " "create_clock -period 1.000 -name sel\[2\] sel\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670003602163 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670003602163 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfm:u4\|clkl divfm:u4\|clkl " "create_clock -period 1.000 -name divfm:u4\|clkl divfm:u4\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670003602163 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670003602163 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670003602163 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670003602167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670003602169 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670003602170 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670003602182 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670003602193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670003602197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.387 " "Worst-case setup slack is -4.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.387            -152.151 clk  " "   -4.387            -152.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178              -2.178 echo  " "   -2.178              -2.178 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850             -27.489 divf3:u9\|sal  " "   -1.850             -27.489 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328              -1.328 sel\[2\]  " "   -1.328              -1.328 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832              -0.832 divfm:u4\|clkl  " "   -0.832              -0.832 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.493 " "Worst-case hold slack is -0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 divfm:u4\|clkl  " "   -0.493              -0.493 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 divf3:u9\|sal  " "    0.630               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 sel\[2\]  " "    0.702               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.849               0.000 echo  " "    1.849               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.681 " "Worst-case recovery slack is -0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -9.739 divf3:u9\|sal  " "   -0.681              -9.739 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.120 " "Worst-case removal slack is 1.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 divf3:u9\|sal  " "    1.120               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.419 clk  " "   -3.000            -105.419 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 divf3:u9\|sal  " "   -1.403             -21.045 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divfm:u4\|clkl  " "   -1.403              -2.806 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003602228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003602228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670003602252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670003602292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670003605972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670003606180 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670003606197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.019 " "Worst-case setup slack is -4.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019            -132.238 clk  " "   -4.019            -132.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833              -1.833 echo  " "   -1.833              -1.833 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737             -24.968 divf3:u9\|sal  " "   -1.737             -24.968 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -1.126 sel\[2\]  " "   -1.126              -1.126 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -0.758 divfm:u4\|clkl  " "   -0.758              -0.758 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.416 " "Worst-case hold slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -0.416 divfm:u4\|clkl  " "   -0.416              -0.416 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk  " "    0.327               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 divf3:u9\|sal  " "    0.583               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 sel\[2\]  " "    0.647               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 echo  " "    1.590               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.685 " "Worst-case recovery slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -9.715 divf3:u9\|sal  " "   -0.685              -9.715 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.089 " "Worst-case removal slack is 1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 divf3:u9\|sal  " "    1.089               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.419 clk  " "   -3.000            -105.419 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 divf3:u9\|sal  " "   -1.403             -21.045 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divfm:u4\|clkl  " "   -1.403              -2.806 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670003606253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670003606750 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670003606754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.415 " "Worst-case setup slack is -1.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415             -22.851 clk  " "   -1.415             -22.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795             -11.711 divf3:u9\|sal  " "   -0.795             -11.711 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 echo  " "   -0.646              -0.646 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 divfm:u4\|clkl  " "   -0.038              -0.038 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 sel\[2\]  " "   -0.018              -0.018 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 divfm:u4\|clkl  " "    0.151               0.000 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 divf3:u9\|sal  " "    0.243               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 sel\[2\]  " "    0.326               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 echo  " "    1.045               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.442 " "Worst-case recovery slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 divf3:u9\|sal  " "    0.442               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 divf3:u9\|sal  " "    0.203               0.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.303 clk  " "   -3.000             -78.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 divf3:u9\|sal  " "   -1.000             -15.000 divf3:u9\|sal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 divfm:u4\|clkl  " "   -1.000              -2.000 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670003606856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670003606856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670003608793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670003608794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670003608896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:53:28 2022 " "Processing ended: Fri Dec 02 11:53:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670003608896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670003608896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670003608896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670003608896 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670003609629 ""}
