// SPDX-License-Identifier: BSD-2-Clause
/*
 * Copyright (c) 2021-2024, STMicroelectronics
 */

#include <assert.h>
#include <drivers/clk.h>
#include <drivers/clk_dt.h>
#include <drivers/firewall.h>
#include <drivers/stm32_rif.h>
#include <drivers/stm32_risaf.h>
#include <dt-bindings/soc/stm32mp25-risaf.h>
#include <io.h>
#include <kernel/boot.h>
#include <kernel/dt.h>
#include <kernel/pm.h>
#include <kernel/spinlock.h>
#include <kernel/tee_misc.h>
#include <libfdt.h>
#include <mm/core_memprot.h>
#include <platform_config.h>
#include <stdint.h>

/* RISAF general registers (base relative) */
#define _RISAF_CR			U(0x00)
#define _RISAF_SR			U(0x04)
#define _RISAF_IASR			U(0x08)
#define _RISAF_IACR			U(0xC)
#define _RISAF_IAESR0			U(0x20)
#define _RISAF_IADDR0			U(0x24)
#define _RISAF_IAESR1			U(0x28)
#define _RISAF_IADDR1			U(0x2C)
#define _RISAF_KEYR			U(0x30)
#define _RISAF_HWCFGR			U(0xFF0)
#define _RISAF_VERR			U(0xFF4)
#define _RISAF_IPIDR			U(0xFF8)
#define _RISAF_SIDR			U(0xFFC)

/* RISAF general register field description */
/* _RISAF_CR register fields */
#define _RISAF_CR_GLOCK			BIT(0)
/* _RISAF_SR register fields */
#define _RISAF_SR_KEYVALID		BIT(0)
#define _RISAF_SR_KEYRDY		BIT(1)
#define _RISAF_SR_ENCDIS		BIT(2)
/* _RISAF_IACR register fields */
#define _RISAF_IACR_CAEF		BIT(0)
#define _RISAF_IACR_IAEF0		BIT(1)
#define _RISAF_IACR_IAEF1		BIT(2)
/* _RISAF_HWCFGR register fields */
#define _RISAF_HWCFGR_CFG1_SHIFT	U(0)
#define _RISAF_HWCFGR_CFG1_MASK		GENMASK_32(7, 0)
#define _RISAF_HWCFGR_CFG2_SHIFT	U(8)
#define _RISAF_HWCFGR_CFG2_MASK		GENMASK_32(15, 8)
#define _RISAF_HWCFGR_CFG3_SHIFT	U(16)
#define _RISAF_HWCFGR_CFG3_MASK		GENMASK_32(23, 16)
#define _RISAF_HWCFGR_CFG4_SHIFT	U(24)
#define _RISAF_HWCFGR_CFG4_MASK		GENMASK_32(31, 24)
/* _RISAF_VERR register fields */
#define _RISAF_VERR_MINREV_SHIFT	U(0)
#define _RISAF_VERR_MINREV_MASK		GENMASK_32(3, 0)
#define _RISAF_VERR_MAJREV_SHIFT	U(4)
#define _RISAF_VERR_MAJREV_MASK		GENMASK_32(7, 4)

/* RISAF region registers (base relative) */
#define _RISAF_REG_BASE			U(0x40)
#define _RISAF_REG_SIZE			U(0x40)
#define _RISAF_REG(n)			(_RISAF_REG_BASE + \
					 (((n) - 1) * _RISAF_REG_SIZE))
#define _RISAF_REG_CFGR_OFFSET		U(0x0)
#define _RISAF_REG_CFGR(n)		(_RISAF_REG(n) + _RISAF_REG_CFGR_OFFSET)
#define _RISAF_REG_STARTR_OFFSET	U(0x4)
#define _RISAF_REG_STARTR(n)		(_RISAF_REG(n) + \
					 _RISAF_REG_STARTR_OFFSET)
#define _RISAF_REG_ENDR_OFFSET		U(0x8)
#define _RISAF_REG_ENDR(n)		(_RISAF_REG(n) + _RISAF_REG_ENDR_OFFSET)
#define _RISAF_REG_CIDCFGR_OFFSET	U(0xC)
#define _RISAF_REG_CIDCFGR(n)		(_RISAF_REG(n) + \
					 _RISAF_REG_CIDCFGR_OFFSET)

/* RISAF subregion registers (base relative) */
#define _RISAF_SUBREG_SIZE		U(0x10)
#define _RISAF_SUBREG(n, m)		(_RISAF_REG(n) + \
					 (((m) + 1) * _RISAF_SUBREG_SIZE))
#define _RISAF_SUBREG_CFGR_OFFSET	U(0x0)
#define _RISAF_SUBREG_CFGR(n, m)	(_RISAF_SUBREG(n, m) + \
					 _RISAF_SUBREG_CFGR_OFFSET)
#define _RISAF_SUBREG_STARTR_OFFSET	U(0x4)
#define _RISAF_SUBREG_STARTR(n, m)	(_RISAF_SUBREG(n, m) + \
					 _RISAF_SUBREG_STARTR_OFFSET)
#define _RISAF_SUBREG_ENDR_OFFSET	U(0x8)
#define _RISAF_SUBREG_ENDR(n, m)	(_RISAF_SUBREG(n, m) + \
					 _RISAF_SUBREG_ENDR_OFFSET)
#define _RISAF_SUBREG_NESTR_OFFSET	U(0xC)
#define _RISAF_SUBREG_NESTR(n, m)	(_RISAF_SUBREG(n, m) + \
					 _RISAF_SUBREG_NESTR_OFFSET)

/* RISAF region register field description */
/* _RISAF_REG_CFGR(n) register fields */
#define _RISAF_REG_CFGR_BREN_SHIFT	U(0)
#define _RISAF_REG_CFGR_BREN		BIT(_RISAF_REG_CFGR_BREN_SHIFT)
#define _RISAF_REG_CFGR_SEC_SHIFT	U(8)
#define _RISAF_REG_CFGR_SEC		BIT(_RISAF_REG_CFGR_SEC_SHIFT)
#if defined(CFG_STM32MP21)
#define _RISAF_REG_CFGR_ENC_SHIFT	U(14)
#define _RISAF_REG_CFGR_ENC		GENMASK_32(15, 14)
#else /* defined(CFG_STM32MP21) */
#define _RISAF_REG_CFGR_ENC_SHIFT	U(15)
#define _RISAF_REG_CFGR_ENC		BIT(_RISAF_REG_CFGR_ENC_SHIFT)
#endif /* defined(CFG_STM32MP21) */
#define _RISAF_REG_CFGR_PRIVC_SHIFT	U(16)
#define _RISAF_REG_CFGR_PRIVC_MASK	GENMASK_32(23, 16)
#define _RISAF_REG_CFGR_ALL_MASK	(_RISAF_REG_CFGR_BREN | \
					 _RISAF_REG_CFGR_SEC | \
					 _RISAF_REG_CFGR_ENC | \
					 _RISAF_REG_CFGR_PRIVC_MASK)

/* _RISAF_REG_CIDCFGR(n) register fields */
#define _RISAF_REG_CIDCFGR_RDENC_SHIFT	U(0)
#define _RISAF_REG_CIDCFGR_RDENC_MASK	GENMASK_32(7, 0)
#define _RISAF_REG_CIDCFGR_WRENC_SHIFT	U(16)
#define _RISAF_REG_CIDCFGR_WRENC_MASK	GENMASK_32(23, 16)
#define _RISAF_REG_CIDCFGR_ALL_MASK	(_RISAF_REG_CIDCFGR_RDENC_MASK | \
					 _RISAF_REG_CIDCFGR_WRENC_MASK)
#define _RISAF_REG_READ_OK(reg, cid) \
	((reg) & BIT((cid) + _RISAF_REG_CIDCFGR_RDENC_SHIFT))
#define _RISAF_REG_WRITE_OK(reg, cid)	\
	((reg) & BIT((cid) + _RISAF_REG_CIDCFGR_WRENC_SHIFT))

/* _RISAF_SUBREG_CFGR(n, m) register fields */
#define _RISAF_SUBREG_CFGR_SREN_SHIFT	U(0)
#define _RISAF_SUBREG_CFGR_SREN		BIT(_RISAF_SUBREG_CFGR_SREN_SHIFT)
#define _RISAF_SUBREG_CFGR_RLOCK_SHIFT	U(1)
#define _RISAF_SUBREG_CFGR_RLOCK	BIT(_RISAF_SUBREG_CFGR_RLOCK_SHIFT)
#define _RISAF_SUBREG_CFGR_SRCID_SHIFT	U(4)
#define _RISAF_SUBREG_CFGR_SRCID	GENMASK_32(6, 4)
#define _RISAF_SUBREG_CFGR_SEC_SHIFT	U(8)
#define _RISAF_SUBREG_CFGR_SEC		BIT(_RISAF_SUBREG_CFGR_SEC_SHIFT)
#define _RISAF_SUBREG_CFGR_PRIV_SHIFT	U(9)
#define _RISAF_SUBREG_CFGR_PRIV		BIT(_RISAF_SUBREG_CFGR_PRIV_SHIFT)
#define _RISAF_SUBREG_CFGR_RDEN_SHIFT	U(12)
#define _RISAF_SUBREG_CFGR_RDEN		BIT(_RISAF_SUBREG_CFGR_RDEN_SHIFT)
#define _RISAF_SUBREG_CFGR_WREN_SHIFT	U(13)
#define _RISAF_SUBREG_CFGR_WREN		BIT(_RISAF_SUBREG_CFGR_WREN_SHIFT)
#define _RISAF_SUBREG_CFGR_ALL_MASK	(_RISAF_SUBREG_CFGR_SREN | \
					 _RISAF_SUBREG_CFGR_RLOCK | \
					 _RISAF_SUBREG_CFGR_SRCID | \
					 _RISAF_SUBREG_CFGR_SEC | \
					 _RISAF_SUBREG_CFGR_PRIV | \
					 _RISAF_SUBREG_CFGR_RDEN | \
					 _RISAF_SUBREG_CFGR_WREN)

/* _RISAF_SUBREG_NESTR(n, m) register fields */
#define _RISAF_SUBREG_NESTR_DCEN_SHIFT	U(2)
#define _RISAF_SUBREG_NESTR_DCEN	BIT(_RISAF_SUBREG_NESTR_DCEN_SHIFT)
#define _RISAF_SUBREG_NESTR_DCCID_SHIFT	U(4)
#define _RISAF_SUBREG_NESTR_DCCID	GENMASK_32(6, 4)
#define _RISAF_SUBREG_NESTR_ALL_MASK	(_RISAF_SUBREG_NESTR_DCEN | \
					 _RISAF_SUBREG_NESTR_DCCID)

#define _RISAF_GET_REGION_ID(cfg)	((cfg) & DT_RISAF_REG_ID_MASK)
#define _RISAF_GET_SUBREGION_ID(cfg)	((cfg) & DT_RISAF_SUB_REG_ID_MASK)

#define _RISAF_NB_CID_SUPPORTED		U(8)

/**
 * struct stm32_risaf_subregion - RISAF memory subregion
 *
 * @addr: Subregion base address.
 * @len: Length of the memory subregion.
 * @cfg: Subregion configuration.
 */
struct stm32_risaf_subregion {
	paddr_t addr;
	size_t len;
	uint32_t cfg;
};

/**
 * struct stm32_risaf_region - RISAF memory region
 *
 * @subregions: Number of memory subregions, defined by the device tree
 * configuration.
 * @nsubregions: Number of memory subregions found in the device tree.
 * @addr: Region base address.
 * @len: Length of the memory region.
 * @cfg: Region configuration.
 */
struct stm32_risaf_region {
	struct stm32_risaf_subregion *subregions;
	unsigned int nsubregions;
	paddr_t addr;
	size_t len;
	uint32_t cfg;
};

/**
 * struct stm32_risaf_pdata - RISAF platform data
 *
 * @base: Base address of the RISAF instance.
 * @clock: Clock of the RISAF.
 * @regions: Number of memory regions, defined by the device tree configuration.
 * @risaf_name: Name of the RISAF instance
 * @nregions: Number of memory regions found in the device tree.
 * @conf_lock: State whether the RISAF configuration is locked.
 * @mem_base: Base address of the memory range covered by the RISAF instance.
 * @mem_size: Size of the memory range covered by the RISAF instance.
 * @enc_supported: If true, the RISAF instance supports encryption of the memory
 * regions.
 */
struct stm32_risaf_pdata {
	struct io_pa_va base;
	struct clk *clock;
	struct stm32_risaf_region *regions;
	char risaf_name[20];
	unsigned int nregions;
	unsigned int conf_lock;
	paddr_t mem_base;
	size_t mem_size;
	bool enc_supported;
};

/**
 * struct stm32_risaf_ddata - RISAF driver data
 *
 * @mask_regions: Number of address bits to match when determining access to a
 * base region or subregion (WIDTH).
 * @max_base_regions: Number of subdivision of the memory range (A.K.A memory
 * regions) supported by the RISAF instance.
 * @granularity: Length of the smallest possible region size.
 * @max_subregions: Number of subdivision of each memory region (A.K.A memory
 * subregions) supported by the RISAF instance.
 */
struct stm32_risaf_ddata {
	uint32_t mask_regions;
	uint32_t max_base_regions;
	uint32_t granularity;
	uint32_t max_subregions;
};

struct stm32_risaf_instance {
	struct stm32_risaf_pdata pdata;
	struct stm32_risaf_ddata *ddata;

	SLIST_ENTRY(stm32_risaf_instance) link;
};

struct stm32_risaf_version {
	uint32_t major;
	uint32_t minor;
	uint32_t ip_id;
	uint32_t size_id;
};

/**
 * struct stm32_risaf_compat_data  - Describes RISAF associated data
 * for compatible list.
 *
 * @supported_encryption:	identify RISAF encryption capabilities.
 */
struct stm32_risaf_compat_data {
	bool supported_encryption;
};

static bool is_tdcid;

static const struct stm32_risaf_compat_data stm32_risaf_compat = {
	.supported_encryption = false,
};

static const struct stm32_risaf_compat_data stm32_risaf_enc_compat = {
	.supported_encryption = true,
};

static SLIST_HEAD(, stm32_risaf_instance) risaf_list =
		SLIST_HEAD_INITIALIZER(risaf_list);

static vaddr_t risaf_base(struct stm32_risaf_instance *risaf)
{
	return io_pa_or_va_secure(&risaf->pdata.base, 1);
}

static uint32_t stm32_risaf_get_region_config(uint32_t cfg)
{
#if defined(CFG_STM32MP21)
	return SHIFT_U32((cfg & DT_RISAF_EN_MASK) >> DT_RISAF_EN_SHIFT,
			 _RISAF_REG_CFGR_BREN_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SEC_MASK) >> DT_RISAF_SEC_SHIFT,
			 _RISAF_REG_CFGR_SEC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_ENC_MASK) >> (DT_RISAF_ENC_SHIFT),
			 _RISAF_REG_CFGR_ENC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_PRIV_MASK) >> DT_RISAF_PRIV_SHIFT,
			 _RISAF_REG_CFGR_PRIVC_SHIFT);
#else /* defined(CFG_STM32MP21) */
	return SHIFT_U32((cfg & DT_RISAF_EN_MASK) >> DT_RISAF_EN_SHIFT,
			 _RISAF_REG_CFGR_BREN_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SEC_MASK) >> DT_RISAF_SEC_SHIFT,
			 _RISAF_REG_CFGR_SEC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_ENC_MASK) >> (DT_RISAF_ENC_SHIFT + 1),
			 _RISAF_REG_CFGR_ENC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_PRIV_MASK) >> DT_RISAF_PRIV_SHIFT,
			 _RISAF_REG_CFGR_PRIVC_SHIFT);
#endif /* defined(CFG_STM32MP21) */
}

static uint32_t stm32_risaf_get_region_cid_config(uint32_t cfg)
{
	return SHIFT_U32((cfg & DT_RISAF_WRITE_MASK) >> DT_RISAF_WRITE_SHIFT,
			 _RISAF_REG_CIDCFGR_WRENC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_READ_MASK) >> DT_RISAF_READ_SHIFT,
			 _RISAF_REG_CIDCFGR_RDENC_SHIFT);
}

static uint32_t stm32_risaf_get_subregion_config(uint32_t cfg)
{
	return SHIFT_U32((cfg & DT_RISAF_SUB_EN_MASK) >> DT_RISAF_SUB_EN_SHIFT,
			 _RISAF_SUBREG_CFGR_SREN_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_RLOCK_MASK) >>
			 DT_RISAF_SUB_RLOCK_SHIFT,
			 _RISAF_SUBREG_CFGR_RLOCK_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_SRCID_MASK) >>
			 DT_RISAF_SUB_SRCID_SHIFT,
			 _RISAF_SUBREG_CFGR_SRCID_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_SEC_MASK) >>
			 (DT_RISAF_SUB_SEC_SHIFT),
			 _RISAF_SUBREG_CFGR_SEC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_PRIV_MASK) >>
			 (DT_RISAF_SUB_PRIV_SHIFT),
			 _RISAF_SUBREG_CFGR_SEC_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_RDEN_MASK) >>
			 (DT_RISAF_SUB_RDEN_SHIFT),
			 _RISAF_SUBREG_CFGR_RDEN_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_WREN_MASK) >>
			 DT_RISAF_SUB_WREN_SHIFT,
			 _RISAF_SUBREG_CFGR_WREN_SHIFT);
}

static uint32_t stm32_risaf_get_subregion_nest_config(uint32_t cfg)
{
	return SHIFT_U32((cfg & DT_RISAF_SUB_DCEN_MASK) >>
			 DT_RISAF_SUB_DCEN_SHIFT,
			 _RISAF_SUBREG_NESTR_DCEN_SHIFT) |
	       SHIFT_U32((cfg & DT_RISAF_SUB_DCCID_MASK) >>
			 DT_RISAF_SUB_DCCID_SHIFT,
			 _RISAF_SUBREG_NESTR_DCCID_SHIFT);
}

void stm32_risaf_clear_illegal_access_flags(void)
{
	struct stm32_risaf_instance *risaf = NULL;

	SLIST_FOREACH(risaf, &risaf_list, link) {
		vaddr_t base = io_pa_or_va_secure(&risaf->pdata.base, 1);

		if (clk_enable(risaf->pdata.clock))
			panic("Can't enable RISAF clock");

		if (io_read32(base + _RISAF_IASR))
			io_write32(base + _RISAF_IACR, _RISAF_IACR_CAEF |
				   _RISAF_IACR_IAEF0 | _RISAF_IACR_IAEF1);

		clk_disable(risaf->pdata.clock);
	}
}

void stm32_risaf_print_erroneous_data(void)
{
	struct stm32_risaf_instance *risaf = NULL;

	if (!IS_ENABLED(CFG_TEE_CORE_DEBUG))
		return;

	SLIST_FOREACH(risaf, &risaf_list, link) {
		vaddr_t base = io_pa_or_va_secure(&risaf->pdata.base, 1);

		if (clk_enable(risaf->pdata.clock))
			panic("Can't enable RISAF clock");

		/* Check if faulty address on this RISAF */
		if (!io_read32(base + _RISAF_IASR)) {
			clk_disable(risaf->pdata.clock);
			continue;
		}

		IMSG("\n\nDUMPING DATA FOR %s\n\n", risaf->pdata.risaf_name);
		IMSG("=====================================================");
		IMSG("Status register (IAESR0): %#"PRIx32,
		     io_read32(base + _RISAF_IAESR0));

		/* Reserved if dual port feature not available */
		if (io_read32(base + _RISAF_IAESR1))
			IMSG("Status register Dual Port (IAESR1) %#"PRIx32,
			     io_read32(base + _RISAF_IAESR1));

		IMSG("-----------------------------------------------------");
		if (virt_to_phys((void *)base) == RISAF4_BASE) {
			IMSG("Faulty address (IADDR0): %#"PRIxPA,
			     risaf->pdata.mem_base +
			     io_read32(base + _RISAF_IADDR0));

			/* Reserved if dual port feature not available */
			if (io_read32(base + _RISAF_IADDR1))
				IMSG("Dual port faulty address (IADDR1): %#"PRIxPA,
				     risaf->pdata.mem_base +
				     io_read32(base + _RISAF_IADDR1));
		} else {
			IMSG("Faulty address (IADDR0): %#"PRIx32,
			     io_read32(base + _RISAF_IADDR0));

			/* Reserved if dual port feature not available */
			if (io_read32(base + _RISAF_IADDR1))
				IMSG("Dual port faulty address (IADDR1): %#"PRIx32,
				     io_read32(base + _RISAF_IADDR1));
		}

		IMSG("=====================================================\n");

		clk_disable(risaf->pdata.clock);
	};
}

static __maybe_unused
bool risaf_is_hw_encryption_enabled(struct stm32_risaf_instance *risaf)
{
	return (io_read32(risaf_base(risaf) + _RISAF_SR) &
		_RISAF_SR_ENCDIS) != _RISAF_SR_ENCDIS;
}

static TEE_Result
risaf_check_region_boundaries(struct stm32_risaf_instance *risaf,
			      struct stm32_risaf_region *region)
{
	if (!core_is_buffer_inside(region->addr, region->len,
				   risaf->pdata.mem_base,
				   risaf->pdata.mem_size)) {
		EMSG("Region %#"PRIxPA"..%#"PRIxPA" outside RISAF area %#"PRIxPA"...%#"PRIxPA,
		     region->addr, region->addr + region->len - 1,
		     risaf->pdata.mem_base,
		     risaf->pdata.mem_base + risaf->pdata.mem_size - 1);
		return TEE_ERROR_BAD_PARAMETERS;
	}

	if (!risaf->ddata->granularity ||
	    (region->addr % risaf->ddata->granularity) ||
	    (region->len % risaf->ddata->granularity)) {
		EMSG("RISAF %#"PRIxPA": start/end address granularity not respected",
		     risaf->pdata.base.pa);
		return TEE_ERROR_BAD_PARAMETERS;
	}

	return TEE_SUCCESS;
}

static TEE_Result
risaf_check_subregion_boundaries(struct stm32_risaf_instance *risaf,
				 struct stm32_risaf_region *region,
				 int subregion_id)
{
	struct stm32_risaf_subregion *subregion =
					&region->subregions[subregion_id];

	if (!core_is_buffer_inside(subregion->addr, subregion->len,
				   region->addr, region->len)) {
		EMSG("Subregion %#"PRIxPA"..%#"PRIxPA" outside Region %#"PRIxPA"...%#"PRIxPA,
		     subregion->addr, subregion->addr + subregion->len - 1,
		     region->addr, region->addr + region->len - 1);
		return TEE_ERROR_BAD_PARAMETERS;
	}

	if (!risaf->ddata->granularity ||
	    (subregion->addr % risaf->ddata->granularity) ||
	    (subregion->len % risaf->ddata->granularity)) {
		EMSG("RISAF %#"PRIxPA": subregion start/end address granularity not respected",
		     risaf->pdata.base.pa);
		return TEE_ERROR_BAD_PARAMETERS;
	}

	return TEE_SUCCESS;
}

static TEE_Result
risaf_check_overlap(struct stm32_risaf_instance *risaf __maybe_unused,
		    struct stm32_risaf_region *region, unsigned int index)
{
	unsigned int i = 0;

	for (i = 0; i < index; i++) {
		/* Skip region if there's no configuration */
		if (!region[i].cfg)
			continue;

		if (core_is_buffer_intersect(region[index].addr,
					     region[index].len,
					     region[i].addr,
					     region[i].len)) {
			EMSG("RISAF %#"PRIxPA": Regions %u and %u overlap",
			     risaf->pdata.base.pa, index, i);
			return TEE_ERROR_GENERIC;
		}
	}

	return TEE_SUCCESS;
}

static TEE_Result
risaf_configure_region(struct stm32_risaf_instance *risaf,
		       const struct stm32_risaf_region *region)
{
	vaddr_t base = risaf_base(risaf);
	paddr_t start_addr = region->addr;
	paddr_t end_addr = start_addr + region->len - 1U;
	uint32_t id = _RISAF_GET_REGION_ID(region->cfg);
	uint32_t cfg = stm32_risaf_get_region_config(region->cfg);
	uint32_t cid_cfg = stm32_risaf_get_region_cid_config(region->cfg);
	uint32_t mask = risaf->ddata->mask_regions;

	DMSG("Reconfiguring %s region ID: %"PRIu32, risaf->pdata.risaf_name,
	     id);

	if (cfg & _RISAF_REG_CFGR_ENC) {
		if (!risaf->pdata.enc_supported) {
			EMSG("RISAF %#"PRIxPA": encryption feature error",
			     risaf->pdata.base.pa);
			return TEE_ERROR_GENERIC;
		}

		/*
		 * MCE encryption is only available on STM32MP21.
		 * Check if it is wrongly set on reserved bit 14
		 * for another platform.
		 */
		if (!IS_ENABLED(CFG_STM32MP21) && (cfg & BIT(14))) {
			EMSG("RISAF %#"PRIxPTR": unsupported encryption mode",
			     risaf->pdata.base.pa);
			return TEE_ERROR_NOT_SUPPORTED;
		}

		if ((cfg & _RISAF_REG_CFGR_SEC) != _RISAF_REG_CFGR_SEC) {
			EMSG("RISAF %#"PRIxPA": encryption on non-secure area",
			     risaf->pdata.base.pa);
			return TEE_ERROR_GENERIC;
		}
	}

	io_clrbits32(base + _RISAF_REG_CFGR(id), _RISAF_REG_CFGR_BREN);

	io_clrsetbits32(base + _RISAF_REG_STARTR(id), mask,
			(start_addr - risaf->pdata.mem_base) & mask);
	io_clrsetbits32(base + _RISAF_REG_ENDR(id), mask,
			(end_addr - risaf->pdata.mem_base) & mask);
	io_clrsetbits32(base + _RISAF_REG_CIDCFGR(id),
			_RISAF_REG_CIDCFGR_ALL_MASK,
			cid_cfg & _RISAF_REG_CIDCFGR_ALL_MASK);

	io_clrsetbits32(base + _RISAF_REG_CFGR(id), _RISAF_REG_CFGR_ALL_MASK,
			cfg & _RISAF_REG_CFGR_ALL_MASK);

	DMSG("RISAF %#"PRIxPA": region %02"PRIu32" - start %#"PRIxPA
	     "- end %#"PRIxPA" - cfg %#08"PRIx32" - cidcfg %#08"PRIx32,
	     risaf->pdata.base.pa, id,
	     risaf->pdata.mem_base + io_read32(base + _RISAF_REG_STARTR(id)),
	     risaf->pdata.mem_base + io_read32(base + _RISAF_REG_ENDR(id)),
	     io_read32(base + _RISAF_REG_CFGR(id)),
	     io_read32(base + _RISAF_REG_CIDCFGR(id)));

	return TEE_SUCCESS;
}

static TEE_Result
risaf_configure_subregion(struct stm32_risaf_instance *risaf,
			  uint32_t reg_id,
			  const struct stm32_risaf_subregion *subregion)
{
	vaddr_t base = risaf_base(risaf);
	paddr_t start_addr = subregion->addr;
	paddr_t end_addr = start_addr + subregion->len - 1U;
	uint32_t mask = risaf->ddata->mask_regions;
	uint32_t subreg_id = _RISAF_GET_SUBREGION_ID(subregion->cfg);
	uint32_t cfg = stm32_risaf_get_subregion_config(subregion->cfg);
	uint32_t nest_cfg =
		stm32_risaf_get_subregion_nest_config(subregion->cfg);

	assert(subreg_id < risaf->ddata->max_subregions);

	DMSG("Configuring %s subregion ID: %"PRIu32" region ID: %"PRIu32,
	     risaf->pdata.risaf_name, _RISAF_GET_SUBREGION_ID(subregion->cfg),
	     reg_id);

	if (cfg & _RISAF_SUBREG_CFGR_RLOCK) {
		EMSG("RISAF %#"PRIxPA": can't configure locked subregion",
		     risaf->pdata.base.pa);
		return TEE_ERROR_ACCESS_DENIED;
	}

	io_clrbits32(base + _RISAF_SUBREG_CFGR(reg_id, subreg_id),
		     _RISAF_SUBREG_CFGR_SREN);

	io_clrsetbits32(base + _RISAF_SUBREG_STARTR(reg_id, subreg_id), mask,
			(start_addr - risaf->pdata.mem_base) & mask);
	io_clrsetbits32(base + _RISAF_SUBREG_ENDR(reg_id, subreg_id), mask,
			(end_addr - risaf->pdata.mem_base) & mask);
	io_clrsetbits32(base + _RISAF_SUBREG_NESTR(reg_id, subreg_id),
			_RISAF_SUBREG_NESTR_ALL_MASK,
			nest_cfg & _RISAF_SUBREG_NESTR_ALL_MASK);

	io_clrsetbits32(base + _RISAF_SUBREG_CFGR(reg_id, subreg_id),
			_RISAF_SUBREG_CFGR_ALL_MASK,
			cfg & _RISAF_SUBREG_CFGR_ALL_MASK);

	DMSG("RISAF %#"PRIxPA": region %02"PRIu32" - subregion %02"PRIu32
	     "- start %#"PRIxPA" - end %#"PRIxPA" - cfg %#08"PRIx32
	     " - nest %#08"PRIx32,
	     risaf->pdata.base.pa, reg_id, subreg_id,
	     risaf->pdata.mem_base +
	     io_read32(base + _RISAF_SUBREG_STARTR(reg_id, subreg_id)),
	     risaf->pdata.mem_base +
	     io_read32(base + _RISAF_SUBREG_ENDR(reg_id, subreg_id)),
	     io_read32(base + _RISAF_SUBREG_CFGR(reg_id, subreg_id)),
	     io_read32(base + _RISAF_SUBREG_NESTR(reg_id, subreg_id)));

	return TEE_SUCCESS;
}

static void risaf_print_version(struct stm32_risaf_instance *risaf)
{
	vaddr_t base = risaf_base(risaf);
	struct stm32_risaf_version __maybe_unused version = {
		.major = (io_read32(base + _RISAF_VERR) &
			  _RISAF_VERR_MAJREV_MASK) >> _RISAF_VERR_MAJREV_SHIFT,
		.minor = (io_read32(base + _RISAF_VERR) &
			  _RISAF_VERR_MINREV_MASK) >> _RISAF_VERR_MINREV_SHIFT,
		.ip_id = io_read32(base + _RISAF_IPIDR),
		.size_id = io_read32(base + _RISAF_SIDR)
	};

	DMSG("RISAF %#"PRIxPA" version %"PRIu32".%"PRIu32", ip%#"PRIx32" size%#"PRIx32,
	     risaf->pdata.base.pa, version.major, version.minor, version.ip_id,
	     version.size_id);
}

static __maybe_unused
void stm32_risaf_lock(struct stm32_risaf_instance *risaf)
{
	assert(risaf);

	io_setbits32(risaf_base(risaf) + _RISAF_CR, _RISAF_CR_GLOCK);
}

static __maybe_unused
void stm32_risaf_is_locked(struct stm32_risaf_instance *risaf, bool *state)
{
	assert(risaf);

	*state = (io_read32(risaf_base(risaf) + _RISAF_CR) &
		  _RISAF_CR_GLOCK) == _RISAF_CR_GLOCK;
}

static TEE_Result stm32_risaf_init_ddata(struct stm32_risaf_instance *risaf)
{
	vaddr_t base = risaf_base(risaf);
	uint32_t mask_lsb = 0;
	uint32_t mask_msb = 0;
	uint32_t hwcfgr = 0;

	risaf->ddata = calloc(1, sizeof(*risaf->ddata));
	if (!risaf->ddata)
		return TEE_ERROR_OUT_OF_MEMORY;

	/* Get address mask depending on RISAF instance HW configuration */
	hwcfgr =  io_read32(base + _RISAF_HWCFGR);
	mask_lsb = (hwcfgr & _RISAF_HWCFGR_CFG3_MASK) >>
		   _RISAF_HWCFGR_CFG3_SHIFT;
	mask_msb = mask_lsb + ((hwcfgr & _RISAF_HWCFGR_CFG4_MASK) >>
			       _RISAF_HWCFGR_CFG4_SHIFT) - 1U;
	risaf->ddata->mask_regions = GENMASK_32(mask_msb, mask_lsb);
	/* hw_nregions take account the base0, which is not configurable */
	risaf->ddata->max_base_regions = ((hwcfgr & _RISAF_HWCFGR_CFG1_MASK) >>
					  _RISAF_HWCFGR_CFG1_SHIFT) - 1;

	/* Get IP region granularity */
	risaf->ddata->granularity = BIT((hwcfgr & _RISAF_HWCFGR_CFG3_MASK) >>
					_RISAF_HWCFGR_CFG3_SHIFT);

	/*
	 * Get maximum number of subregions.
	 * hw_nsubregions reflects the total number of subregions A and B.
	 * It also takes into account the base0, decrement it.
	 * Convert it to the number of subregions per region.
	 */
	mask_lsb = ((hwcfgr & _RISAF_HWCFGR_CFG2_MASK) >>
		   _RISAF_HWCFGR_CFG2_SHIFT) - 1;
	risaf->ddata->max_subregions = (mask_lsb * 2) /
				       risaf->ddata->max_base_regions;

	return TEE_SUCCESS;
}

static TEE_Result stm32_risaf_pm_resume(struct stm32_risaf_instance *risaf)
{
	struct stm32_risaf_region *regions = risaf->pdata.regions;
	size_t i = 0;

	for (i = 0; i < risaf->pdata.nregions; i++) {
		uint32_t id = _RISAF_GET_REGION_ID(regions[i].cfg);
		unsigned int j = 0;
		struct stm32_risaf_subregion *subreg = regions[i].subregions;

		if (!id)
			continue;

		if (risaf_configure_region(risaf, &regions[i]))
			panic();

		for (j = 0; j < regions[i].nsubregions; j++) {

			if (risaf_configure_subregion(risaf, id, &subreg[j]))
				panic();
		}
	}

	return TEE_SUCCESS;
}

static TEE_Result stm32_risaf_pm_suspend(struct stm32_risaf_instance *risaf)
{
	vaddr_t base = io_pa_or_va_secure(&risaf->pdata.base, 1);
	size_t i = 0;

	for (i = 0; i < risaf->pdata.nregions; i++) {
		uint32_t id = _RISAF_GET_REGION_ID(risaf->pdata.regions[i].cfg);
		struct stm32_risaf_region *region = risaf->pdata.regions + i;
		paddr_t start_addr = 0;
		paddr_t end_addr = 0;
		uint32_t cid_cfg = 0;
		uint32_t priv = 0;
		uint32_t rden = 0;
		uint32_t wren = 0;
		uint32_t cfg = 0;
		uint32_t enc = 0;
		uint32_t sec = 0;
		uint32_t en = 0;
		size_t j = 0;
		struct stm32_risaf_subregion *subreg = region->subregions + i;

		/* Skip region not defined in DT, not configured in probe */
		if (!id)
			continue;

		cfg = io_read32(base + _RISAF_REG_CFGR(id));
		en = cfg & _RISAF_REG_CFGR_BREN;
		sec = (cfg & _RISAF_REG_CFGR_SEC) >> _RISAF_REG_CFGR_SEC_SHIFT;
		enc = (cfg & _RISAF_REG_CFGR_ENC) >> _RISAF_REG_CFGR_ENC_SHIFT;
		priv = (cfg & _RISAF_REG_CFGR_PRIVC_MASK) >>
		       _RISAF_REG_CFGR_PRIVC_SHIFT;

		cid_cfg = io_read32(base + _RISAF_REG_CIDCFGR(id));
		rden = cid_cfg & _RISAF_REG_CIDCFGR_RDENC_MASK;
		wren = (cid_cfg & _RISAF_REG_CIDCFGR_WRENC_MASK) >>
		       _RISAF_REG_CIDCFGR_WRENC_SHIFT;

#if defined(CFG_STM32MP21)
		region->cfg = id | SHIFT_U32(en, DT_RISAF_EN_SHIFT) |
			      SHIFT_U32(sec, DT_RISAF_SEC_SHIFT) |
			      SHIFT_U32(enc, DT_RISAF_ENC_SHIFT) |
			      SHIFT_U32(priv, DT_RISAF_PRIV_SHIFT) |
			      SHIFT_U32(rden, DT_RISAF_READ_SHIFT) |
			      SHIFT_U32(wren, DT_RISAF_WRITE_SHIFT);
#else /* defined(CFG_STM32MP21) */
		region->cfg = id | SHIFT_U32(en, DT_RISAF_EN_SHIFT) |
			      SHIFT_U32(sec, DT_RISAF_SEC_SHIFT) |
			      SHIFT_U32(enc, DT_RISAF_ENC_SHIFT + 1) |
			      SHIFT_U32(priv, DT_RISAF_PRIV_SHIFT) |
			      SHIFT_U32(rden, DT_RISAF_READ_SHIFT) |
			      SHIFT_U32(wren, DT_RISAF_WRITE_SHIFT);
#endif /* defined(CFG_STM32MP21) */
		start_addr = io_read32(base + _RISAF_REG_STARTR(id));
		end_addr = io_read32(base + _RISAF_REG_ENDR(id));
		region->addr = start_addr + risaf->pdata.mem_base;
		region->len = end_addr - start_addr + 1;

		for (j = 0; j < region->nsubregions; j++) {
			uint32_t subreg_id = 0;
			uint32_t rlock = 0;
			uint32_t srcid = 0;
			uint32_t nest = 0;
			uint32_t dcen = 0;
			uint32_t dccid = 0;

			subreg_id = _RISAF_GET_SUBREGION_ID(subreg->cfg);
			cfg = io_read32(base +
					_RISAF_SUBREG_CFGR(id, subreg_id));
			en = cfg & _RISAF_SUBREG_CFGR_SREN;
			rlock = (cfg & _RISAF_SUBREG_CFGR_RLOCK) >>
				_RISAF_SUBREG_CFGR_RLOCK_SHIFT;
			srcid = (cfg & _RISAF_SUBREG_CFGR_SRCID) >>
				_RISAF_SUBREG_CFGR_SRCID_SHIFT;
			sec = (cfg & _RISAF_SUBREG_CFGR_SEC) >>
			      _RISAF_SUBREG_CFGR_SEC_SHIFT;
			priv = (cfg & _RISAF_SUBREG_CFGR_PRIV) >>
			       _RISAF_SUBREG_CFGR_PRIV_SHIFT;
			rden = (cfg & _RISAF_SUBREG_CFGR_RDEN) >>
			       _RISAF_SUBREG_CFGR_RDEN_SHIFT;
			wren = (cfg & _RISAF_SUBREG_CFGR_WREN) >>
			       _RISAF_SUBREG_CFGR_WREN_SHIFT;

			nest = io_read32(base +
					 _RISAF_SUBREG_NESTR(id, subreg_id));
			dcen = (nest & _RISAF_SUBREG_NESTR_DCEN) >>
			       _RISAF_SUBREG_NESTR_DCEN_SHIFT;
			dccid = (nest & _RISAF_SUBREG_NESTR_DCCID) >>
				_RISAF_SUBREG_NESTR_DCCID_SHIFT;

			subreg->cfg = id |
				      SHIFT_U32(en, DT_RISAF_SUB_EN_SHIFT) |
				      SHIFT_U32(rlock,
						DT_RISAF_SUB_RLOCK_SHIFT) |
				      SHIFT_U32(srcid,
						DT_RISAF_SUB_SRCID_SHIFT) |
				      SHIFT_U32(sec,
						DT_RISAF_SUB_SEC_SHIFT) |
				      SHIFT_U32(priv,
						DT_RISAF_SUB_PRIV_SHIFT) |
				      SHIFT_U32(rden,
						DT_RISAF_SUB_RDEN_SHIFT) |
				      SHIFT_U32(wren,
						DT_RISAF_SUB_WREN_SHIFT) |
				      SHIFT_U32(dcen,
						DT_RISAF_SUB_DCEN_SHIFT) |
				      SHIFT_U32(dccid,
						DT_RISAF_SUB_DCCID_SHIFT);

			start_addr = io_read32(base +
					  _RISAF_SUBREG_STARTR(id, subreg_id));
			end_addr = io_read32(base +
					  _RISAF_SUBREG_ENDR(id, subreg_id));
			subreg->addr = start_addr + risaf->pdata.mem_base;
			subreg->len = end_addr - start_addr + 1;
		}
	}

	return TEE_SUCCESS;
}

static TEE_Result
stm32_risaf_pm(enum pm_op op, unsigned int pm_hint,
	       const struct pm_callback_handle *pm_handle)
{
	struct stm32_risaf_instance *risaf = pm_handle->handle;
	TEE_Result res = TEE_ERROR_GENERIC;

	assert(risaf);

	if (!PM_HINT_IS_STATE(pm_hint, CONTEXT))
		return TEE_SUCCESS;

	res = clk_enable(risaf->pdata.clock);
	if (res)
		return res;

	if (op == PM_OP_RESUME)
		res = stm32_risaf_pm_resume(risaf);
	else
		res = stm32_risaf_pm_suspend(risaf);

	clk_disable(risaf->pdata.clock);

	return res;
}

static TEE_Result risaf_analyze_qconfig(struct stm32_risaf_instance *risaf,
					uint32_t q_config, paddr_t paddr,
					size_t size, unsigned int *region_idx,
					unsigned int *subregion_idx,
					bool *is_region)
{
	struct stm32_risaf_region *region = NULL;
	struct stm32_risaf_subregion *subregion = NULL;
	uint32_t reg_id = 0;
	uint32_t subreg_id = 0;
	bool region_found = false;
	bool subregion_found = false;
	unsigned int i = 0;
	unsigned int j = 0;

	reg_id = _RISAF_GET_REGION_ID(q_config);
	subreg_id = _RISAF_GET_SUBREGION_ID(q_config);

	for (i = 0; i < risaf->pdata.nregions; i++) {
		region = &risaf->pdata.regions[i];
		if (reg_id == _RISAF_GET_REGION_ID(region->cfg)) {
			if (region->addr == paddr && region->len == size) {
				region_found = true;
				break;
			}
		}
		if (subreg_id >= region->nsubregions)
			continue;
		for (j = 0; j < region->nsubregions; j++) {
			subregion = &risaf->pdata.regions[i].subregions[j];
			if (subreg_id ==
			    _RISAF_GET_SUBREGION_ID(subregion->cfg)) {
				if (subregion->addr == paddr &&
				    subregion->len == size) {
					subregion_found = true;
					break;
				}
			}
		}
		if (subregion_found)
			break;
	}

	if (region_found)
		*is_region = true;
	else if (subregion_found)
		*is_region = false;
	else if (!region_found && !subregion_found)
		return TEE_ERROR_ITEM_NOT_FOUND;

	*region_idx = i;
	*subregion_idx = j;

	return TEE_SUCCESS;
}

static TEE_Result stm32_risaf_acquire_access(struct firewall_query *fw,
					     paddr_t paddr, size_t size,
					     bool read, bool write)
{
	struct stm32_risaf_instance *risaf = NULL;
	struct stm32_risaf_region *region = NULL;
	uint32_t cfgr = 0;
	vaddr_t base = 0;
	uint32_t id = 0;
	unsigned int region_idx = 0;
	unsigned int subregion_idx = 0;
	bool is_region = false;
	TEE_Result res = TEE_ERROR_ACCESS_DENIED;

	assert(fw->ctrl->priv && (read || write));

	if (paddr == TZDRAM_BASE && size == TZDRAM_SIZE)
		return TEE_SUCCESS;

	risaf = fw->ctrl->priv;
	base = risaf_base(risaf);

	if (fw->arg_count != 1)
		return TEE_ERROR_BAD_PARAMETERS;

	/*
	 * RISAF region configuration, we assume the query is as
	 * follows:
	 * firewall->args[0]: Region configuration
	 */
	res = risaf_analyze_qconfig(risaf, fw->args[0], paddr, size,
				    &region_idx, &subregion_idx, &is_region);
	if (res)
		return res;

	res = clk_enable(risaf->pdata.clock);
	if (res)
		return res;

	region = &risaf->pdata.regions[region_idx];
	id = _RISAF_GET_REGION_ID(region->cfg);

	if (is_region) {
		/*
		 * Access is denied if the region is disabled and OP-TEE does
		 * not run as TDCID, or the region is not secure, or if it is
		 * not accessible in read and/or write mode, if requested, by
		 * OP-TEE CID.
		 */
		uint32_t cidcfgr = 0;

		cfgr = io_read32(base + _RISAF_REG_CFGR(id));
		cidcfgr = io_read32(base + _RISAF_REG_CIDCFGR(id));

		if ((!(cfgr & _RISAF_REG_CFGR_BREN) && !is_tdcid) ||
		    !(cfgr & _RISAF_REG_CFGR_SEC) ||
		    (cidcfgr &&
		     ((read && !_RISAF_REG_READ_OK(cidcfgr, RIF_CID1)) ||
		      (write && !_RISAF_REG_WRITE_OK(cidcfgr, RIF_CID1))))) {
			res = TEE_ERROR_ACCESS_DENIED;
			goto err;
		}
	} else {
		/*
		 * Access is denied if the subregion is disabled and OP-TEE does
		 * not run as TDCID, or the subregion is not secure, or if it is
		 * not accessible in read and/or write mode, if requested, by
		 * OP-TEE CID.
		 */
		uint32_t sid =
		_RISAF_GET_SUBREGION_ID(region->subregions[subregion_idx].cfg);

		cfgr = io_read32(base + _RISAF_SUBREG_CFGR(id, sid));

		if ((!(cfgr & _RISAF_SUBREG_CFGR_SREN) && !is_tdcid) ||
		    !(cfgr & _RISAF_SUBREG_CFGR_SEC)) {
			res = TEE_ERROR_ACCESS_DENIED;
			goto err;
		}

		if ((cfgr & _RISAF_SUBREG_CFGR_SREN) &&
		    (((cfgr & _RISAF_SUBREG_CFGR_SRCID) >>
		      _RISAF_SUBREG_CFGR_SRCID_SHIFT) != RIF_CID1) &&
		    (read || write)) {
			res = TEE_ERROR_ACCESS_DENIED;
			goto err;
		}

		if ((cfgr & _RISAF_SUBREG_CFGR_SREN) &&
		    ((read && !(cfgr & _RISAF_SUBREG_CFGR_RDEN)) ||
		    (write && !(cfgr & _RISAF_SUBREG_CFGR_WREN)))) {
			res = TEE_ERROR_ACCESS_DENIED;
			goto err;
		}
	}

err:
	clk_disable(risaf->pdata.clock);

	return res;
}

static TEE_Result stm32_risaf_reconfigure_area(struct firewall_query *fw,
					       paddr_t paddr, size_t size)
{
	struct stm32_risaf_instance *risaf = NULL;
	struct stm32_risaf_region *region = NULL;
	TEE_Result res = TEE_ERROR_GENERIC;
	uint32_t exceptions = 0;
	uint32_t id = 0;
	uint32_t q_cfg = 0;
	unsigned int region_idx = 0;
	unsigned int subregion_idx = 0;
	bool is_region = false;

	assert(fw->ctrl->priv);

	risaf = fw->ctrl->priv;

	if (fw->arg_count != 1)
		return TEE_ERROR_BAD_PARAMETERS;

	/*
	 * RISAF region or subregion configuration.
	 * We assume the query is as follows:
	 * firewall->args[0]: region or subregion configuration
	 */
	q_cfg = fw->args[0];

	res = risaf_analyze_qconfig(risaf, q_cfg, paddr, size, &region_idx,
				    &subregion_idx, &is_region);
	if (res)
		return res;

	region = &risaf->pdata.regions[region_idx];
	id = _RISAF_GET_REGION_ID(region->cfg);

	res = clk_enable(risaf->pdata.clock);
	if (res)
		return res;

	exceptions = cpu_spin_lock_xsave(&risaf->pdata.conf_lock);

	if (is_region) {
		uint32_t cfg_save = region->cfg;

		region->cfg = q_cfg;

		res = risaf_configure_region(risaf, region);
		/* Restore initial value if configuration fails */
		if (res)
			region->cfg = cfg_save;
	} else {
		struct stm32_risaf_subregion *subreg = NULL;
		uint32_t cfg_save = 0;

		subreg = &region->subregions[subregion_idx];
		cfg_save = subreg->cfg;
		subreg->cfg = q_cfg;

		res = risaf_configure_subregion(risaf, id, subreg);
		/* Restore initial value if configuration fails */
		if (res)
			subreg->cfg = cfg_save;
	}

	cpu_spin_unlock_xrestore(&risaf->pdata.conf_lock, exceptions);

	clk_disable(risaf->pdata.clock);

	return res;
}

static const struct firewall_controller_ops firewall_ops = {
	.acquire_memory_access = stm32_risaf_acquire_access,
	.set_memory_conf = stm32_risaf_reconfigure_area,
};

static TEE_Result stm32_risaf_probe(const void *fdt, int node,
				    const void *compat_data)
{
	const struct stm32_risaf_compat_data *compat = compat_data;
	struct firewall_controller *controller = NULL;
	struct stm32_risaf_instance *risaf = NULL;
	struct stm32_risaf_region *regions = NULL;
	TEE_Result res = TEE_ERROR_GENERIC;
	struct dt_node_info dt_info = { };
	const fdt32_t *conf_list = NULL;
	const fdt64_t *cuint = NULL;
	unsigned int nregions = 0;
	unsigned int i = 0;
	int len = 0;

	res = stm32_rifsc_check_tdcid(&is_tdcid);
	if (res)
		return res;

	if (!is_tdcid)
		return TEE_SUCCESS;

	risaf = calloc(1, sizeof(*risaf));
	if (!risaf)
		return TEE_ERROR_OUT_OF_MEMORY;

	fdt_fill_device_info(fdt, &dt_info, node);
	if (dt_info.reg == DT_INFO_INVALID_REG ||
	    dt_info.reg_size == DT_INFO_INVALID_REG_SIZE) {
		free(risaf);
		return TEE_ERROR_BAD_PARAMETERS;
	}

	risaf->pdata.base.pa = dt_info.reg;
	io_pa_or_va_secure(&risaf->pdata.base, dt_info.reg_size);

	risaf->pdata.enc_supported = compat->supported_encryption;

	res = clk_dt_get_by_index(fdt, node, 0, &risaf->pdata.clock);
	if (!risaf->pdata.clock)
		goto err;

	conf_list = fdt_getprop(fdt, node, "memory-region", &len);
	if (!conf_list) {
		DMSG("RISAF %#"PRIxPA": No configuration in DT, use default",
		     risaf->pdata.base.pa);
		free(risaf);
		return TEE_SUCCESS;
	}

	nregions = (unsigned int)len / sizeof(uint32_t);

	/* Silently allow unexpected truncated names */
	strncpy(risaf->pdata.risaf_name, fdt_get_name(fdt, node, NULL),
		sizeof(risaf->pdata.risaf_name) - 1);

	res = clk_enable(risaf->pdata.clock);
	if (res)
		goto err;

	res = stm32_risaf_init_ddata(risaf);
	if (res)
		goto err_clk;

	risaf_print_version(risaf);

	cuint = fdt_getprop(fdt, node, "st,mem-map", &len);
	if (!cuint || (size_t)len != sizeof(*cuint) * 2)
		panic();

	risaf->pdata.mem_base = (paddr_t)fdt64_to_cpu(*cuint);
	risaf->pdata.mem_size = (size_t)fdt64_to_cpu(*(cuint + 1));

	regions = calloc(nregions, sizeof(*regions));
	if (nregions && !regions) {
		res = TEE_ERROR_OUT_OF_MEMORY;
		goto err_ddata;
	}

	DMSG("RISAF %#"PRIxPA" memory range: %#"PRIxPA" - %#"PRIxPA,
	     risaf->pdata.base.pa, risaf->pdata.mem_base,
	     risaf->pdata.mem_base + risaf->pdata.mem_size - 1);

	for (i = 0; i < nregions; i++) {
		const fdt32_t *prop = NULL;
		const fdt32_t *subconf_list = NULL;
		uint32_t phandle = 0;
		uint32_t id = 0;
		int pnode = 0;
		unsigned int j = 0;
		struct stm32_risaf_subregion *subreg = NULL;

		phandle = fdt32_to_cpu(*(conf_list + i));
		pnode = fdt_node_offset_by_phandle(fdt, phandle);
		if (pnode < 0)
			continue;

		regions[i].addr = fdt_reg_base_address(fdt, pnode);
		regions[i].len = fdt_reg_size(fdt, pnode);
		if (regions[i].addr == DT_INFO_INVALID_REG ||
		    regions[i].len == DT_INFO_INVALID_REG_SIZE) {
			EMSG("Invalid config in node %s",
			     fdt_get_name(fdt, pnode, NULL));
			panic();
		}

		if (!regions[i].len)
			continue;

		/*
		 * The secure bootloader is in charge of configuring RISAF
		 * related to OP-TEE secure memory. Therefore, skip OP-TEE
		 * region so that RISAF configuration cannot interfere with
		 * OP-TEE execution flow.
		 */
		if (regions[i].addr == TZDRAM_BASE &&
		    regions[i].len == TZDRAM_SIZE) {
			continue;
		}

		prop = fdt_getprop(fdt, pnode, "st,protreg", NULL);
		if (!prop)
			continue;

		regions[i].cfg = fdt32_to_cpu(*prop);

		if (risaf_check_region_boundaries(risaf, &regions[i]) ||
		    risaf_check_overlap(risaf, regions, i))
			panic();

		id = _RISAF_GET_REGION_ID(regions[i].cfg);
		assert(id <= risaf->ddata->max_base_regions);

		if (risaf_configure_region(risaf, &regions[i]))
			panic();

		/*  Consider subregions if any */
		subconf_list = fdt_getprop(fdt, pnode, "memory-region", &len);
		if (!subconf_list)
			continue;

		regions[i].nsubregions = (unsigned int)len / sizeof(uint32_t);

		if (regions[i].nsubregions > risaf->ddata->max_subregions)
			panic();

		regions[i].subregions = calloc(regions[i].nsubregions,
					       sizeof(*regions[i].subregions));
		if (regions[i].nsubregions && !regions[i].subregions) {
			EMSG("Out of memory in node %s",
			     fdt_get_name(fdt, pnode, NULL));
			panic();
		}

		subreg = regions[i].subregions;

		for (j = 0; j < regions[i].nsubregions; j++) {
			int subnode = 0;

			phandle = fdt32_to_cpu(*(subconf_list + j));
			subnode = fdt_node_offset_by_phandle(fdt, phandle);
			if (subnode < 0)
				continue;

			subreg[j].addr = fdt_reg_base_address(fdt, subnode);
			subreg[j].len = fdt_reg_size(fdt, subnode);
			if (subreg[j].addr == DT_INFO_INVALID_REG ||
			    subreg[j].len == DT_INFO_INVALID_REG_SIZE) {
				EMSG("Invalid config in node %s",
				     fdt_get_name(fdt, subnode, NULL));
				panic();
			}

			prop = fdt_getprop(fdt, subnode, "st,protreg", NULL);
			if (!prop)
				continue;

			subreg[j].cfg = fdt32_to_cpu(*prop);

			DMSG("RISAF %#"PRIxPA": [SUB] cfg %#08"PRIx32
			     "- addr %#"PRIxPA" - len %#zx",
			     risaf->pdata.base.pa, subreg[j].cfg,
			     subreg[j].addr, subreg[j].len);

			if (risaf_check_subregion_boundaries(risaf,
							     &regions[i], j))
				panic();

			if (risaf_configure_subregion(risaf, id, &subreg[j]))
				panic();
		}
	}

	clk_disable(risaf->pdata.clock);

	controller = calloc(1, sizeof(*controller));
	if (!controller)
		panic();

	controller->base = &risaf->pdata.base;
	controller->name = risaf->pdata.risaf_name;
	controller->priv = risaf;
	controller->ops = &firewall_ops;

	risaf->pdata.regions = regions;
	risaf->pdata.nregions = nregions;

	SLIST_INSERT_HEAD(&risaf_list, risaf, link);

	res = firewall_dt_controller_register(fdt, node, controller);
	if (res)
		panic();

	register_pm_core_service_cb(stm32_risaf_pm, risaf, "stm32-risaf");

	return TEE_SUCCESS;

err_ddata:
	free(risaf->ddata);
err_clk:
	clk_disable(risaf->pdata.clock);
err:
	free(risaf);
	return res;
}

static const struct dt_device_match risaf_match_table[] = {
	{
		.compatible = "st,stm32mp25-risaf",
		.compat_data = &stm32_risaf_compat,
	},
	{
		.compatible = "st,stm32mp25-risaf-enc",
		.compat_data = &stm32_risaf_enc_compat,
	},
	{ }
};

DEFINE_DT_DRIVER(risaf_dt_driver) = {
	.name = "stm32-risaf",
	.match_table = risaf_match_table,
	.probe = stm32_risaf_probe,
};
