{"vcs1":{"timestamp_begin":1751059402.576247304, "rt":0.34, "ut":0.21, "st":0.07}}
{"vcselab":{"timestamp_begin":1751059402.981952031, "rt":0.22, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1751059403.247676887, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751059402.269810767}
{"VCS_COMP_START_TIME": 1751059402.269810767}
{"VCS_COMP_END_TIME": 1751059403.621001369}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2854632}}
{"stitch_vcselab": {"peak_mem": 2854672}}
