Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: wrapper_proc_7seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wrapper_proc_7seg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wrapper_proc_7seg"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : wrapper_proc_7seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsrv/desktop/martin_processor/sign_gen.vhd" in Library work.
Architecture behavioral of Entity sig_gen is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/hex_to_7seg.vhd" in Library work.
Architecture behavioral of Entity hex_to_7seg is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/ProgramCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/RAM256.vhd" in Library work.
Architecture behavioral of Entity rom256 is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/Memory8x8.vhd" in Library work.
Architecture behavioral of Entity memory8x8 is up to date.
Compiling vhdl file "//vboxsrv/desktop/martin_processor/proc_structure.vhd" in Library work.
Entity <proc_structure> compiled.
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 146. Undefined symbol 'Rs1'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 146. Rs1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 148. Undefined symbol 'Rs2'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 148. Rs2: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 136. Formal Rs1 of decoder with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 156. Undefined symbol 'opcode'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 156. opcode: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 150. Formal Rs1 of alu with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 159. Undefined symbol 'Rs1_addr'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 159. Rs1_addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 160. Undefined symbol 'Rs2_addr'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 160. Rs2_addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 161. Undefined symbol 'Rd_addr'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 161. Rd_addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 168. Undefined symbol 'Reset'.
ERROR:HDLParsers:1209 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 168. Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "//vboxsrv/desktop/martin_processor/proc_structure.vhd" Line 158. Formal Rs1_addr of Memory8x8 with no default value must be associated with an actual value.
--> 

Total memory usage is 251276 kilobytes

Number of errors   :   17 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

