{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700702111769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700702111770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 08:15:11 2023 " "Processing started: Thu Nov 23 08:15:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700702111770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702111770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dummy_controller -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off dummy_controller -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702111770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700702112393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700702112393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlFSM-behavioral " "Found design unit 1: controlFSM-behavioral" {  } { { "controlFSM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/controlFSM.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126211 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/controlFSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126214 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram2d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram2d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram2d-behavioral " "Found design unit 1: sram2d-behavioral" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126217 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram2d " "Found entity 1: sram2d" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavioral " "Found design unit 1: top-behavioral" {  } { { "top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126221 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700702126221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram2d " "Elaborating entity \"sram2d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700702126296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrt sram2d.vhd(33) " "VHDL Process Statement warning at sram2d.vhd(33): signal \"wrt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700702126300 "|sram2d"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_datablock sram2d.vhd(42) " "VHDL Process Statement warning at sram2d.vhd(42): signal \"r_datablock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700702126313 "|sram2d"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut sram2d.vhd(39) " "VHDL Process Statement warning at sram2d.vhd(39): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700702126315 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[0\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126336 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[1\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126337 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[2\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126337 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[3\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126337 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[4\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126337 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[5\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126337 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[6\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[7\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[8\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[9\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[10\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[11\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126338 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[12\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[13\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[14\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[15\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[16\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[16\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[17\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[17\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126339 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[18\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[18\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[19\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[19\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[20\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[20\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[21\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[21\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[22\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[22\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[23\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[23\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126340 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[24\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[24\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[25\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[25\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[26\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[26\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[27\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[27\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[28\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[28\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[29\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[29\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[30\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[30\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[31\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[31\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126341 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[32\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[32\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[33\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[33\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[34\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[34\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[35\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[35\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[36\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[36\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[37\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[37\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[38\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[38\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[39\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[39\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[40\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[40\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126342 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[41\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[41\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[42\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[42\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[43\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[43\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[44\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[44\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[45\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[45\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[46\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[46\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[47\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[47\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[48\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[48\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126343 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[49\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[49\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[50\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[50\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[51\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[51\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[52\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[52\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[53\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[53\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[54\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[54\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[55\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[55\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[56\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[56\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126344 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[57\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[57\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[58\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[58\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[59\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[59\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[60\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[60\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[61\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[61\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[62\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[62\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[63\] sram2d.vhd(39) " "Inferred latch for \"dataOut\[63\]\" at sram2d.vhd(39)" {  } { { "sram2d.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Dummy_controller/sram2d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702126345 "|sram2d"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "r_datablock " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"r_datablock\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700702126469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700702128095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700702133517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700702133517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1885 " "Implemented 1885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700702133858 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700702133858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1750 " "Implemented 1750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700702133858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700702133858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700702133898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 08:15:33 2023 " "Processing ended: Thu Nov 23 08:15:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700702133898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700702133898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700702133898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700702133898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700702135680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700702135681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 08:15:35 2023 " "Processing started: Thu Nov 23 08:15:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700702135681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700702135681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dummy_controller -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dummy_controller -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700702135682 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700702135884 ""}
{ "Info" "0" "" "Project  = dummy_controller" {  } {  } 0 0 "Project  = dummy_controller" 0 0 "Fitter" 0 0 1700702135885 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1700702135885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700702135994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700702135995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C7 " "Selected device EP4CE6E22C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700702136021 ""}
{ "Error" "ECUT_CUT_INVALID_SUPPLY_VOLTAGE_VALUE" "1.0V VCCINT " "Supply voltage value 1.0V set to the 'VCCINT' power rail is illegal for the selected device." {  } {  } 0 21191 "Supply voltage value %1!s! set to the '%2!s!' power rail is illegal for the selected device." 0 0 "Fitter" 0 -1 1700702136080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700702136368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 23 08:15:36 2023 " "Processing ended: Thu Nov 23 08:15:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700702136368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700702136368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700702136368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700702136368 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700702137042 ""}
