IP Generator (Version 2020.2-SP2-Beta3 build 59933)
Check out license ...
Start generating at 2020-08-10 18:04
Instance: TSMAC_FIFO_RXCKLI (C:\Users\hspu\Desktop\pgr_ARM_Cortex_M1\pnr\ipcore\TSMAC_FIFO_RXCKLI\TSMAC_FIFO_RXCKLI.idf)
Model: Logos DRM Based FIFO (1.5)
Part: Logos-PGL22G-FBG256--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl\ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v' ...
Compile file 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl\ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl\ipml_prefetch_fifo_v1_5_TSMAC_FIFO_RXCKLI.v' ...
Copy 'ipml_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_5.v.xml' to 'TSMAC_FIFO_RXCKLI.v' ...
Found top module 'TSMAC_FIFO_RXCKLI' in file 'TSMAC_FIFO_RXCKLI.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' to 'TSMAC_FIFO_RXCKLI_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'TSMAC_FIFO_RXCKLI_tb.v' ...
Create template file 'TSMAC_FIFO_RXCKLI_tmpl.v' ...
Create template file 'TSMAC_FIFO_RXCKLI_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
