Timing Analyzer report for OV5640
Thu Apr 14 21:44:43 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 14. Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'
 15. Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'
 16. Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 19. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'
 22. Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'
 23. Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 26. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 28. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'
 31. Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'
 32. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 33. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 34. Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 36. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 37. Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'
 38. Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'
 39. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 50. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 51. Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'
 52. Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'
 53. Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 56. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'
 59. Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'
 60. Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 63. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 64. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 65. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'
 67. Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'
 68. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 69. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 70. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 71. Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 73. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 74. Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'
 75. Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'
 76. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Metastability Summary
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 86. Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 88. Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'
 89. Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'
 90. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 92. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'
 95. Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'
 96. Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 99. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
100. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
101. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
103. Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'
104. Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'
105. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
106. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
107. Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
109. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
110. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'
112. Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'
113. Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
114. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
115. Fast 1200mV 0C Model Metastability Summary
116. Multicorner Timing Analysis Summary
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths Summary
129. Clock Status Summary
130. Unconstrained Input Ports
131. Unconstrained Output Ports
132. Unconstrained Input Ports
133. Unconstrained Output Ports
134. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; OV5640                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.5%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   5.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; CLOCK_50                                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; CMOS1_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS1_PCLK }                                                                   ;
; CMOS2_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS2_PCLK }                                                                   ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_1|clock_20k }                                     ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_2|clock_20k }                                     ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; 39.716 ; 25.18 MHz  ; 0.000  ; 19.858 ; 50.00      ; 280       ; 141         ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[0] }                       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; 41.702 ; 23.98 MHz  ; 0.000  ; 20.851 ; 50.00      ; 98        ; 47          ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[1] }                       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 103.15 MHz ; 103.15 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;      ;
; 112.57 MHz ; 112.57 MHz      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.92 MHz ; 133.92 MHz      ; CLOCK_50                                                                     ;      ;
; 161.71 MHz ; 161.71 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;      ;
; 195.58 MHz ; 195.58 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;      ;
; 198.89 MHz ; 198.89 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;      ;
; 207.47 MHz ; 207.47 MHz      ; CMOS2_PCLK                                                                   ;      ;
; 218.53 MHz ; 218.53 MHz      ; CMOS1_PCLK                                                                   ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -4.113 ; -149.068      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.028 ; -143.398      ;
; CMOS2_PCLK                                                                   ; -3.820 ; -201.793      ;
; CMOS1_PCLK                                                                   ; -3.576 ; -171.491      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.596 ; -2.596        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.264  ; 0.000         ;
; CLOCK_50                                                                     ; 12.533 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 30.021 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.061 ; -2.122        ;
; CMOS1_PCLK                                                                   ; 0.320  ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.323  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.426  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.436  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.452  ; 0.000         ;
; CLOCK_50                                                                     ; 0.453  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.453  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.869 ; -807.505      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -3.150 ; -49.340       ;
; CMOS1_PCLK                                                                   ; -3.083 ; -209.590      ;
; CMOS2_PCLK                                                                   ; -3.039 ; -215.309      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.751 ; -7.831        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.397 ; -7.256        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.655  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.615 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.625 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.458 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.569 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.694 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.132 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 2.236 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS1_PCLK                                                                   ; -3.201 ; -184.164      ;
; CMOS2_PCLK                                                                   ; -3.201 ; -184.164      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.402       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.402       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.697  ; 0.000         ;
; CLOCK_50                                                                     ; 9.783  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.549 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.550 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                             ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.113 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.024      ;
; -4.072 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.985      ;
; -4.072 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.985      ;
; -4.069 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 4.980      ;
; -4.047 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.962      ;
; -4.047 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.962      ;
; -4.039 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 4.950      ;
; -4.028 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.941      ;
; -4.028 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.941      ;
; -4.022 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.938      ;
; -4.008 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.929      ;
; -4.003 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.918      ;
; -4.003 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.918      ;
; -3.978 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.894      ;
; -3.964 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.885      ;
; -3.919 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 4.830      ;
; -3.878 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.791      ;
; -3.878 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.791      ;
; -3.853 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.768      ;
; -3.853 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.768      ;
; -3.828 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.744      ;
; -3.817 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.735      ;
; -3.814 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.735      ;
; -3.797 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 4.708      ;
; -3.794 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.713      ;
; -3.781 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.700      ;
; -3.774 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.693      ;
; -3.773 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.691      ;
; -3.773 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.691      ;
; -3.766 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.087     ; 4.680      ;
; -3.756 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.669      ;
; -3.756 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.669      ;
; -3.756 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 4.667      ;
; -3.750 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.669      ;
; -3.743 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.658      ;
; -3.737 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.656      ;
; -3.731 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.646      ;
; -3.731 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.646      ;
; -3.730 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.649      ;
; -3.722 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.087     ; 4.636      ;
; -3.709 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.624      ;
; -3.706 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.622      ;
; -3.693 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.609      ;
; -3.692 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.613      ;
; -3.662 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.577      ;
; -3.655 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.570      ;
; -3.650 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.566      ;
; -3.650 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.565      ;
; -3.647 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.563      ;
; -3.640 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.556      ;
; -3.640 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.556      ;
; -3.640 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.556      ;
; -3.637 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.552      ;
; -3.637 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.552      ;
; -3.637 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.552      ;
; -3.631 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.549      ;
; -3.628 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.548      ;
; -3.626 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.542      ;
; -3.623 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.541      ;
; -3.623 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.541      ;
; -3.600 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.519      ;
; -3.596 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.512      ;
; -3.596 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.512      ;
; -3.596 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.512      ;
; -3.595 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.511      ;
; -3.594 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.513      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.508      ;
; -3.587 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.506      ;
; -3.581 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.496      ;
; -3.580 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.499      ;
; -3.580 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.496      ;
; -3.572 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.087     ; 4.486      ;
; -3.570 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.485      ;
; -3.556 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.469      ;
; -3.552 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.467      ;
; -3.548 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.461      ;
; -3.548 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.461      ;
; -3.532 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.447      ;
; -3.529 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.448      ;
; -3.527 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.445      ;
; -3.526 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.445      ;
; -3.523 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.438      ;
; -3.520 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.435      ;
; -3.519 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.432      ;
; -3.519 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.088     ; 4.432      ;
; -3.501 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.419      ;
; -3.498 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.414      ;
; -3.494 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.409      ;
; -3.488 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.404      ;
; -3.484 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.405      ;
; -3.478 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.397      ;
; -3.469 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.385      ;
; -3.466 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.086     ; 4.381      ;
; -3.466 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.382      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                             ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.028 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.966      ;
; -3.947 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.868      ;
; -3.935 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.873      ;
; -3.932 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.855      ;
; -3.923 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.844      ;
; -3.923 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.844      ;
; -3.923 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.844      ;
; -3.915 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.834      ;
; -3.888 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.806      ;
; -3.872 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.810      ;
; -3.868 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.098     ; 4.771      ;
; -3.843 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.761      ;
; -3.825 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.763      ;
; -3.818 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.091     ; 4.728      ;
; -3.808 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.731      ;
; -3.799 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.720      ;
; -3.799 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.720      ;
; -3.799 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.720      ;
; -3.795 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.714      ;
; -3.795 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.723      ;
; -3.784 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.097     ; 4.688      ;
; -3.768 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.686      ;
; -3.763 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.701      ;
; -3.757 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.680      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.682      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.682      ;
; -3.754 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.676      ;
; -3.750 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.678      ;
; -3.730 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.635      ;
; -3.727 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.648      ;
; -3.723 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.641      ;
; -3.695 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.098     ; 4.598      ;
; -3.695 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.098     ; 4.598      ;
; -3.691 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.100     ; 4.592      ;
; -3.677 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.600      ;
; -3.675 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.600      ;
; -3.664 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.101     ; 4.564      ;
; -3.663 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.584      ;
; -3.661 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.582      ;
; -3.659 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.580      ;
; -3.654 ; cmos2_reg_config:cmos_config_2|i2c_data[19]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.583      ;
; -3.636 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.574      ;
; -3.633 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.554      ;
; -3.632 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.553      ;
; -3.630 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.552      ;
; -3.630 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.552      ;
; -3.630 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.553      ;
; -3.622 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.543      ;
; -3.621 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.542      ;
; -3.621 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.542      ;
; -3.617 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.536      ;
; -3.614 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.535      ;
; -3.607 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.519      ;
; -3.607 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.529      ;
; -3.605 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.534      ;
; -3.603 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.057     ; 4.547      ;
; -3.599 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.518      ;
; -3.599 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.520      ;
; -3.599 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.520      ;
; -3.598 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.519      ;
; -3.598 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.091     ; 4.508      ;
; -3.598 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.091     ; 4.508      ;
; -3.598 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.091     ; 4.508      ;
; -3.598 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.526      ;
; -3.594 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.093     ; 4.502      ;
; -3.591 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.062     ; 4.530      ;
; -3.590 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.508      ;
; -3.586 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.514      ;
; -3.583 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.505      ;
; -3.579 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.062     ; 4.518      ;
; -3.573 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.060     ; 4.514      ;
; -3.568 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.486      ;
; -3.567 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.094     ; 4.474      ;
; -3.565 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.491      ;
; -3.562 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.500      ;
; -3.562 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.482      ;
; -3.559 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.480      ;
; -3.555 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.483      ;
; -3.555 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.481      ;
; -3.545 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.464      ;
; -3.543 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.468      ;
; -3.542 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.471      ;
; -3.531 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.456      ;
; -3.516 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.437      ;
; -3.516 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.437      ;
; -3.510 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.432      ;
; -3.503 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.062     ; 4.442      ;
; -3.494 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.417      ;
; -3.491 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.420      ;
; -3.485 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.403      ;
; -3.485 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.406      ;
; -3.485 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.406      ;
; -3.483 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.057     ; 4.427      ;
; -3.481 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.404      ;
; -3.481 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.400      ;
; -3.480 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.418      ;
; -3.479 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.400      ;
; -3.468 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.389      ;
; -3.460 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.398      ;
; -3.458 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.396      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 4.312      ;
; -3.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.687      ;
; -3.604 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.505      ;
; -3.600 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.501      ;
; -3.598 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.499      ;
; -3.588 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.489      ;
; -3.581 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 4.073      ;
; -3.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.880      ;
; -3.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.876      ;
; -3.559 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.874      ;
; -3.549 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.864      ;
; -3.541 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.485      ;
; -3.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.445      ;
; -3.460 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.378      ;
; -3.451 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.943      ;
; -3.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.980      ;
; -3.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.980      ;
; -3.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.980      ;
; -3.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.980      ;
; -3.443 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.935      ;
; -3.406 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.898      ;
; -3.405 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.897      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.880      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.355      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.355      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.355      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.355      ;
; -3.365 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.266      ;
; -3.361 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.262      ;
; -3.359 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.260      ;
; -3.355 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.273      ;
; -3.354 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.272      ;
; -3.353 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.845      ;
; -3.349 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.250      ;
; -3.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.836      ;
; -3.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.255      ;
; -3.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.678      ;
; -3.321 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.674      ;
; -3.319 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.672      ;
; -3.319 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.491     ; 3.849      ;
; -3.309 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.662      ;
; -3.285 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.638      ;
; -3.281 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.634      ;
; -3.279 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.632      ;
; -3.274 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.766      ;
; -3.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.332      ; 4.622      ;
; -3.264 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.208      ;
; -3.256 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.571      ;
; -3.252 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.567      ;
; -3.250 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.565      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.555      ;
; -3.235 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.136      ;
; -3.231 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.132      ;
; -3.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.130      ;
; -3.227 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.128      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.715      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.124      ;
; -3.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.122      ;
; -3.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.120      ;
; -3.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.155      ;
; -3.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.112      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.741      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.741      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.741      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.490     ; 3.741      ;
; -3.175 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.076      ;
; -3.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.075      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.153      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.153      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.153      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.153      ;
; -3.167 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.659      ;
; -3.166 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.110      ;
; -3.166 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.658      ;
; -3.159 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.103      ;
; -3.158 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.246      ; 4.425      ;
; -3.158 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.246      ; 4.425      ;
; -3.158 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.246      ; 4.425      ;
; -3.158 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.246      ; 4.425      ;
; -3.149 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.529     ; 3.641      ;
; -3.137 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.038      ;
; -3.136 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.451      ;
; -3.135 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.294      ; 4.450      ;
; -3.133 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.034      ;
; -3.131 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.032      ;
; -3.130 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.113      ;
; -3.130 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.113      ;
; -3.130 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.113      ;
; -3.130 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.038     ; 4.113      ;
; -3.129 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.491     ; 3.659      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.099     ; 4.050      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.099     ; 4.050      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.099     ; 4.050      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.099     ; 4.050      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.029      ;
; -3.127 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.071      ;
; -3.126 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.077     ; 4.070      ;
; -3.124 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.025      ;
; -3.122 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.023      ;
; -3.121 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.120     ; 4.022      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.576 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.088     ; 4.509      ;
; -3.572 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.396      ;
; -3.570 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.479      ;
; -3.568 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.477      ;
; -3.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.474      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.459      ;
; -3.542 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.366      ;
; -3.536 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.360      ;
; -3.516 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.366      ;
; -3.514 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.364      ;
; -3.511 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.361      ;
; -3.496 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.346      ;
; -3.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 4.280      ;
; -3.486 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.336      ;
; -3.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.334      ;
; -3.481 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.331      ;
; -3.480 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.330      ;
; -3.478 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.328      ;
; -3.475 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.325      ;
; -3.466 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.316      ;
; -3.460 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.310      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 4.120      ;
; -3.438 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.209     ; 4.250      ;
; -3.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.209     ; 4.248      ;
; -3.434 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.088     ; 4.367      ;
; -3.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.209     ; 4.245      ;
; -3.428 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.337      ;
; -3.426 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.335      ;
; -3.423 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.332      ;
; -3.418 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.209     ; 4.230      ;
; -3.408 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.317      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 4.007      ;
; -3.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.212      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.977      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.971      ;
; -3.342 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.126      ; 4.489      ;
; -3.332 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.182      ;
; -3.330 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.180      ;
; -3.327 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.177      ;
; -3.326 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.215     ; 4.132      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.444     ; 3.891      ;
; -3.312 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.171     ; 4.162      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.304 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.347     ; 3.978      ;
; -3.286 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.152      ; 4.459      ;
; -3.284 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.152      ; 4.457      ;
; -3.281 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.152      ; 4.454      ;
; -3.276 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.088     ; 4.209      ;
; -3.270 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.179      ;
; -3.270 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.189     ; 4.102      ;
; -3.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.177      ;
; -3.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.189     ; 4.100      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.152      ; 4.439      ;
; -3.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.174      ;
; -3.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.189     ; 4.097      ;
; -3.250 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.112     ; 4.159      ;
; -3.250 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.189     ; 4.082      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 4.413      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 4.413      ;
; -3.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.112      ; 4.419      ;
; -3.236 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.060      ;
; -3.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.197     ; 4.043      ;
; -3.205 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.027      ; 4.300      ;
; -3.205 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.027      ; 4.300      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.034      ; 4.306      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
; -3.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.402     ; 3.823      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.596 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.271     ; 1.300      ;
; 1.117  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.789      ;
; 1.122  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.784      ;
; 1.153  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.753      ;
; 1.158  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.748      ;
; 1.234  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.671      ;
; 1.239  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.666      ;
; 1.265  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.641      ;
; 1.270  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.636      ;
; 1.278  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.628      ;
; 1.280  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.626      ;
; 1.282  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.624      ;
; 1.314  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.592      ;
; 1.316  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.590      ;
; 1.318  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.588      ;
; 1.350  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.536      ;
; 1.356  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.539      ;
; 1.368  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.538      ;
; 1.375  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.531      ;
; 1.375  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.531      ;
; 1.386  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.500      ;
; 1.392  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.503      ;
; 1.395  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.510      ;
; 1.397  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.508      ;
; 1.399  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.506      ;
; 1.404  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.502      ;
; 1.411  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.495      ;
; 1.411  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.495      ;
; 1.420  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.479      ;
; 1.420  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.479      ;
; 1.426  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.480      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.471      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.471      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.471      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.471      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.471      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.478      ;
; 1.428  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.478      ;
; 1.430  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.476      ;
; 1.433  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.473      ;
; 1.442  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.464      ;
; 1.447  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.459      ;
; 1.456  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.443      ;
; 1.456  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.443      ;
; 1.457  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.449      ;
; 1.462  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.444      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.435      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.435      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.435      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.435      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.435      ;
; 1.467  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.418      ;
; 1.473  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.421      ;
; 1.485  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.420      ;
; 1.492  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.413      ;
; 1.492  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.413      ;
; 1.498  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.388      ;
; 1.504  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.391      ;
; 1.516  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.390      ;
; 1.523  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.383      ;
; 1.523  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.383      ;
; 1.537  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.361      ;
; 1.537  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.361      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.353      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.353      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.353      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.353      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.353      ;
; 1.555  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.351      ;
; 1.560  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.346      ;
; 1.560  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.346      ;
; 1.565  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.341      ;
; 1.566  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.340      ;
; 1.568  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.331      ;
; 1.568  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.331      ;
; 1.571  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.335      ;
; 1.576  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.323      ;
; 1.576  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.323      ;
; 1.576  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.323      ;
; 1.576  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.323      ;
; 1.576  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.323      ;
; 1.578  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.328      ;
; 1.583  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.323      ;
; 1.589  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.317      ;
; 1.591  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.315      ;
; 1.593  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.313      ;
; 1.602  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.304      ;
; 1.603  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.303      ;
; 1.605  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.301      ;
; 1.607  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.299      ;
; 1.607  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.299      ;
; 1.617  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.289      ;
; 1.618  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.288      ;
; 1.620  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.286      ;
; 1.622  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.284      ;
; 1.622  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.284      ;
; 1.635  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.264      ;
; 1.656  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.243      ;
; 1.661  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.225      ;
; 1.667  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.228      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.264  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.908      ; 0.858      ;
; 0.264  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.908      ; 0.858      ;
; 0.307  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.908      ; 0.815      ;
; 0.307  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.908      ; 0.815      ;
; 35.518 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.611      ;
; 35.518 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.611      ;
; 35.590 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.539      ;
; 35.590 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.539      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.599 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 6.003      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.671 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.931      ;
; 35.780 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.349      ;
; 35.780 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.349      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.861 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.741      ;
; 35.915 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.214      ;
; 35.915 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 5.214      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 35.996 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.606      ;
; 36.578 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 4.551      ;
; 36.578 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 4.551      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.659 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.943      ;
; 36.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 4.424      ;
; 36.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.574     ; 4.424      ;
; 36.786 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.816      ;
; 36.786 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.816      ;
; 36.786 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.816      ;
; 36.786 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.816      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 12.533 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.395      ;
; 12.582 ; Reset_Delay:u_Reset_Delay|Cont[11] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.346      ;
; 12.759 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.169      ;
; 12.865 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.063      ;
; 12.906 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.022      ;
; 12.909 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.019      ;
; 13.011 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.917      ;
; 13.012 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.916      ;
; 13.054 ; Reset_Delay:u_Reset_Delay|Cont[10] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.874      ;
; 13.159 ; Reset_Delay:u_Reset_Delay|Cont[8]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.769      ;
; 13.160 ; Reset_Delay:u_Reset_Delay|Cont[0]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.768      ;
; 13.304 ; Reset_Delay:u_Reset_Delay|Cont[9]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.624      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.534 ; key:u_key|timer[2]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.386      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.541 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.379      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.550 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.370      ;
; 13.675 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.253      ;
; 13.677 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.251      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.213      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.751 ; key:u_key|timer[5]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.169      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.777 ; key:u_key|timer[2]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.146      ;
; 13.780 ; Reset_Delay:u_Reset_Delay|Cont[13] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.148      ;
; 13.781 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.147      ;
; 13.782 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.146      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.784 ; key:u_key|timer[7]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.139      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.793 ; key:u_key|timer[8]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.130      ;
; 13.832 ; key:u_key|timer[9]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.088      ;
; 13.832 ; key:u_key|timer[9]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.088      ;
; 13.832 ; key:u_key|timer[9]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.088      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 30.021 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.605      ;
; 30.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.932      ;
; 30.134 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.931      ;
; 30.135 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.930      ;
; 30.148 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.917      ;
; 30.292 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.566      ;
; 30.292 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.566      ;
; 30.292 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.566      ;
; 30.292 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.566      ;
; 30.320 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.549      ;
; 30.320 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.549      ;
; 30.320 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.549      ;
; 30.320 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.549      ;
; 30.429 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.197      ;
; 30.437 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.189      ;
; 30.441 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.185      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.486 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.140      ;
; 30.541 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.524      ;
; 30.542 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.523      ;
; 30.543 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.522      ;
; 30.556 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.509      ;
; 30.562 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.503      ;
; 30.563 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 9.064      ;
; 30.565 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.500      ;
; 30.622 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 9.004      ;
; 30.623 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.007      ;
; 30.623 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.007      ;
; 30.623 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.007      ;
; 30.623 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.007      ;
; 30.623 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.007      ;
; 30.675 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.349      ; 9.391      ;
; 30.676 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.349      ; 9.390      ;
; 30.677 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.349      ; 9.389      ;
; 30.690 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.180      ;
; 30.690 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.180      ;
; 30.690 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.180      ;
; 30.690 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.180      ;
; 30.690 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.349      ; 9.376      ;
; 30.695 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.163      ;
; 30.695 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.163      ;
; 30.695 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.163      ;
; 30.695 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.163      ;
; 30.700 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.158      ;
; 30.700 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.158      ;
; 30.700 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.158      ;
; 30.700 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 9.158      ;
; 30.728 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.141      ;
; 30.728 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.141      ;
; 30.728 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.141      ;
; 30.728 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.237      ; 9.141      ;
; 30.834 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.025      ;
; 30.834 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.025      ;
; 30.834 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.025      ;
; 30.834 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.025      ;
; 30.845 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.781      ;
; 30.849 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.777      ;
; 30.862 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.008      ;
; 30.862 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.008      ;
; 30.862 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.008      ;
; 30.862 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 9.008      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.894 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.732      ;
; 30.970 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.095      ;
; 30.973 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.348      ; 9.092      ;
; 30.979 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.648      ;
; 30.983 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.644      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.028 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 8.599      ;
; 31.030 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.596      ;
; 31.031 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.599      ;
; 31.031 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.599      ;
; 31.031 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.599      ;
; 31.031 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.599      ;
; 31.031 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.599      ;
; 31.035 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.109     ; 8.573      ;
; 31.038 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.091     ; 8.588      ;
; 31.098 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 8.772      ;
; 31.098 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 8.772      ;
; 31.098 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 8.772      ;
; 31.098 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.238      ; 8.772      ;
; 31.103 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.755      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.061 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.758      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.758      ;
; -1.034 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.785      ;
; -1.034 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.785      ;
; 0.741  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.766  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.079      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.410      ;
; 1.098  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.411      ;
; 1.098  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.411      ;
; 1.104  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.417      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.419      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.419      ;
; 1.107  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.420      ;
; 1.107  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.420      ;
; 1.107  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.420      ;
; 1.113  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.426      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.115  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.428      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.429      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.429      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.429      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.541      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.541      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.541      ;
; 1.229  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.542      ;
; 1.229  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.542      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.237  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.550      ;
; 1.237  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.550      ;
; 1.238  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.551      ;
; 1.238  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.551      ;
; 1.244  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.557      ;
; 1.245  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.558      ;
; 1.245  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.558      ;
; 1.246  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.559      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.560      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.560      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.560      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.566      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.567      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.567      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.568      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.569      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.569      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.368  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.681      ;
; 1.368  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.681      ;
; 1.369  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.682      ;
; 1.369  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.682      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.377  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.690      ;
; 1.378  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.691      ;
; 1.378  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.691      ;
; 1.384  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.697      ;
; 1.385  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.698      ;
; 1.385  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.698      ;
; 1.386  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.699      ;
; 1.387  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.700      ;
; 1.387  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.700      ;
; 1.393  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.706      ;
; 1.394  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.707      ;
; 1.394  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.707      ;
; 1.395  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.708      ;
; 1.396  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.709      ;
; 1.507  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.820      ;
; 1.507  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.820      ;
; 1.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.821      ;
; 1.509  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.822      ;
; 1.509  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.822      ;
; 1.516  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.829      ;
; 1.516  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.829      ;
; 1.517  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.830      ;
; 1.518  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.831      ;
; 1.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.837      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.617      ; 1.191      ;
; 0.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.215      ; 0.820      ;
; 0.396 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.187      ; 0.795      ;
; 0.397 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.187      ; 0.796      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 0.793      ;
; 0.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 0.794      ;
; 0.535 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.187      ; 0.934      ;
; 0.537 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.600      ; 1.391      ;
; 0.541 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.215      ; 0.968      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.052      ; 0.810      ;
; 0.587 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.011      ; 0.810      ;
; 0.594 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 1.534      ;
; 0.598 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.617      ; 1.469      ;
; 0.610 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.153      ; 0.975      ;
; 0.614 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.153      ; 0.979      ;
; 0.621 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.328      ; 1.161      ;
; 0.625 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.215      ; 1.052      ;
; 0.637 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.215      ; 1.064      ;
; 0.643 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.153      ; 1.008      ;
; 0.643 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.153      ; 1.008      ;
; 0.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.052      ; 0.917      ;
; 0.676 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.307      ; 1.237      ;
; 0.683 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.289      ; 1.226      ;
; 0.684 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.307      ; 1.245      ;
; 0.689 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.307      ; 1.250      ;
; 0.728 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.374      ; 1.314      ;
; 0.748 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.215      ; 1.175      ;
; 0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.152     ; 0.826      ;
; 0.770 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.153      ; 1.135      ;
; 0.776 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.043      ;
; 0.776 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.043      ;
; 0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.554      ; 1.590      ;
; 0.789 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.056      ;
; 0.791 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.058      ;
; 0.797 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.064      ;
; 0.800 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.066      ;
; 0.801 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.068      ;
; 0.804 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.070      ;
; 0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.081      ;
; 0.821 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.087      ;
; 0.822 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.052      ; 1.086      ;
; 0.823 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.088      ;
; 0.833 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.149      ; 1.194      ;
; 0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.103      ;
; 0.863 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.030      ; 1.147      ;
; 0.880 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.420      ; 1.512      ;
; 0.881 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.013      ; 1.148      ;
; 0.888 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.152     ; 0.948      ;
; 0.891 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.617      ; 1.762      ;
; 0.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.152     ; 0.958      ;
; 0.899 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.376      ; 1.529      ;
; 0.905 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.013      ; 1.172      ;
; 0.906 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.152     ; 0.966      ;
; 0.910 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.290      ; 1.454      ;
; 0.911 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.272      ; 1.437      ;
; 0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.197      ; 1.323      ;
; 0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.171      ; 1.307      ;
; 0.925 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 1.202      ;
; 0.933 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.171      ; 1.316      ;
; 0.934 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.290      ; 1.478      ;
; 0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 1.877      ;
; 0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.420      ; 1.569      ;
; 0.939 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.358      ; 1.551      ;
; 0.942 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 1.219      ;
; 0.942 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.307      ; 1.503      ;
; 0.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.600      ; 1.802      ;
; 0.960 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.037      ; 1.209      ;
; 0.966 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.011      ; 1.189      ;
; 0.968 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.290      ; 1.512      ;
; 0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.290      ; 1.514      ;
; 0.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.011      ; 1.208      ;
; 0.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.011      ; 1.208      ;
; 0.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.152     ; 1.058      ;
; 1.000 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 1.940      ;
; 1.002 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.269      ;
; 1.003 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.376      ; 1.633      ;
; 1.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.617      ; 1.877      ;
; 1.008 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.600      ; 1.862      ;
; 1.009 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.376      ; 1.639      ;
; 1.016 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.289      ; 1.559      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.323 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.977      ; 1.554      ;
; 0.346 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.977      ; 1.577      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.915      ; 1.551      ;
; 0.423 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.160      ; 0.795      ;
; 0.423 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.160      ; 0.795      ;
; 0.481 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.101      ; 0.794      ;
; 0.482 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.101      ; 0.795      ;
; 0.482 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.101      ; 0.795      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.817      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.817      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.843      ;
; 0.543 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.529      ; 1.284      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 0.811      ;
; 0.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.529      ; 1.302      ;
; 0.574 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.193      ;
; 0.592 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.729      ; 1.575      ;
; 0.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.945      ;
; 0.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.915      ; 1.791      ;
; 0.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.958      ;
; 0.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.960      ;
; 0.650 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.965      ;
; 0.654 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 0.919      ;
; 0.657 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.276      ;
; 0.657 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.276      ;
; 0.663 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.282      ;
; 0.669 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 0.934      ;
; 0.680 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.613      ; 1.547      ;
; 0.689 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 1.004      ;
; 0.703 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.613      ; 1.570      ;
; 0.709 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 0.974      ;
; 0.735 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 1.058      ;
; 0.742 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.829      ; 1.825      ;
; 0.755 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.560      ;
; 0.756 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.915      ; 1.925      ;
; 0.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 1.084      ;
; 0.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.613      ; 1.631      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.613      ; 1.634      ;
; 0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 1.085      ;
; 0.776 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.041      ;
; 0.777 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.042      ;
; 0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.829      ; 1.869      ;
; 0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.465      ; 1.510      ;
; 0.793 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.058      ;
; 0.794 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.059      ;
; 0.799 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.064      ;
; 0.799 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.064      ;
; 0.800 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.065      ;
; 0.811 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.616      ;
; 0.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.085      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.086      ;
; 0.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.629      ;
; 0.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.093      ;
; 0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.829      ; 1.914      ;
; 0.833 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.099      ;
; 0.835 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.465      ; 1.554      ;
; 0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.103      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.643      ;
; 0.839 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.104      ;
; 0.851 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.122      ; 1.227      ;
; 0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.465      ; 1.577      ;
; 0.879 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.060      ; 1.193      ;
; 0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.520      ; 1.616      ;
; 0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.465      ; 1.603      ;
; 0.884 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.004      ; 1.142      ;
; 0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.729      ; 1.870      ;
; 0.897 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.520      ; 1.629      ;
; 0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.521      ;
; 0.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.501      ; 1.622      ;
; 0.918 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.060      ; 1.232      ;
; 0.920 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.501      ; 1.633      ;
; 0.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.613      ; 1.793      ;
; 0.931 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.481      ; 1.624      ;
; 0.953 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 1.972      ;
; 0.961 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.766      ;
; 0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.365      ; 1.584      ;
; 0.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 1.289      ;
; 0.977 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.551      ; 1.782      ;
; 0.986 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; -0.026     ; 1.214      ;
; 0.997 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.120      ; 1.329      ;
; 1.003 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; -0.009     ; 1.236      ;
; 1.003 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; -0.009     ; 1.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.426 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[7]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.160      ;
; 0.432 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.439 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.172      ;
; 0.450 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.496 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.790      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|RAS_N                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[6]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[5]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[5]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[3]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|CS_N[0]                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|WE_N                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_refresh                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CKE                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|CKE                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[11]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[11]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[9]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[8]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[13]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.451 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.187      ;
; 0.452 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.217      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.793      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.500 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.507 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.244      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[6]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[6]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.517 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.182      ;
; 0.535 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.538 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.193      ;
; 0.543 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.837      ;
; 0.544 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.280      ;
; 0.544 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.281      ;
; 0.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.558 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.564 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.230      ;
; 0.567 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.220      ;
; 0.573 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.222      ;
; 0.574 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.221      ;
; 0.575 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.231      ;
; 0.576 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.229      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.234      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.244      ;
; 0.586 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.235      ;
; 0.586 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.239      ;
; 0.589 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.251      ;
; 0.602 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.264      ;
; 0.603 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.268      ;
; 0.607 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.261      ;
; 0.608 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.263      ;
; 0.614 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.267      ;
; 0.617 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.272      ;
; 0.617 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.274      ;
; 0.620 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.273      ;
; 0.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.288      ;
; 0.623 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.270      ;
; 0.624 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.280      ;
; 0.626 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.627 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.634 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.290      ;
; 0.638 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.932      ;
; 0.643 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.297      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.452 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.465 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.802      ;
; 0.515 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.809      ;
; 0.520 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.814      ;
; 0.543 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.836      ;
; 0.560 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.854      ;
; 0.646 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.940      ;
; 0.786 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.080      ;
; 0.794 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.088      ;
; 0.796 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.088      ;
; 0.800 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.094      ;
; 0.801 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.095      ;
; 0.805 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.097      ;
; 0.807 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.099      ;
; 0.809 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.103      ;
; 0.820 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.112      ;
; 0.822 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.114      ;
; 0.827 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.121      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 0.988 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.282      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.042 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.501      ;
; 1.114 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.406      ;
; 1.130 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.423      ;
; 1.139 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.433      ;
; 1.141 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.434      ;
; 1.154 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.448      ;
; 1.156 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.450      ;
; 1.157 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.449      ;
; 1.157 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.451      ;
; 1.159 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.451      ;
; 1.166 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.460      ;
; 1.168 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.460      ;
; 1.172 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.466      ;
; 1.175 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.467      ;
; 1.176 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.468      ;
; 1.177 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.469      ;
; 1.181 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.475      ;
; 1.182 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.063      ; 1.457      ;
; 1.189 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.499      ;
; 1.204 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.514      ;
; 1.214 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.524      ;
; 1.230 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.218      ; 2.690      ;
; 1.232 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.527      ;
; 1.250 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.553      ;
; 1.261 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.571      ;
; 1.270 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.564      ;
; 1.279 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.573      ;
; 1.287 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.581      ;
; 1.290 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.582      ;
; 1.291 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.586      ;
; 1.296 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.590      ;
; 1.297 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.591      ;
; 1.299 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.591      ;
; 1.306 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.598      ;
; 1.306 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.600      ;
; 1.307 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.599      ;
; 1.308 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.600      ;
; 1.315 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.607      ;
; 1.325 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.618      ;
; 1.349 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.641      ;
; 1.361 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.654      ;
; 1.385 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.678      ;
; 1.391 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.684      ;
; 1.399 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.709      ;
; 1.403 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.696      ;
; 1.406 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.699      ;
; 1.422 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.715      ;
; 1.427 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.721      ;
; 1.430 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.722      ;
; 1.436 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.730      ;
; 1.443 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.736      ;
; 1.446 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.738      ;
; 1.455 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.747      ;
; 1.475 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.767      ;
; 1.482 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.775      ;
; 1.484 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.776      ;
; 1.493 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.803      ;
; 1.520 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.098      ; 1.830      ;
; 1.524 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.063      ; 1.799      ;
; 1.533 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.063      ; 1.808      ;
; 1.540 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.833      ;
; 1.540 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.833      ;
; 1.540 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.833      ;
; 1.543 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.063      ; 1.818      ;
; 1.555 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.099      ; 1.866      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.785      ;
; 0.503 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.796      ;
; 0.520 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.812      ;
; 0.522 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.815      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.534 ; Reset_Delay:u_Reset_Delay|Cont[20]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.827      ;
; 0.538 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.831      ;
; 0.541 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.834      ;
; 0.541 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.541 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.542 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.834      ;
; 0.542 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.834      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.544 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.544 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.544 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.545 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.838      ;
; 0.642 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.936      ;
; 0.663 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.956      ;
; 0.666 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.959      ;
; 0.669 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.962      ;
; 0.683 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.976      ;
; 0.683 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.976      ;
; 0.687 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.980      ;
; 0.713 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.006      ;
; 0.725 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.018      ;
; 0.729 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.021      ;
; 0.739 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[3]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key:u_key|timer[12]                                                   ; key:u_key|timer[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[5]                                                    ; key:u_key|timer[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[14]                                                   ; key:u_key|timer[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[3]                                     ; Reset_Delay:u_Reset_Delay|Cont[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key:u_key|timer[11]                                                   ; key:u_key|timer[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.793      ;
; 0.533 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.826      ;
; 0.649 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.942      ;
; 0.706 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.000      ;
; 0.711 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.005      ;
; 0.722 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.016      ;
; 0.768 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.061      ;
; 0.783 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.078      ;
; 0.791 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.084      ;
; 0.807 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.100      ;
; 0.812 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.105      ;
; 0.812 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.105      ;
; 0.818 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.111      ;
; 0.819 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.112      ;
; 0.820 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.113      ;
; 0.826 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.119      ;
; 0.830 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.123      ;
; 0.837 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.130      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.934 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.352      ;
; 0.937 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.177      ; 2.356      ;
; 0.937 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.177      ; 2.356      ;
; 0.937 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.177      ; 2.356      ;
; 0.937 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.177      ; 2.356      ;
; 0.991 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.284      ;
; 1.018 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.310      ;
; 1.055 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.348      ;
; 1.072 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.180      ; 2.494      ;
; 1.079 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.495      ;
; 1.091 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.180      ; 2.513      ;
; 1.096 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.180      ; 2.518      ;
; 1.119 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.179      ; 2.540      ;
; 1.119 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.179      ; 2.540      ;
; 1.143 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.436      ;
; 1.159 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.452      ;
; 1.173 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.173 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.173 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.174 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.467      ;
; 1.175 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.468      ;
; 1.181 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.474      ;
; 1.182 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.475      ;
; 1.182 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.475      ;
; 1.184 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.477      ;
; 1.191 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.484      ;
; 1.202 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.495      ;
; 1.206 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.499      ;
; 1.223 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.516      ;
; 1.256 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.177      ; 2.675      ;
; 1.268 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.561      ;
; 1.270 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.182      ; 2.694      ;
; 1.274 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.567      ;
; 1.282 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.700      ;
; 1.282 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.700      ;
; 1.283 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.576      ;
; 1.298 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.591      ;
; 1.304 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.597      ;
; 1.304 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.597      ;
; 1.305 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.598      ;
; 1.312 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.605      ;
; 1.313 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.606      ;
; 1.313 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.606      ;
; 1.313 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.606      ;
; 1.321 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.180      ; 2.743      ;
; 1.321 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.180      ; 2.743      ;
; 1.321 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.614      ;
; 1.322 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.615      ;
; 1.322 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.615      ;
; 1.331 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.624      ;
; 1.348 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.641      ;
; 1.358 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.652      ;
; 1.365 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.779      ;
; 1.365 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.659      ;
; 1.366 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.659      ;
; 1.367 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.659      ;
; 1.376 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.669      ;
; 1.413 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.706      ;
; 1.416 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.709      ;
; 1.425 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.718      ;
; 1.444 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.737      ;
; 1.444 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.737      ;
; 1.451 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.743      ;
; 1.452 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.745      ;
; 1.453 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.746      ;
; 1.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.746      ;
; 1.453 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.746      ;
; 1.500 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.792      ;
; 1.506 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.799      ;
; 1.509 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.076      ; 1.797      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.869 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.387     ; 3.478      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.475      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.475      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.475      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.475      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.476      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.476      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.476      ;
; -4.855 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.476      ;
; -4.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.380     ; 3.532      ;
; -4.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.380     ; 3.532      ;
; -4.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.369     ; 3.530      ;
; -4.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.368     ; 3.531      ;
; -4.601 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.982      ;
; -4.601 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.982      ;
; -4.601 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.982      ;
; -4.601 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.982      ;
; -4.601 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.982      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.704     ; 2.977      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.166 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.265     ; 2.982      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.161 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.261     ; 2.981      ;
; -4.154 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.255     ; 2.980      ;
; -4.154 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.255     ; 2.980      ;
; -4.154 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.255     ; 2.980      ;
; -4.154 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.255     ; 2.980      ;
; -4.126 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 2.982      ;
; -4.126 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 2.982      ;
; -4.126 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 2.982      ;
; -4.126 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -4.123 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 2.982      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.481      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.481      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.481      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.481      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[3]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.784 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.685     ; 2.180      ;
; -3.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.812      ; 4.427      ;
; -3.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.812      ; 4.427      ;
; -3.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.812      ; 4.427      ;
; -3.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.812      ; 4.427      ;
; -3.752 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.664     ; 2.169      ;
; -3.752 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.664     ; 2.169      ;
; -3.752 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.664     ; 2.169      ;
; -3.752 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.664     ; 2.169      ;
; -3.740 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.827      ; 4.545      ;
; -3.729 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.678     ; 2.132      ;
; -3.729 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.678     ; 2.132      ;
; -3.729 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.678     ; 2.132      ;
; -3.729 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.678     ; 2.132      ;
; -3.714 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.679     ; 2.116      ;
; -3.714 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.679     ; 2.116      ;
; -3.714 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.679     ; 2.116      ;
; -3.711 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.686     ; 2.106      ;
; -3.711 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.686     ; 2.106      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.150 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.847      ;
; -3.150 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.847      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
; -2.690 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.215     ; 1.860      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.083 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.028      ; 6.022      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.589 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.530      ;
; -2.578 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.028      ; 5.517      ;
; -2.510 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.017      ; 3.518      ;
; -2.427 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.198      ; 5.536      ;
; -2.427 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.198      ; 5.536      ;
; -2.399 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 3.444      ;
; -2.391 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.228      ; 5.530      ;
; -2.391 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.228      ; 5.530      ;
; -2.370 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.539      ;
; -2.370 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.539      ;
; -2.370 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.539      ;
; -2.370 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.539      ;
; -2.370 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.539      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.362 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.538      ;
; -2.359 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.530      ;
; -2.359 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.530      ;
; -2.359 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.530      ;
; -2.359 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.530      ;
; -2.359 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.530      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.325 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.301      ; 5.537      ;
; -2.308 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.310      ; 5.529      ;
; -2.308 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.310      ; 5.529      ;
; -2.308 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.310      ; 5.529      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.286 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.537      ;
; -2.270 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.358      ; 5.539      ;
; -2.270 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.358      ; 5.539      ;
; -2.270 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.358      ; 5.539      ;
; -2.270 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.358      ; 5.539      ;
; -2.270 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.358      ; 5.539      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.241 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.377      ; 5.529      ;
; -2.193 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.183     ; 3.001      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.124 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.403      ; 3.518      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -2.084 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.025      ;
; -1.922 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.198      ; 5.031      ;
; -1.922 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.198      ; 5.031      ;
; -1.886 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.228      ; 5.025      ;
; -1.886 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.228      ; 5.025      ;
; -1.865 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.034      ;
; -1.865 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.034      ;
; -1.865 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.034      ;
; -1.865 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.034      ;
; -1.865 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.258      ; 5.034      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.857 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.265      ; 5.033      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.025      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.260      ; 5.025      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.039 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.031      ; 5.981      ;
; -3.037 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.980      ;
; -3.037 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.980      ;
; -3.037 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.980      ;
; -3.029 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.041      ; 5.981      ;
; -3.029 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.041      ; 5.981      ;
; -2.887 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.174      ; 5.972      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.189      ; 5.980      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.189      ; 5.980      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.880 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.977      ;
; -2.873 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.972      ;
; -2.873 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.972      ;
; -2.873 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.972      ;
; -2.873 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.972      ;
; -2.873 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.972      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.971      ;
; -2.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.972      ;
; -2.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.972      ;
; -2.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.972      ;
; -2.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.972      ;
; -2.817 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.251      ; 5.979      ;
; -2.817 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.251      ; 5.979      ;
; -2.811 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.031      ; 5.753      ;
; -2.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.752      ;
; -2.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.752      ;
; -2.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.032      ; 5.752      ;
; -2.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.041      ; 5.753      ;
; -2.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.041      ; 5.753      ;
; -2.659 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.174      ; 5.744      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.189      ; 5.752      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.189      ; 5.752      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.652 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.186      ; 5.749      ;
; -2.645 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.744      ;
; -2.645 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.744      ;
; -2.645 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.744      ;
; -2.645 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.744      ;
; -2.645 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.188      ; 5.744      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.191      ; 5.743      ;
; -2.606 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.744      ;
; -2.606 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.744      ;
; -2.606 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.744      ;
; -2.606 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.227      ; 5.744      ;
; -2.589 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.251      ; 5.751      ;
; -2.589 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.251      ; 5.751      ;
; -2.504 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.555      ; 5.970      ;
; -2.504 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.555      ; 5.970      ;
; -2.504 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.555      ; 5.970      ;
; -2.504 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.555      ; 5.970      ;
; -2.504 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.555      ; 5.970      ;
; -2.474 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 1.000        ; -0.019     ; 3.446      ;
; -2.470 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.583      ; 5.964      ;
; -2.470 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.583      ; 5.964      ;
; -2.470 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.583      ; 5.964      ;
; -2.470 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.583      ; 5.964      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.468 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.591      ; 5.970      ;
; -2.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.597      ; 5.964      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.751 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.942      ; 2.684      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.328 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.932      ; 2.251      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.325 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.962      ; 2.278      ;
; -0.303 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.949      ; 2.243      ;
; -0.301 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.961      ; 2.253      ;
; -0.301 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.961      ; 2.253      ;
; -0.301 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.961      ; 2.253      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.397 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.303      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.910      ; 2.228      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.310 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.915      ; 2.216      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.205      ;
; -0.282 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.909      ; 2.182      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.504      ;
; 3.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.504      ;
; 3.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.504      ;
; 3.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.504      ;
; 3.656 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.510      ;
; 3.656 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.510      ;
; 3.656 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.510      ;
; 3.656 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.510      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.498      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.498      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.498      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.498      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.506      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.506      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.506      ;
; 3.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.506      ;
; 3.730 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.568      ;
; 3.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.574      ;
; 3.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.562      ;
; 3.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 6.570      ;
; 3.883 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.276      ;
; 3.883 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.276      ;
; 3.883 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.276      ;
; 3.883 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 6.276      ;
; 3.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.282      ;
; 3.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.282      ;
; 3.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.282      ;
; 3.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.282      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.270      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.270      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.270      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.270      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.278      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.278      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.278      ;
; 3.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.278      ;
; 3.958 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 6.340      ;
; 3.959 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.346      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 5.975      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.976      ;
; 3.963 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.977      ;
; 3.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.334      ;
; 3.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 6.342      ;
; 3.976 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.971      ;
; 3.976 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.971      ;
; 3.976 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.971      ;
; 3.976 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.971      ;
; 3.977 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.972      ;
; 3.977 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.972      ;
; 3.978 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.973      ;
; 3.978 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.974      ;
; 3.978 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.973      ;
; 3.978 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.973      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.615 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.031      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.056      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.648 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.071      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.176      ; 2.072      ;
; 0.731 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.181      ; 2.154      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.625 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.217      ; 2.084      ;
; 0.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.230      ; 2.102      ;
; 0.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.230      ; 2.102      ;
; 0.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.230      ; 2.102      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.231      ; 2.129      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 0.656 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 2.097      ;
; 1.024 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.210      ; 2.476      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.458 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.133      ; 2.833      ;
; 1.459 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.132      ; 2.833      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.465 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.122      ; 2.829      ;
; 1.491 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.090      ; 2.823      ;
; 1.491 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.090      ; 2.823      ;
; 1.491 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.090      ; 2.823      ;
; 1.491 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.090      ; 2.823      ;
; 1.491 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.090      ; 2.823      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.503 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.084      ; 2.829      ;
; 1.531 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.050      ; 2.823      ;
; 1.531 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.050      ; 2.823      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.539 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.037      ; 2.818      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.332      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.338      ;
; 1.906 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.332      ;
; 1.906 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.332      ;
; 1.906 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.332      ;
; 1.906 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.332      ;
; 1.941 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.338      ;
; 1.941 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.338      ;
; 1.941 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.338      ;
; 1.941 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.338      ;
; 1.941 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.338      ;
; 1.976 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.091      ; 3.309      ;
; 1.976 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.091      ; 3.309      ;
; 2.008 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.092      ; 3.342      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.097 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.149      ; 5.538      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.109 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.143      ; 5.544      ;
; 2.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.538      ;
; 2.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.538      ;
; 2.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.538      ;
; 2.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.134      ; 5.538      ;
; 2.147 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.544      ;
; 2.147 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.544      ;
; 2.147 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.544      ;
; 2.147 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.544      ;
; 2.147 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.105      ; 5.544      ;
; 2.265 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.789      ; 5.346      ;
; 2.265 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.789      ; 5.346      ;
; 2.285 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.763      ; 5.340      ;
; 2.285 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.763      ; 5.340      ;
; 2.285 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.763      ; 5.340      ;
; 2.285 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.763      ; 5.340      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.322 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.725      ; 5.339      ;
; 2.325 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.723      ; 5.340      ;
; 2.325 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.723      ; 5.340      ;
; 2.325 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.723      ; 5.340      ;
; 2.325 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.723      ; 5.340      ;
; 2.325 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.723      ; 5.340      ;
; 2.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.724      ; 5.347      ;
; 2.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.724      ; 5.347      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.569 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 4.780      ;
; 1.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 4.791      ;
; 1.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 4.791      ;
; 1.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 4.791      ;
; 1.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 4.791      ;
; 1.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 4.791      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.616 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 4.789      ;
; 1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 4.779      ;
; 1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 4.779      ;
; 1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 4.779      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 4.789      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.686 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.781      ;
; 1.692 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.797      ; 4.781      ;
; 1.692 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.797      ; 4.781      ;
; 1.692 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.797      ; 4.781      ;
; 1.692 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.797      ; 4.781      ;
; 1.692 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.797      ; 4.781      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.803      ; 4.790      ;
; 1.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.795      ; 4.791      ;
; 1.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.795      ; 4.791      ;
; 1.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.795      ; 4.791      ;
; 1.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.795      ; 4.791      ;
; 1.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.795      ; 4.791      ;
; 1.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.765      ; 4.781      ;
; 1.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.765      ; 4.781      ;
; 1.764 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.733      ; 4.789      ;
; 1.764 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.733      ; 4.789      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.899 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.919      ; 5.110      ;
; 1.930 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 5.121      ;
; 1.930 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 5.121      ;
; 1.930 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 5.121      ;
; 1.930 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 5.121      ;
; 1.930 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.899      ; 5.121      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.931 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 4.781      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.881      ; 5.119      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.946 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.636      ; 2.824      ;
; 1.968 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 5.109      ;
; 1.968 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 5.109      ;
; 1.968 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.849      ; 5.109      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
; 1.987 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.840      ; 5.119      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.694 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.277      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.305      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.327      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.327      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.327      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.327      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.327      ;
; 1.759 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.584      ; 3.703      ;
; 1.766 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.711      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.776 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.364      ;
; 1.805 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.579      ; 3.701      ;
; 1.805 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.579      ; 3.701      ;
; 1.805 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.579      ; 3.701      ;
; 1.805 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.579      ; 3.701      ;
; 1.812 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.580      ; 3.709      ;
; 1.812 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.580      ; 3.709      ;
; 1.812 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.580      ; 3.709      ;
; 1.812 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.580      ; 3.709      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.833 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.265      ; 3.416      ;
; 1.850 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.576      ; 3.786      ;
; 1.853 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.261      ; 3.432      ;
; 1.853 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.261      ; 3.432      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.862 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.444      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.868 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.264      ; 3.450      ;
; 1.878 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.466      ;
; 1.878 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.466      ;
; 1.878 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.466      ;
; 1.878 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.466      ;
; 1.878 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.466      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.571      ; 3.784      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.571      ; 3.784      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.571      ; 3.784      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.571      ; 3.784      ;
; 1.898 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.584      ; 3.842      ;
; 1.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.850      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.584      ; 3.859      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.503      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.132 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.912      ;
; 2.132 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.912      ;
; 2.132 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.912      ;
; 2.132 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.912      ;
; 2.271 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 3.051      ;
; 2.271 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 3.051      ;
; 2.271 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 3.051      ;
; 2.271 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 3.051      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.912      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.655 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.943      ;
; 2.675 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.962      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.051      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.082      ;
; 2.814 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.101      ;
; 2.942 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.225      ;
; 2.942 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.225      ;
; 2.942 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.225      ;
; 2.942 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.225      ;
; 2.942 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.225      ;
; 2.989 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.277      ;
; 2.989 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.277      ;
; 2.989 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.277      ;
; 2.989 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.277      ;
; 2.989 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.277      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.018 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.305      ;
; 3.034 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.327      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.416      ;
; 3.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.416      ;
; 3.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.416      ;
; 3.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.416      ;
; 3.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.416      ;
; 3.133 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.417      ;
; 3.148 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.432      ;
; 3.148 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.432      ;
; 3.148 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.432      ;
; 3.157 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.444      ;
; 3.157 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.444      ;
; 3.157 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.444      ;
; 3.157 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.444      ;
; 3.157 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.444      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.236 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.792     ; 1.740      ;
; 2.712 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.724      ;
; 2.712 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.724      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 109.09 MHz ; 109.09 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;      ;
; 120.37 MHz ; 120.37 MHz      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.33 MHz ; 139.33 MHz      ; CLOCK_50                                                                     ;      ;
; 172.27 MHz ; 172.27 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;      ;
; 209.78 MHz ; 209.78 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;      ;
; 213.77 MHz ; 213.77 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;      ;
; 219.78 MHz ; 219.78 MHz      ; CMOS2_PCLK                                                                   ;      ;
; 232.67 MHz ; 232.67 MHz      ; CMOS1_PCLK                                                                   ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -3.767 ; -135.285      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -3.678 ; -130.598      ;
; CMOS2_PCLK                                                                   ; -3.550 ; -184.720      ;
; CMOS1_PCLK                                                                   ; -3.298 ; -155.195      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.319 ; -2.319        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.317  ; 0.000         ;
; CLOCK_50                                                                     ; 12.823 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 30.549 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.042 ; -2.084        ;
; CMOS2_PCLK                                                                   ; 0.288  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.302  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.382  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.385  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.400  ; 0.000         ;
; CLOCK_50                                                                     ; 0.401  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.401  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.371 ; -742.283      ;
; CMOS2_PCLK                                                                   ; -2.896 ; -195.616      ;
; CMOS1_PCLK                                                                   ; -2.886 ; -187.746      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -2.820 ; -43.864       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.593 ; -4.538        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.262 ; -4.034        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.034  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.451 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.461 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.188 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.486 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.613 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.936 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1.961 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS2_PCLK                                                                   ; -3.201 ; -184.639      ;
; CMOS1_PCLK                                                                   ; -3.201 ; -184.228      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.726       ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.474       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.665  ; 0.000         ;
; CLOCK_50                                                                     ; 9.771  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.530 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.524 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.767 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.687      ;
; -3.751 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.676      ;
; -3.751 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.676      ;
; -3.742 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.662      ;
; -3.728 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.648      ;
; -3.717 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.645      ;
; -3.717 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.645      ;
; -3.712 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.637      ;
; -3.712 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.637      ;
; -3.689 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.617      ;
; -3.682 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.613      ;
; -3.678 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.606      ;
; -3.678 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.606      ;
; -3.650 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.578      ;
; -3.643 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.574      ;
; -3.606 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.526      ;
; -3.590 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.515      ;
; -3.590 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.515      ;
; -3.556 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.484      ;
; -3.556 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.484      ;
; -3.528 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.456      ;
; -3.521 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.452      ;
; -3.489 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.417      ;
; -3.487 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.407      ;
; -3.486 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.414      ;
; -3.486 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.414      ;
; -3.482 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.410      ;
; -3.471 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.396      ;
; -3.471 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.396      ;
; -3.463 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.391      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.375      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.376      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.375      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.375      ;
; -3.441 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.361      ;
; -3.437 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.365      ;
; -3.437 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.365      ;
; -3.435 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.361      ;
; -3.426 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.354      ;
; -3.424 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.352      ;
; -3.421 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.349      ;
; -3.409 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.337      ;
; -3.408 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.336      ;
; -3.408 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.337      ;
; -3.402 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.333      ;
; -3.396 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.322      ;
; -3.393 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.321      ;
; -3.372 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.301      ;
; -3.366 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.295      ;
; -3.354 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.282      ;
; -3.351 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.279      ;
; -3.343 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.271      ;
; -3.342 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.270      ;
; -3.332 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.260      ;
; -3.327 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.255      ;
; -3.325 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.253      ;
; -3.325 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.253      ;
; -3.324 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.252      ;
; -3.317 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.245      ;
; -3.313 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.241      ;
; -3.313 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.241      ;
; -3.313 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.241      ;
; -3.313 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.241      ;
; -3.302 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.230      ;
; -3.293 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.222      ;
; -3.286 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.214      ;
; -3.286 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.215      ;
; -3.283 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.208      ;
; -3.278 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.206      ;
; -3.278 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.206      ;
; -3.278 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.206      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.200      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.274 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.202      ;
; -3.272 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.200      ;
; -3.271 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.199      ;
; -3.255 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.183      ;
; -3.246 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.174      ;
; -3.236 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.164      ;
; -3.231 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.159      ;
; -3.222 ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.150      ;
; -3.216 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.144      ;
; -3.203 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.131      ;
; -3.201 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.126      ;
; -3.201 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.126      ;
; -3.183 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.111      ;
; -3.181 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.109      ;
; -3.169 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.094      ;
; -3.169 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.094      ;
; -3.167 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.095      ;
; -3.167 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.095      ;
; -3.165 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.093      ;
; -3.164 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.086      ;
; -3.164 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.092      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.678 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.624      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.573      ;
; -3.602 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.530      ;
; -3.584 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.530      ;
; -3.575 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.503      ;
; -3.574 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.505      ;
; -3.574 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.520      ;
; -3.573 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.486      ;
; -3.563 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.493      ;
; -3.563 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.493      ;
; -3.563 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.493      ;
; -3.554 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.066     ; 4.490      ;
; -3.529 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.475      ;
; -3.528 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.455      ;
; -3.515 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.461      ;
; -3.510 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.066     ; 4.446      ;
; -3.508 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.427      ;
; -3.507 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.422      ;
; -3.478 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.067     ; 4.413      ;
; -3.464 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.067     ; 4.399      ;
; -3.460 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.388      ;
; -3.459 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.390      ;
; -3.459 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.391      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.378      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.378      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.378      ;
; -3.446 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.375      ;
; -3.436 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.367      ;
; -3.436 ; cmos2_reg_config:cmos_config_2|i2c_data[19]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.064     ; 4.374      ;
; -3.430 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.358      ;
; -3.413 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.340      ;
; -3.406 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.068     ; 4.340      ;
; -3.399 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.345      ;
; -3.390 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.320      ;
; -3.375 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.305      ;
; -3.373 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.088     ; 4.287      ;
; -3.365 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.091     ; 4.276      ;
; -3.359 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.291      ;
; -3.358 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.287      ;
; -3.353 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.266      ;
; -3.353 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.266      ;
; -3.328 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.274      ;
; -3.326 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.258      ;
; -3.321 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.250      ;
; -3.321 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.066     ; 4.257      ;
; -3.318 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.092     ; 4.228      ;
; -3.317 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.246      ;
; -3.309 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.241      ;
; -3.309 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.241      ;
; -3.306 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.236      ;
; -3.303 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.233      ;
; -3.302 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.230      ;
; -3.298 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.067     ; 4.233      ;
; -3.293 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.055     ; 4.240      ;
; -3.291 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.066     ; 4.227      ;
; -3.290 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.220      ;
; -3.289 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.219      ;
; -3.285 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.052     ; 4.235      ;
; -3.281 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.065     ; 4.218      ;
; -3.278 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.206      ;
; -3.275 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.203      ;
; -3.274 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.205      ;
; -3.267 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.065     ; 4.204      ;
; -3.263 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.193      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.066     ; 4.198      ;
; -3.258 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.175      ;
; -3.258 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.189      ;
; -3.257 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.177      ;
; -3.255 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.067     ; 4.190      ;
; -3.255 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.068     ; 4.189      ;
; -3.251 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.055     ; 4.198      ;
; -3.250 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.196      ;
; -3.248 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.056     ; 4.194      ;
; -3.247 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.177      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.165      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.165      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.165      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.176      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.176      ;
; -3.232 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.162      ;
; -3.230 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.065     ; 4.167      ;
; -3.228 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.155      ;
; -3.211 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.127      ;
; -3.211 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.138      ;
; -3.208 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.068     ; 4.142      ;
; -3.207 ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.063     ; 4.146      ;
; -3.203 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.133      ;
; -3.203 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.133      ;
; -3.203 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.055     ; 4.150      ;
; -3.194 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.126      ;
; -3.170 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.052     ; 4.120      ;
; -3.168 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.095      ;
; -3.162 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.055     ; 4.109      ;
; -3.160 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.088      ;
; -3.159 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.090      ;
; -3.154 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.083      ;
; -3.150 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.081      ;
; -3.148 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.078      ;
; -3.148 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.078      ;
; -3.147 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.076      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.469      ;
; -3.541 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 4.046      ;
; -3.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.634      ;
; -3.324 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.829      ;
; -3.320 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.629      ;
; -3.319 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.628      ;
; -3.312 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.621      ;
; -3.305 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 4.211      ;
; -3.300 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 4.206      ;
; -3.299 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 4.205      ;
; -3.292 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 4.198      ;
; -3.292 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 4.238      ;
; -3.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.184      ;
; -3.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 4.185      ;
; -3.217 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.722      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.702      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.718      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.718      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.718      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.718      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 4.141      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 4.141      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 4.141      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 4.141      ;
; -3.156 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.075      ;
; -3.155 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.074      ;
; -3.147 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.652      ;
; -3.146 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.651      ;
; -3.142 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 4.061      ;
; -3.133 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.638      ;
; -3.097 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.602      ;
; -3.091 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.479     ; 3.634      ;
; -3.090 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.595      ;
; -3.088 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.994      ;
; -3.083 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.989      ;
; -3.082 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.988      ;
; -3.075 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.981      ;
; -3.056 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.403      ;
; -3.051 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.556      ;
; -3.051 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.398      ;
; -3.050 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.397      ;
; -3.043 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.390      ;
; -3.040 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.349      ;
; -3.035 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.344      ;
; -3.034 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.343      ;
; -3.027 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.336      ;
; -3.022 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.968      ;
; -3.010 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.956      ;
; -3.003 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.350      ;
; -2.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.345      ;
; -2.997 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.344      ;
; -2.990 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.325      ; 4.337      ;
; -2.981 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.887      ;
; -2.976 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.481      ;
; -2.976 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.882      ;
; -2.975 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.881      ;
; -2.975 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.921      ;
; -2.968 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.874      ;
; -2.961 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.867      ;
; -2.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.862      ;
; -2.955 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.861      ;
; -2.954 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.501      ;
; -2.954 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.501      ;
; -2.954 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.501      ;
; -2.954 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.501      ;
; -2.949 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.895      ;
; -2.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.854      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.237      ; 4.203      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.237      ; 4.203      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.237      ; 4.203      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.237      ; 4.203      ;
; -2.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.435      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.434      ;
; -2.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.910      ;
; -2.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.910      ;
; -2.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.910      ;
; -2.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.910      ;
; -2.918 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.227      ;
; -2.918 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 4.227      ;
; -2.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.421      ;
; -2.913 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.479     ; 3.456      ;
; -2.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.517     ; 3.414      ;
; -2.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.804      ;
; -2.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.116     ; 3.804      ;
; -2.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.844      ;
; -2.897 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.843      ;
; -2.885 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 3.856      ;
; -2.885 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 3.856      ;
; -2.885 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 3.856      ;
; -2.885 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 3.856      ;
; -2.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 3.830      ;
; -2.871 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 3.790      ;
; -2.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.103     ; 3.789      ;
; -2.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.857      ;
; -2.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.857      ;
; -2.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.857      ;
; -2.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.034     ; 3.857      ;
; -2.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 3.780      ;
; -2.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 3.780      ;
; -2.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 3.780      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.298 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.081     ; 4.239      ;
; -3.295 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.207      ;
; -3.292 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.204      ;
; -3.290 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.202      ;
; -3.278 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.190      ;
; -3.278 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 4.124      ;
; -3.251 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 4.097      ;
; -3.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 4.090      ;
; -3.236 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.194     ; 4.064      ;
; -3.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.092      ;
; -3.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.089      ;
; -3.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.087      ;
; -3.212 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.075      ;
; -3.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.081     ; 4.152      ;
; -3.208 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.120      ;
; -3.205 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.117      ;
; -3.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.115      ;
; -3.202 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.065      ;
; -3.199 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.062      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.060      ;
; -3.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.058      ;
; -3.192 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.055      ;
; -3.191 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 4.103      ;
; -3.190 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.053      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.177     ; 4.032      ;
; -3.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.048      ;
; -3.184 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.177     ; 4.029      ;
; -3.182 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.177     ; 4.027      ;
; -3.178 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 4.041      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.857      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.177     ; 4.015      ;
; -3.105 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 3.951      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.742      ;
; -3.091 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.192     ; 3.921      ;
; -3.090 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.132      ; 4.244      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.770      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.074 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.715      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.708      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.403     ; 3.682      ;
; -3.056 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.081     ; 3.997      ;
; -3.056 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 3.919      ;
; -3.053 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 3.965      ;
; -3.053 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 3.916      ;
; -3.051 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 3.914      ;
; -3.050 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 3.962      ;
; -3.048 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 3.960      ;
; -3.042 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.175     ; 3.889      ;
; -3.041 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.149      ; 4.212      ;
; -3.039 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 3.902      ;
; -3.039 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.175     ; 3.886      ;
; -3.038 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.149      ; 4.209      ;
; -3.037 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.175     ; 3.884      ;
; -3.036 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.149      ; 4.207      ;
; -3.036 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 3.948      ;
; -3.025 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.175     ; 3.872      ;
; -3.024 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.149      ; 4.195      ;
; -2.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 3.825      ;
; -2.976 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.132      ; 4.130      ;
; -2.951 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.071      ; 4.081      ;
; -2.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.066      ; 4.075      ;
; -2.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.066      ; 4.075      ;
; -2.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.176     ; 3.796      ;
; -2.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.159     ; 3.793      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.336     ; 3.615      ;
; -2.928 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.381     ; 3.569      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.319 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.083     ; 1.212      ;
; 1.692  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.224      ;
; 1.695  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.221      ;
; 1.726  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.190      ;
; 1.729  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.187      ;
; 1.732  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.183      ;
; 1.735  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.180      ;
; 1.818  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.098      ;
; 1.821  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.095      ;
; 1.831  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.085      ;
; 1.833  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.083      ;
; 1.835  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.081      ;
; 1.865  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.051      ;
; 1.867  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.049      ;
; 1.869  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.047      ;
; 1.869  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.047      ;
; 1.871  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.044      ;
; 1.872  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.044      ;
; 1.873  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.042      ;
; 1.875  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.040      ;
; 1.934  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.983      ;
; 1.957  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.959      ;
; 1.959  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.957      ;
; 1.961  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.955      ;
; 1.965  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.951      ;
; 1.968  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.948      ;
; 1.968  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.949      ;
; 1.974  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.942      ;
; 1.978  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.938      ;
; 1.981  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.935      ;
; 2.008  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.908      ;
; 2.010  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.906      ;
; 2.012  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.904      ;
; 2.036  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.880      ;
; 2.039  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.877      ;
; 2.051  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.856      ;
; 2.060  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.857      ;
; 2.072  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.845      ;
; 2.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.840      ;
; 2.079  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.837      ;
; 2.085  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.831      ;
; 2.085  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.822      ;
; 2.088  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.828      ;
; 2.090  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.826      ;
; 2.091  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.815      ;
; 2.093  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.823      ;
; 2.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.822      ;
; 2.096  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.799      ;
; 2.097  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.819      ;
; 2.104  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.812      ;
; 2.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.800      ;
; 2.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.810      ;
; 2.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.811      ;
; 2.108  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.808      ;
; 2.111  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.806      ;
; 2.112  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.804      ;
; 2.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.803      ;
; 2.117  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.799      ;
; 2.119  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.797      ;
; 2.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.795      ;
; 2.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.795      ;
; 2.124  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.792      ;
; 2.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.765      ;
; 2.136  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.758      ;
; 2.140  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.766      ;
; 2.146  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.759      ;
; 2.147  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.769      ;
; 2.148  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.769      ;
; 2.150  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.766      ;
; 2.154  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.762      ;
; 2.159  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.748      ;
; 2.159  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.748      ;
; 2.174  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.733      ;
; 2.174  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.733      ;
; 2.174  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.733      ;
; 2.174  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.733      ;
; 2.175  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.741      ;
; 2.177  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.739      ;
; 2.177  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.730      ;
; 2.179  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.737      ;
; 2.192  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.724      ;
; 2.193  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.714      ;
; 2.193  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.714      ;
; 2.195  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.721      ;
; 2.198  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.719      ;
; 2.199  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.707      ;
; 2.199  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.707      ;
; 2.207  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.710      ;
; 2.208  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.699      ;
; 2.208  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.699      ;
; 2.208  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.699      ;
; 2.208  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.699      ;
; 2.214  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.692      ;
; 2.214  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.692      ;
; 2.214  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.692      ;
; 2.214  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.692      ;
; 2.215  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.701      ;
; 2.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.699      ;
; 2.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.699      ;
; 2.218  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.698      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.317  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.893      ; 0.770      ;
; 0.317  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.893      ; 0.770      ;
; 0.351  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.893      ; 0.736      ;
; 0.351  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.893      ; 0.736      ;
; 35.897 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.271      ;
; 35.897 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.271      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.660      ;
; 35.966 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.202      ;
; 35.966 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.202      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.022 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.591      ;
; 36.141 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.027      ;
; 36.141 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 5.027      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.197 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.416      ;
; 36.270 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.898      ;
; 36.270 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.898      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.326 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 5.287      ;
; 36.847 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.321      ;
; 36.847 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.321      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.710      ;
; 36.965 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.203      ;
; 36.965 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.536     ; 4.203      ;
; 37.021 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.592      ;
; 37.021 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.592      ;
; 37.021 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.592      ;
; 37.021 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.091     ; 4.592      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 12.823 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.117      ;
; 12.853 ; Reset_Delay:u_Reset_Delay|Cont[11] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.087      ;
; 13.047 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.893      ;
; 13.145 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.795      ;
; 13.179 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.761      ;
; 13.183 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.757      ;
; 13.278 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.662      ;
; 13.279 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.661      ;
; 13.329 ; Reset_Delay:u_Reset_Delay|Cont[10] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.611      ;
; 13.413 ; Reset_Delay:u_Reset_Delay|Cont[0]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.527      ;
; 13.426 ; Reset_Delay:u_Reset_Delay|Cont[8]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.514      ;
; 13.558 ; Reset_Delay:u_Reset_Delay|Cont[9]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.382      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.863 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[2]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.870 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.058      ;
; 13.937 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.003      ;
; 13.939 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.001      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.020 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.908      ;
; 14.035 ; Reset_Delay:u_Reset_Delay|Cont[13] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.905      ;
; 14.036 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.904      ;
; 14.038 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.902      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.038 ; key:u_key|timer[5]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.124 ; key:u_key|timer[7]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.808      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[2]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.131 ; key:u_key|timer[8]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.801      ;
; 14.134 ; Reset_Delay:u_Reset_Delay|Cont[18] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.806      ;
; 14.164 ; key:u_key|timer[6]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.764      ;
; 14.164 ; key:u_key|timer[6]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.764      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 30.549 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 9.087      ;
; 30.652 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.393      ;
; 30.653 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.392      ;
; 30.655 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.390      ;
; 30.665 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.380      ;
; 30.835 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 9.004      ;
; 30.835 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 9.004      ;
; 30.835 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 9.004      ;
; 30.835 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 9.004      ;
; 30.857 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.991      ;
; 30.857 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.991      ;
; 30.857 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.991      ;
; 30.857 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.991      ;
; 30.910 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.726      ;
; 30.944 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.692      ;
; 30.948 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.688      ;
; 30.952 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.685      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 30.997 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.639      ;
; 31.013 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.032      ;
; 31.014 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.031      ;
; 31.016 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.029      ;
; 31.026 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 9.019      ;
; 31.055 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.991      ;
; 31.056 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.990      ;
; 31.058 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 8.987      ;
; 31.058 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.988      ;
; 31.060 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 8.985      ;
; 31.068 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.978      ;
; 31.108 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.528      ;
; 31.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.508      ;
; 31.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.508      ;
; 31.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.508      ;
; 31.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.508      ;
; 31.133 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.508      ;
; 31.196 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.643      ;
; 31.196 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.643      ;
; 31.196 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.643      ;
; 31.196 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.643      ;
; 31.212 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.637      ;
; 31.212 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.637      ;
; 31.212 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.637      ;
; 31.212 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.637      ;
; 31.216 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.623      ;
; 31.216 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.623      ;
; 31.216 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.623      ;
; 31.216 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.199      ; 8.623      ;
; 31.218 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.630      ;
; 31.218 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.630      ;
; 31.218 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.630      ;
; 31.218 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.208      ; 8.630      ;
; 31.238 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.200      ; 8.602      ;
; 31.238 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.200      ; 8.602      ;
; 31.238 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.200      ; 8.602      ;
; 31.238 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.200      ; 8.602      ;
; 31.260 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.589      ;
; 31.260 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.589      ;
; 31.260 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.589      ;
; 31.260 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.209      ; 8.589      ;
; 31.305 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.331      ;
; 31.309 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.327      ;
; 31.347 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.290      ;
; 31.351 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.286      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.358 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.278      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.400 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.237      ;
; 31.419 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 8.626      ;
; 31.421 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.327      ; 8.624      ;
; 31.439 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.098     ; 8.181      ;
; 31.461 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.585      ;
; 31.463 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.328      ; 8.583      ;
; 31.469 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.167      ;
; 31.494 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.147      ;
; 31.494 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.147      ;
; 31.494 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.147      ;
; 31.494 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.147      ;
; 31.494 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.077     ; 8.147      ;
; 31.504 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.082     ; 8.132      ;
; 31.511 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.081     ; 8.126      ;
; 31.536 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.076     ; 8.106      ;
; 31.536 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.076     ; 8.106      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.042 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.191      ; 0.684      ;
; -1.042 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.191      ; 0.684      ;
; -1.021 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.191      ; 0.705      ;
; -1.021 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.191      ; 0.705      ;
; 0.687  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.688  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.974      ;
; 0.689  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.975      ;
; 0.690  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.976      ;
; 0.692  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.978      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.979      ;
; 0.694  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.980      ;
; 0.715  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.001      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.294      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.295      ;
; 1.010  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.296      ;
; 1.010  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.296      ;
; 1.010  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.296      ;
; 1.011  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.297      ;
; 1.011  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.297      ;
; 1.011  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.297      ;
; 1.012  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.298      ;
; 1.012  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.298      ;
; 1.014  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.300      ;
; 1.014  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.300      ;
; 1.023  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.309      ;
; 1.025  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.311      ;
; 1.026  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.312      ;
; 1.027  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.313      ;
; 1.027  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.313      ;
; 1.027  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.313      ;
; 1.028  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.314      ;
; 1.102  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.388      ;
; 1.103  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.389      ;
; 1.103  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.389      ;
; 1.103  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.389      ;
; 1.107  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.393      ;
; 1.109  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.395      ;
; 1.110  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.396      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.416      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.417      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.417      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.417      ;
; 1.132  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.418      ;
; 1.132  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.418      ;
; 1.132  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.418      ;
; 1.133  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.419      ;
; 1.133  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.419      ;
; 1.134  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.420      ;
; 1.134  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.420      ;
; 1.136  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.422      ;
; 1.136  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.422      ;
; 1.145  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.431      ;
; 1.147  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.433      ;
; 1.148  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.434      ;
; 1.149  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.435      ;
; 1.149  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.435      ;
; 1.150  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.436      ;
; 1.224  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.510      ;
; 1.225  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.511      ;
; 1.225  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.511      ;
; 1.229  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.515      ;
; 1.231  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.517      ;
; 1.232  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.518      ;
; 1.252  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.538      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.539      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.539      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.539      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.540      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.540      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.541      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.542      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.542      ;
; 1.258  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.544      ;
; 1.258  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.544      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.553      ;
; 1.269  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.555      ;
; 1.270  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.556      ;
; 1.271  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.557      ;
; 1.272  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.558      ;
; 1.346  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.632      ;
; 1.347  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.633      ;
; 1.351  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.637      ;
; 1.353  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.639      ;
; 1.354  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.640      ;
; 1.374  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.660      ;
; 1.375  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.661      ;
; 1.375  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.661      ;
; 1.375  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.661      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.662      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.288 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.891      ; 1.409      ;
; 0.312 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.891      ; 1.433      ;
; 0.355 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.826      ; 1.411      ;
; 0.383 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.160      ; 0.738      ;
; 0.384 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.160      ; 0.739      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.433 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.517      ; 1.145      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.738      ;
; 0.447 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.738      ;
; 0.448 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.739      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.517      ; 1.166      ;
; 0.461 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.752      ;
; 0.463 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.754      ;
; 0.486 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.784      ;
; 0.504 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 0.746      ;
; 0.532 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.669      ; 1.431      ;
; 0.547 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.311      ; 1.088      ;
; 0.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.826      ; 1.622      ;
; 0.578 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.869      ;
; 0.590 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.888      ;
; 0.593 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.884      ;
; 0.595 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.893      ;
; 0.605 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 0.847      ;
; 0.613 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.911      ;
; 0.621 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.865      ;
; 0.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.311      ; 1.163      ;
; 0.623 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.311      ; 1.164      ;
; 0.627 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.311      ; 1.168      ;
; 0.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 0.877      ;
; 0.637 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.533      ; 1.400      ;
; 0.660 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.533      ; 1.423      ;
; 0.668 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.753      ; 1.651      ;
; 0.685 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 0.976      ;
; 0.686 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.826      ; 1.742      ;
; 0.708 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 1.006      ;
; 0.711 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.533      ; 1.474      ;
; 0.711 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.753      ; 1.694      ;
; 0.714 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.096      ; 1.005      ;
; 0.715 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.468      ; 1.413      ;
; 0.720 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.965      ;
; 0.720 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.965      ;
; 0.723 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.533      ; 1.486      ;
; 0.735 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.980      ;
; 0.737 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.982      ;
; 0.744 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.989      ;
; 0.744 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.989      ;
; 0.746 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.395      ; 1.371      ;
; 0.747 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.992      ;
; 0.749 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.753      ; 1.732      ;
; 0.753 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.497      ; 1.445      ;
; 0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 1.006      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 1.008      ;
; 0.765 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.497      ; 1.457      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.488      ; 1.450      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.468      ; 1.465      ;
; 0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 1.015      ;
; 0.776 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 1.022      ;
; 0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 1.026      ;
; 0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.025      ;
; 0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.468      ; 1.479      ;
; 0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.488      ; 1.465      ;
; 0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.468      ; 1.486      ;
; 0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.395      ; 1.413      ;
; 0.795 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.669      ; 1.694      ;
; 0.802 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.395      ; 1.427      ;
; 0.805 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.455      ; 1.455      ;
; 0.819 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.068      ; 1.117      ;
; 0.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.395      ; 1.450      ;
; 0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.311      ; 1.378      ;
; 0.842 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.705      ; 1.777      ;
; 0.849 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; -0.033     ; 1.046      ;
; 0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.533      ; 1.617      ;
; 0.855 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.003      ; 1.088      ;
; 0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.116      ; 1.195      ;
; 0.889 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 1.187      ;
; 0.892 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.003      ; 1.125      ;
; 0.901 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.468      ; 1.599      ;
; 0.901 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.146      ;
; 0.901 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.146      ;
; 0.901 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.146      ;
; 0.901 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.146      ;
; 0.908 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.153      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.557      ; 1.089      ;
; 0.363 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.180      ; 0.738      ;
; 0.364 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.180      ; 0.739      ;
; 0.373 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.192      ; 0.760      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.491 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.180      ; 0.866      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.048      ; 0.738      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.745      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.532      ; 1.263      ;
; 0.516 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.192      ; 0.903      ;
; 0.532 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.018      ; 0.745      ;
; 0.533 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.144      ; 0.872      ;
; 0.537 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.144      ; 0.876      ;
; 0.542 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.621      ; 1.393      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.557      ; 1.333      ;
; 0.560 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.144      ; 0.899      ;
; 0.561 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.144      ; 0.900      ;
; 0.563 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.312      ; 1.070      ;
; 0.574 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.192      ; 0.961      ;
; 0.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.192      ; 0.988      ;
; 0.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.846      ;
; 0.639 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.261      ; 1.130      ;
; 0.642 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.246      ; 1.118      ;
; 0.643 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.261      ; 1.134      ;
; 0.648 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.333      ; 1.176      ;
; 0.648 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.261      ; 1.139      ;
; 0.697 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.144      ; 1.036      ;
; 0.701 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.192      ; 1.088      ;
; 0.716 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.149     ; 0.762      ;
; 0.723 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.967      ;
; 0.723 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.967      ;
; 0.723 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.494      ; 1.447      ;
; 0.736 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.980      ;
; 0.738 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.982      ;
; 0.745 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.989      ;
; 0.747 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.991      ;
; 0.748 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.992      ;
; 0.751 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.995      ;
; 0.757 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.397      ; 1.349      ;
; 0.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.006      ;
; 0.763 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.048      ; 1.006      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.048      ; 1.010      ;
; 0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.014      ;
; 0.778 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.126      ; 1.099      ;
; 0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.025      ;
; 0.797 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.557      ; 1.584      ;
; 0.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.176      ; 1.180      ;
; 0.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.159      ; 1.173      ;
; 0.821 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.397      ; 1.413      ;
; 0.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.159      ; 1.178      ;
; 0.831 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.011     ; 1.050      ;
; 0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.149     ; 0.878      ;
; 0.836 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.149     ; 0.882      ;
; 0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.325      ; 1.392      ;
; 0.842 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.621      ; 1.693      ;
; 0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.149     ; 0.900      ;
; 0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.221      ; 1.305      ;
; 0.856 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.236      ; 1.322      ;
; 0.858 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.036     ; 1.052      ;
; 0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.040      ; 1.098      ;
; 0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.261      ; 1.357      ;
; 0.867 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.532      ; 1.629      ;
; 0.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.310      ; 1.409      ;
; 0.873 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.236      ; 1.339      ;
; 0.873 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.018      ; 1.086      ;
; 0.878 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.036     ; 1.072      ;
; 0.889 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.018      ; 1.102      ;
; 0.889 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.018      ; 1.102      ;
; 0.893 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.022     ; 1.101      ;
; 0.898 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.142      ;
; 0.904 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.236      ; 1.370      ;
; 0.906 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.306      ; 1.407      ;
; 0.907 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.557      ; 1.694      ;
; 0.908 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.236      ; 1.374      ;
; 0.909 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.022     ; 1.117      ;
; 0.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.621      ; 1.760      ;
; 0.919 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.532      ; 1.681      ;
; 0.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.325      ; 1.484      ;
; 0.932 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.149     ; 0.978      ;
; 0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.494      ; 1.660      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.410 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[7]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.064      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.421 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.074      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.083      ;
; 0.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.717      ;
; 0.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.459 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.727      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[8]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[6]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[5]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[5]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|CS_N[0]                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|RAS_N                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_refresh                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CKE                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|CKE                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[11]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[11]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[9]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[13]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[3]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.431 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.086      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.738      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.737      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.740      ;
; 0.458 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.112      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[6]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[6]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.136      ;
; 0.495 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.077      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.502 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.505 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.086      ;
; 0.512 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.167      ;
; 0.512 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.167      ;
; 0.517 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.521 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.524 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.109      ;
; 0.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.119      ;
; 0.537 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.118      ;
; 0.538 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.115      ;
; 0.540 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.130      ;
; 0.543 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.124      ;
; 0.545 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.131      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.120      ;
; 0.548 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.129      ;
; 0.549 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.139      ;
; 0.554 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.131      ;
; 0.560 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.150      ;
; 0.562 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.144      ;
; 0.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.155      ;
; 0.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.150      ;
; 0.572 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.153      ;
; 0.576 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.160      ;
; 0.577 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.155      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.170      ;
; 0.581 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.586 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.172      ;
; 0.586 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.160      ;
; 0.589 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.170      ;
; 0.596 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.178      ;
; 0.596 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.598 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.184      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.400 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.684      ;
; 0.468 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.737      ;
; 0.473 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.742      ;
; 0.478 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.747      ;
; 0.500 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.768      ;
; 0.516 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.785      ;
; 0.603 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.872      ;
; 0.729 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 0.998      ;
; 0.737 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.006      ;
; 0.738 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.006      ;
; 0.744 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.013      ;
; 0.744 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.013      ;
; 0.746 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.014      ;
; 0.750 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.019      ;
; 0.751 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.019      ;
; 0.761 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.029      ;
; 0.762 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.030      ;
; 0.773 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.042      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 2.277      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 0.920 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.189      ;
; 1.029 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.189      ; 2.445      ;
; 1.034 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.302      ;
; 1.041 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.309      ;
; 1.049 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.318      ;
; 1.057 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.325      ;
; 1.059 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.328      ;
; 1.064 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.333      ;
; 1.070 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.339      ;
; 1.070 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.338      ;
; 1.070 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.338      ;
; 1.072 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.056      ; 1.323      ;
; 1.072 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.341      ;
; 1.074 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.343      ;
; 1.084 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.352      ;
; 1.085 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.353      ;
; 1.085 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.353      ;
; 1.087 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.356      ;
; 1.090 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.359      ;
; 1.107 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.392      ;
; 1.116 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.385      ;
; 1.127 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.413      ;
; 1.141 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.426      ;
; 1.146 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.431      ;
; 1.147 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.416      ;
; 1.150 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.419      ;
; 1.170 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.438      ;
; 1.171 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.440      ;
; 1.171 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.440      ;
; 1.181 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.450      ;
; 1.190 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.458      ;
; 1.191 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.459      ;
; 1.192 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.461      ;
; 1.192 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.460      ;
; 1.192 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.460      ;
; 1.195 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.463      ;
; 1.196 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.465      ;
; 1.199 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.467      ;
; 1.206 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.474      ;
; 1.212 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.482      ;
; 1.233 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.503      ;
; 1.250 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.518      ;
; 1.260 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.528      ;
; 1.282 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.552      ;
; 1.282 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.552      ;
; 1.282 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.550      ;
; 1.292 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.560      ;
; 1.293 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.562      ;
; 1.306 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.574      ;
; 1.307 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.592      ;
; 1.313 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.581      ;
; 1.314 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.583      ;
; 1.328 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.596      ;
; 1.337 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.175      ; 2.737      ;
; 1.343 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.189      ; 2.757      ;
; 1.345 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.613      ;
; 1.359 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.629      ;
; 1.376 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.056      ; 1.627      ;
; 1.377 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.645      ;
; 1.381 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.176      ; 2.782      ;
; 1.391 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.177      ; 2.793      ;
; 1.392 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.189      ; 2.806      ;
; 1.400 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.178      ; 2.803      ;
; 1.402 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.090      ; 1.687      ;
; 1.405 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.673      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.724      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.739      ;
; 0.480 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.747      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.497 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.765      ;
; 0.498 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.765      ;
; 0.498 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.765      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; Reset_Delay:u_Reset_Delay|Cont[20]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.500 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.769      ;
; 0.505 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.773      ;
; 0.505 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.773      ;
; 0.505 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.773      ;
; 0.510 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.778      ;
; 0.598 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.617 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.885      ;
; 0.621 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.891      ;
; 0.632 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.900      ;
; 0.639 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.907      ;
; 0.640 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.908      ;
; 0.643 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.911      ;
; 0.650 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.917      ;
; 0.654 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.923      ;
; 0.665 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.932      ;
; 0.668 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.935      ;
; 0.689 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.956      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[3]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key:u_key|timer[5]                                                    ; key:u_key|timer[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; key:u_key|timer[12]                                                   ; key:u_key|timer[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; key:u_key|timer[14]                                                   ; key:u_key|timer[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key:u_key|timer[18]                                                   ; key:u_key|timer[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key:u_key|timer[15]                                                   ; key:u_key|timer[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.965      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.684      ;
; 0.464 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.732      ;
; 0.493 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.760      ;
; 0.607 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.875      ;
; 0.643 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.911      ;
; 0.668 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.936      ;
; 0.673 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.941      ;
; 0.719 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.987      ;
; 0.730 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.000      ;
; 0.737 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.004      ;
; 0.749 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.016      ;
; 0.756 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.023      ;
; 0.758 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.025      ;
; 0.760 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.027      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.135      ;
; 0.762 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.029      ;
; 0.766 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.033      ;
; 0.766 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.033      ;
; 0.767 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.141      ;
; 0.767 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.141      ;
; 0.767 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.141      ;
; 0.767 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.141      ;
; 0.772 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.039      ;
; 0.788 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.055      ;
; 0.892 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 2.267      ;
; 0.892 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 2.264      ;
; 0.909 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.283      ;
; 0.914 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.288      ;
; 0.916 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.183      ;
; 0.916 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.183      ;
; 0.932 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.305      ;
; 0.932 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 2.305      ;
; 0.976 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.243      ;
; 1.056 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.430      ;
; 1.058 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.325      ;
; 1.070 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.337      ;
; 1.071 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.152      ; 2.448      ;
; 1.075 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.449      ;
; 1.075 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.149      ; 2.449      ;
; 1.077 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.344      ;
; 1.078 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.345      ;
; 1.082 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.349      ;
; 1.083 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.350      ;
; 1.087 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.354      ;
; 1.090 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.357      ;
; 1.092 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.359      ;
; 1.093 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.360      ;
; 1.094 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.361      ;
; 1.098 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.365      ;
; 1.115 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.151      ; 2.491      ;
; 1.115 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.151      ; 2.491      ;
; 1.123 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.390      ;
; 1.129 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.396      ;
; 1.133 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.400      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.141      ; 2.522      ;
; 1.161 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.428      ;
; 1.175 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.443      ;
; 1.180 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.447      ;
; 1.189 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.456      ;
; 1.194 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.461      ;
; 1.197 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.464      ;
; 1.198 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.465      ;
; 1.199 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.466      ;
; 1.201 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.468      ;
; 1.204 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.471      ;
; 1.205 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.472      ;
; 1.208 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.476      ;
; 1.214 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.481      ;
; 1.216 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.483      ;
; 1.220 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.487      ;
; 1.222 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.489      ;
; 1.229 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.495      ;
; 1.242 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.510      ;
; 1.256 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.523      ;
; 1.265 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.532      ;
; 1.272 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.539      ;
; 1.285 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.552      ;
; 1.292 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.559      ;
; 1.311 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.578      ;
; 1.316 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.583      ;
; 1.321 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.588      ;
; 1.323 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.590      ;
; 1.326 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.593      ;
; 1.330 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.597      ;
; 1.331 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.598      ;
; 1.344 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.611      ;
; 1.367 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.633      ;
; 1.370 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.070      ; 1.635      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.371 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.147      ;
; -4.371 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.147      ;
; -4.371 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.147      ;
; -4.371 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.147      ;
; -4.370 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.146      ;
; -4.370 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.146      ;
; -4.370 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.146      ;
; -4.370 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.228     ; 3.146      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.144      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.144      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.144      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.144      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.145      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.145      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.145      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.145      ;
; -4.288 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 3.185      ;
; -4.287 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.222     ; 3.184      ;
; -4.277 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.213     ; 3.183      ;
; -4.277 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.212     ; 3.184      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.504     ; 2.692      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.504     ; 2.692      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.504     ; 2.692      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.504     ; 2.692      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.504     ; 2.692      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.509     ; 2.687      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.710 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.100     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.705 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.095     ; 2.692      ;
; -3.701 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.092     ; 2.691      ;
; -3.701 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.092     ; 2.691      ;
; -3.701 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.092     ; 2.691      ;
; -3.701 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.092     ; 2.691      ;
; -3.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.213      ;
; -3.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.213      ;
; -3.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.213      ;
; -3.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.213      ;
; -3.668 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.058     ; 2.692      ;
; -3.668 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.058     ; 2.692      ;
; -3.668 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.058     ; 2.692      ;
; -3.668 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.058     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.663 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.053     ; 2.692      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.679      ; 4.155      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.679      ; 4.155      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.679      ; 4.155      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.679      ; 4.155      ;
; -3.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.693      ; 4.274      ;
; -3.562 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.685      ; 4.216      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[3]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.458 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.492     ; 2.048      ;
; -3.456 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.997      ;
; -3.456 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.997      ;
; -3.456 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.997      ;
; -3.456 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.997      ;
; -3.438 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.979      ;
; -3.438 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.979      ;
; -3.438 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.979      ;
; -3.438 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 3.979      ;
; -3.432 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.473     ; 2.041      ;
; -3.432 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.473     ; 2.041      ;
; -3.432 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.473     ; 2.041      ;
; -3.432 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.473     ; 2.041      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.636      ;
; -2.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.636      ;
; -2.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.636      ;
; -2.894 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.831      ; 5.637      ;
; -2.886 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.839      ; 5.637      ;
; -2.886 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.839      ; 5.637      ;
; -2.751 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.966      ; 5.629      ;
; -2.735 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.626      ;
; -2.735 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.626      ;
; -2.735 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.626      ;
; -2.735 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.626      ;
; -2.735 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.626      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.734 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.633      ;
; -2.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.991      ; 5.634      ;
; -2.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.991      ; 5.634      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.728 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.625      ;
; -2.693 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.626      ;
; -2.693 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.626      ;
; -2.693 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.626      ;
; -2.693 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.626      ;
; -2.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.054      ; 5.633      ;
; -2.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.054      ; 5.633      ;
; -2.531 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.271      ;
; -2.531 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.271      ;
; -2.531 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.828      ; 5.271      ;
; -2.529 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.831      ; 5.272      ;
; -2.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.839      ; 5.272      ;
; -2.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.839      ; 5.272      ;
; -2.386 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.966      ; 5.264      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.342      ; 5.625      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.342      ; 5.625      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.342      ; 5.625      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.342      ; 5.625      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.342      ; 5.625      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.261      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.261      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.261      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.261      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.979      ; 5.261      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.369 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.987      ; 5.268      ;
; -2.366 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.991      ; 5.269      ;
; -2.366 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.991      ; 5.269      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.363 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.985      ; 5.260      ;
; -2.346 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.360      ; 5.618      ;
; -2.346 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.360      ; 5.618      ;
; -2.346 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.360      ; 5.618      ;
; -2.346 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.360      ; 5.618      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.334 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.379      ; 5.625      ;
; -2.328 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.261      ;
; -2.328 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.261      ;
; -2.328 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.261      ;
; -2.328 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.021      ; 5.261      ;
; -2.326 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.380      ; 5.618      ;
; -2.326 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.380      ; 5.618      ;
; -2.326 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.380      ; 5.618      ;
; -2.326 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.380      ; 5.618      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.886 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.826      ; 5.624      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.164      ;
; -2.320 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.826      ; 5.058      ;
; -2.260 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.998      ; 5.170      ;
; -2.260 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.998      ; 5.170      ;
; -2.227 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.024      ; 5.163      ;
; -2.227 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.024      ; 5.163      ;
; -2.204 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.174      ;
; -2.204 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.174      ;
; -2.204 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.174      ;
; -2.204 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.174      ;
; -2.204 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.174      ;
; -2.198 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 5.162      ;
; -2.198 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 5.162      ;
; -2.198 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 5.162      ;
; -2.198 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 5.162      ;
; -2.198 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 5.162      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 5.164      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.194 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.065      ; 5.171      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.172 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.086      ; 5.170      ;
; -2.171 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.078      ; 5.161      ;
; -2.171 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.078      ; 5.161      ;
; -2.171 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.078      ; 5.161      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.130 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.128      ; 5.170      ;
; -2.120 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 3.217      ;
; -2.119 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.143      ; 5.174      ;
; -2.119 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.143      ; 5.174      ;
; -2.119 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.143      ; 5.174      ;
; -2.119 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.143      ; 5.174      ;
; -2.119 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.143      ; 5.174      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.106 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.145      ; 5.163      ;
; -2.004 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.146      ; 3.142      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.854 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.598      ;
; -1.812 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.093     ; 2.711      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.752 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.473      ; 3.217      ;
; -1.694 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.998      ; 4.604      ;
; -1.694 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.998      ; 4.604      ;
; -1.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.024      ; 4.597      ;
; -1.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.024      ; 4.597      ;
; -1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.608      ;
; -1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.608      ;
; -1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.608      ;
; -1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.608      ;
; -1.638 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.608      ;
; -1.632 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 4.596      ;
; -1.632 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 4.596      ;
; -1.632 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 4.596      ;
; -1.632 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 4.596      ;
; -1.632 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.052      ; 4.596      ;
; -1.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.598      ;
; -1.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.598      ;
; -1.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.598      ;
; -1.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.058      ; 4.598      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -2.820 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.710      ;
; -2.820 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.710      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
; -2.389 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.051     ; 1.724      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.593 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.936      ; 2.521      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.185 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.925      ; 2.102      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.183 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.127      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.942      ; 2.095      ;
; -0.158 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.102      ;
; -0.158 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.102      ;
; -0.158 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.952      ; 2.102      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.262 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.160      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.192 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.087      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.170 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.906      ; 2.068      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.903      ; 2.056      ;
; -0.133 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.902      ; 2.027      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 6.105      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 6.105      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 6.105      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 6.105      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 6.110      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 6.110      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 6.110      ;
; 4.034 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 6.110      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 6.100      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 6.100      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 6.100      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 6.100      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 6.108      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 6.108      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 6.108      ;
; 4.045 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 6.108      ;
; 4.094 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 6.166      ;
; 4.094 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 6.171      ;
; 4.105 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 6.161      ;
; 4.105 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.235      ; 6.169      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.318 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.631      ;
; 4.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.632      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.629      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.629      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.630      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 5.631      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.630      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.630      ;
; 4.330 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 5.630      ;
; 4.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.625      ;
; 4.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.625      ;
; 4.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.625      ;
; 4.331 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.625      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 5.740      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 5.740      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 5.740      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 5.740      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 5.745      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 5.745      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 5.745      ;
; 4.399 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 5.745      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.735      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.735      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.735      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.735      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.743      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.743      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.743      ;
; 4.410 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.743      ;
; 4.459 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.801      ;
; 4.459 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.806      ;
; 4.470 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 5.796      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.451 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.823      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.475 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.147      ; 1.847      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.488 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.148      ; 1.861      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.489 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.864      ;
; 0.561 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.150      ; 1.936      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.461 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.188      ; 1.874      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.198      ; 1.888      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.198      ; 1.888      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.198      ; 1.888      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.171      ; 1.881      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.199      ; 1.914      ;
; 0.818 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.182      ; 2.225      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.152      ; 2.565      ;
; 1.189 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.157      ; 2.571      ;
; 1.190 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.156      ; 2.571      ;
; 1.217 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.556      ;
; 1.217 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.556      ;
; 1.217 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.556      ;
; 1.217 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.556      ;
; 1.217 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.556      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.226 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.114      ; 2.565      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.066      ; 2.556      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.066      ; 2.556      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.052      ; 2.553      ;
; 1.622 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.126      ; 2.973      ;
; 1.622 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.126      ; 2.973      ;
; 1.665 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.109      ; 2.999      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.756 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.902      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.764 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.909      ;
; 1.777 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.902      ;
; 1.777 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.902      ;
; 1.777 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.902      ;
; 1.777 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.902      ;
; 1.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.909      ;
; 1.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.909      ;
; 1.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.909      ;
; 1.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.909      ;
; 1.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.909      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.820 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.871      ; 4.966      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.870      ; 4.973      ;
; 1.841 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.966      ;
; 1.841 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.966      ;
; 1.841 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.966      ;
; 1.841 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.850      ; 4.966      ;
; 1.866 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.973      ;
; 1.866 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.973      ;
; 1.866 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.973      ;
; 1.866 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.973      ;
; 1.866 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.832      ; 4.973      ;
; 2.111 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.531      ; 4.917      ;
; 2.111 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.531      ; 4.917      ;
; 2.139 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.497      ; 4.911      ;
; 2.139 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.497      ; 4.911      ;
; 2.139 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.497      ; 4.911      ;
; 2.139 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.497      ; 4.911      ;
; 2.175 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.531      ; 4.981      ;
; 2.175 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.531      ; 4.981      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.459      ; 4.910      ;
; 2.179 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.466      ; 4.920      ;
; 2.179 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.466      ; 4.920      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.462      ; 4.917      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.462      ; 4.917      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.462      ; 4.917      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.388      ;
; 1.498 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.398      ;
; 1.498 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.398      ;
; 1.498 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.398      ;
; 1.498 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.398      ;
; 1.498 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.398      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.557      ; 4.388      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.557      ; 4.388      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.557      ; 4.388      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.556 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.390      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.543      ; 4.397      ;
; 1.584 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.530      ; 4.389      ;
; 1.584 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.530      ; 4.389      ;
; 1.584 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.530      ; 4.389      ;
; 1.584 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.530      ; 4.389      ;
; 1.584 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.530      ; 4.389      ;
; 1.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.398      ;
; 1.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.398      ;
; 1.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.398      ;
; 1.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.398      ;
; 1.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.536      ; 4.398      ;
; 1.612 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.501      ; 4.388      ;
; 1.612 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.501      ; 4.388      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.690      ; 2.561      ;
; 1.648 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.473      ; 4.396      ;
; 1.648 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.473      ; 4.396      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.627      ; 4.593      ;
; 1.693 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.648      ; 2.566      ;
; 1.693 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.648      ; 2.566      ;
; 1.693 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.648      ; 2.566      ;
; 1.693 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.648      ; 2.566      ;
; 1.693 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.648      ; 2.566      ;
; 1.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.603      ;
; 1.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.603      ;
; 1.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.603      ;
; 1.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.603      ;
; 1.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.625      ; 4.603      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.711 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.625      ; 2.561      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.609      ; 4.602      ;
; 1.761 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.557      ; 4.593      ;
; 1.761 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.602      ;
; 1.761 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.557      ; 4.593      ;
; 1.761 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.566      ; 4.602      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 2.991      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.639 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.016      ;
; 1.653 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.037      ;
; 1.653 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.037      ;
; 1.653 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.037      ;
; 1.653 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.037      ;
; 1.653 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.037      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.687 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.077      ; 3.065      ;
; 1.688 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.357      ; 3.381      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.073      ;
; 1.695 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.392      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.076      ; 3.090      ;
; 1.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.111      ;
; 1.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.111      ;
; 1.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.111      ;
; 1.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.111      ;
; 1.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.111      ;
; 1.732 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.350      ; 3.378      ;
; 1.732 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.350      ; 3.378      ;
; 1.732 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.350      ; 3.378      ;
; 1.732 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.350      ; 3.378      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.389      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.389      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.389      ;
; 1.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.389      ;
; 1.758 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.075      ; 3.134      ;
; 1.758 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.075      ; 3.134      ;
; 1.762 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.357      ; 3.455      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.764 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.147      ;
; 1.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.466      ;
; 1.773 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.349      ; 3.458      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
; 1.775 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.079      ; 3.155      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 1.936 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.663      ;
; 1.936 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.663      ;
; 1.936 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.663      ;
; 1.936 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.663      ;
; 2.010 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.737      ;
; 2.010 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.737      ;
; 2.010 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.737      ;
; 2.010 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.737      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.402 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.663      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.441 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.705      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.476 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.737      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.501 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.763      ;
; 2.515 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.779      ;
; 2.691 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.951      ;
; 2.691 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.951      ;
; 2.691 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.951      ;
; 2.691 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.951      ;
; 2.691 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.951      ;
; 2.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.991      ;
; 2.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.991      ;
; 2.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.991      ;
; 2.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.991      ;
; 2.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.991      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.755 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.016      ;
; 2.765 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.025      ;
; 2.765 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.025      ;
; 2.765 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.025      ;
; 2.765 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.025      ;
; 2.765 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.025      ;
; 2.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.037      ;
; 2.803 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.065      ;
; 2.803 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.065      ;
; 2.803 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.065      ;
; 2.803 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.065      ;
; 2.803 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.065      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.829 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.090      ;
; 2.843 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.111      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 1.961 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.675     ; 1.565      ;
; 2.420 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.561      ;
; 2.420 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.561      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.320 ; -38.222       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.250 ; -1.250        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.228 ; -38.685       ;
; CMOS2_PCLK                                                                   ; -1.030 ; -37.594       ;
; CMOS1_PCLK                                                                   ; -1.011 ; -32.598       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.060  ; 0.000         ;
; CLOCK_50                                                                     ; 16.650 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 35.475 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -0.510 ; -1.020        ;
; CMOS2_PCLK                                                                   ; 0.092  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.112  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.147  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.156  ; 0.000         ;
; CLOCK_50                                                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.186  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -2.194 ; -366.655      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.264 ; -19.792       ;
; CMOS1_PCLK                                                                   ; -0.900 ; -51.389       ;
; CMOS2_PCLK                                                                   ; -0.891 ; -55.199       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.070  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.254  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.113  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.283 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.300 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.578 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.586 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.750 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.962 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.962 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS2_PCLK                                                                   ; -3.000 ; -126.883      ;
; CMOS1_PCLK                                                                   ; -3.000 ; -125.040      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.000 ; -46.000       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.000 ; -46.000       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; CLOCK_50                                                                     ; 9.434  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.592 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.627 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.320 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.281      ;
; -1.296 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.248      ;
; -1.265 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.217      ;
; -1.251 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.212      ;
; -1.245 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.206      ;
; -1.227 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.179      ;
; -1.226 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.177      ;
; -1.216 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.168      ;
; -1.216 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.168      ;
; -1.216 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.168      ;
; -1.212 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.164      ;
; -1.207 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.157      ;
; -1.203 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.155      ;
; -1.198 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.042     ; 2.143      ;
; -1.197 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.158      ;
; -1.182 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.130      ;
; -1.182 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.134      ;
; -1.172 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.127      ;
; -1.170 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 2.132      ;
; -1.163 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.112      ;
; -1.161 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.045     ; 2.103      ;
; -1.157 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.112      ;
; -1.156 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.108      ;
; -1.150 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.111      ;
; -1.148 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.099      ;
; -1.147 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.044     ; 2.090      ;
; -1.146 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.098      ;
; -1.145 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.097      ;
; -1.145 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.097      ;
; -1.145 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.097      ;
; -1.141 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.091      ;
; -1.139 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.094      ;
; -1.134 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.086      ;
; -1.134 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.089      ;
; -1.126 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.076      ;
; -1.126 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.045     ; 2.068      ;
; -1.122 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.083      ;
; -1.114 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.065      ;
; -1.111 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 2.073      ;
; -1.111 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.059      ;
; -1.110 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.065      ;
; -1.103 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 2.065      ;
; -1.103 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.033     ; 2.057      ;
; -1.103 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.054      ;
; -1.102 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.045     ; 2.044      ;
; -1.102 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.045     ; 2.044      ;
; -1.099 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.033     ; 2.053      ;
; -1.096 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 2.058      ;
; -1.091 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.030     ; 2.048      ;
; -1.089 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.040      ;
; -1.084 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.039      ;
; -1.079 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 2.041      ;
; -1.076 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.028      ;
; -1.074 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.035      ;
; -1.072 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.024      ;
; -1.072 ; cmos2_reg_config:cmos_config_2|i2c_data[19]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.030     ; 2.029      ;
; -1.072 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.030     ; 2.029      ;
; -1.068 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.006      ;
; -1.067 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.042     ; 2.012      ;
; -1.066 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.019      ;
; -1.065 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.020      ;
; -1.060 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.012      ;
; -1.060 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.033     ; 2.014      ;
; -1.059 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.010      ;
; -1.059 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.020      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.007      ;
; -1.056 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.042     ; 2.001      ;
; -1.056 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.042     ; 2.001      ;
; -1.056 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.042     ; 2.001      ;
; -1.046 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.030     ; 2.003      ;
; -1.045 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 2.000      ;
; -1.041 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 1.981      ;
; -1.041 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 2.002      ;
; -1.038 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.990      ;
; -1.032 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.032     ; 1.987      ;
; -1.032 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 1.994      ;
; -1.031 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.983      ;
; -1.031 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.983      ;
; -1.027 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.979      ;
; -1.027 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.046     ; 1.968      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.970      ;
; -1.019 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 1.972      ;
; -1.017 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 1.970      ;
; -1.016 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.967      ;
; -1.013 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.965      ;
; -1.012 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.030     ; 1.969      ;
; -1.011 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.961      ;
; -1.008 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.959      ;
; -1.007 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.955      ;
; -1.003 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.953      ;
; -0.997 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.945      ;
; -0.992 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.026     ; 1.953      ;
; -0.991 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 1.944      ;
; -0.991 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 1.944      ;
; -0.991 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.943      ;
; -0.988 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.044     ; 1.931      ;
; -0.986 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.025     ; 1.948      ;
; -0.983 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.933      ;
; -0.983 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.935      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -1.250 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -0.669     ; 0.542      ;
; 5.925  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.016      ;
; 5.929  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.012      ;
; 5.946  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.994      ;
; 5.947  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.993      ;
; 5.950  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.990      ;
; 5.951  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.989      ;
; 5.993  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.948      ;
; 5.997  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.944      ;
; 6.001  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.940      ;
; 6.003  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.938      ;
; 6.005  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.936      ;
; 6.022  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.918      ;
; 6.023  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.917      ;
; 6.024  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.916      ;
; 6.025  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.915      ;
; 6.026  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.914      ;
; 6.027  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.913      ;
; 6.037  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.905      ;
; 6.045  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.896      ;
; 6.049  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.892      ;
; 6.058  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.883      ;
; 6.059  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.882      ;
; 6.069  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.872      ;
; 6.071  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.870      ;
; 6.073  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.868      ;
; 6.085  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.855      ;
; 6.088  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.849      ;
; 6.089  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.851      ;
; 6.090  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.850      ;
; 6.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.846      ;
; 6.098  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.842      ;
; 6.102  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.838      ;
; 6.105  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.837      ;
; 6.109  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.827      ;
; 6.110  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.826      ;
; 6.111  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.831      ;
; 6.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.826      ;
; 6.118  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.822      ;
; 6.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.821      ;
; 6.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.820      ;
; 6.123  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.818      ;
; 6.125  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.812      ;
; 6.125  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.816      ;
; 6.132  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.809      ;
; 6.133  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.808      ;
; 6.140  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.801      ;
; 6.142  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.799      ;
; 6.143  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.798      ;
; 6.144  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.786      ;
; 6.144  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.797      ;
; 6.146  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.790      ;
; 6.147  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.789      ;
; 6.150  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.790      ;
; 6.151  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.786      ;
; 6.154  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.786      ;
; 6.156  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.781      ;
; 6.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.785      ;
; 6.158  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.779      ;
; 6.159  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.778      ;
; 6.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.779      ;
; 6.162  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.779      ;
; 6.163  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.774      ;
; 6.163  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.777      ;
; 6.165  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.775      ;
; 6.165  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.764      ;
; 6.166  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.775      ;
; 6.166  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.774      ;
; 6.166  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.763      ;
; 6.168  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.772      ;
; 6.170  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.770      ;
; 6.172  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.764      ;
; 6.173  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.763      ;
; 6.174  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.766      ;
; 6.176  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.764      ;
; 6.178  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.762      ;
; 6.179  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.763      ;
; 6.179  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.757      ;
; 6.180  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.756      ;
; 6.180  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.756      ;
; 6.181  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.759      ;
; 6.181  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.755      ;
; 6.184  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.752      ;
; 6.185  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.755      ;
; 6.185  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.751      ;
; 6.189  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.753      ;
; 6.190  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.750      ;
; 6.192  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.748      ;
; 6.193  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.748      ;
; 6.193  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.744      ;
; 6.194  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.746      ;
; 6.197  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.744      ;
; 6.197  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.744      ;
; 6.202  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.739      ;
; 6.208  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.729      ;
; 6.210  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.731      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.729      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.718      ;
; 6.216  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.725      ;
; 6.216  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.725      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.228 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.170      ;
; -1.190 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.132      ;
; -1.168 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.116      ;
; -1.168 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.116      ;
; -1.167 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.109      ;
; -1.145 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.093      ;
; -1.145 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.093      ;
; -1.137 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.089      ;
; -1.134 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.083      ;
; -1.134 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.083      ;
; -1.118 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.068      ;
; -1.114 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.066      ;
; -1.112 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.054      ;
; -1.111 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.060      ;
; -1.111 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.060      ;
; -1.108 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.050      ;
; -1.103 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.052      ;
; -1.101 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.050      ;
; -1.095 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.045      ;
; -1.086 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.034      ;
; -1.086 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 2.034      ;
; -1.083 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.032      ;
; -1.075 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.025      ;
; -1.074 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.024      ;
; -1.071 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.020      ;
; -1.068 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.017      ;
; -1.056 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 1.998      ;
; -1.055 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.007      ;
; -1.052 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.001      ;
; -1.052 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.001      ;
; -1.052 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.001      ;
; -1.052 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 2.001      ;
; -1.049 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.998      ;
; -1.047 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.996      ;
; -1.036 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.986      ;
; -1.036 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.986      ;
; -1.034 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.983      ;
; -1.034 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.982      ;
; -1.034 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.982      ;
; -1.033 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.983      ;
; -1.032 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.981      ;
; -1.029 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.978      ;
; -1.029 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.978      ;
; -1.029 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.978      ;
; -1.026 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.976      ;
; -1.026 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.975      ;
; -1.026 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.975      ;
; -1.025 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.974      ;
; -1.019 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.969      ;
; -1.016 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.966      ;
; -1.013 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.962      ;
; -1.009 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.958      ;
; -1.008 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.957      ;
; -1.007 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.040     ; 1.954      ;
; -1.005 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.955      ;
; -1.003 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.952      ;
; -1.003 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.955      ;
; -1.002 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.952      ;
; -1.000 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.949      ;
; -0.996 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.945      ;
; -0.993 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.943      ;
; -0.993 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.941      ;
; -0.991 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.941      ;
; -0.990 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.940      ;
; -0.988 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.937      ;
; -0.988 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.937      ;
; -0.988 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.938      ;
; -0.984 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.934      ;
; -0.976 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.926      ;
; -0.976 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.925      ;
; -0.974 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.922      ;
; -0.974 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.922      ;
; -0.974 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[21]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.923      ;
; -0.970 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.919      ;
; -0.970 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.919      ;
; -0.967 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.916      ;
; -0.966 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.966 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.966 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.964 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.913      ;
; -0.963 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.912      ;
; -0.963 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.912      ;
; -0.962 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.910      ;
; -0.962 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.039     ; 1.910      ;
; -0.959 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.908      ;
; -0.958 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.908      ;
; -0.958 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.908      ;
; -0.954 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.903      ;
; -0.950 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.900      ;
; -0.948 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.897      ;
; -0.948 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.900      ;
; -0.948 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.897      ;
; -0.947 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[14]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.040     ; 1.894      ;
; -0.945 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.894      ;
; -0.945 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.895      ;
; -0.942 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.891      ;
; -0.942 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.038     ; 1.891      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.030 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.043     ; 1.994      ;
; -1.021 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.828      ;
; -0.961 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 2.091      ;
; -0.958 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 2.088      ;
; -0.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 2.086      ;
; -0.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 2.080      ;
; -0.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.925      ;
; -0.945 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.922      ;
; -0.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.920      ;
; -0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.914      ;
; -0.931 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.738      ;
; -0.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.905      ;
; -0.915 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.890      ;
; -0.881 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.043     ; 1.845      ;
; -0.869 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.676      ;
; -0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.673      ;
; -0.864 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.671      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.846      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.846      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.846      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.846      ;
; -0.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.669      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.680      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.680      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.680      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.680      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.835      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.043     ; 1.822      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.043     ; 1.822      ;
; -0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 2.002      ;
; -0.855 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.832      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.999      ;
; -0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.830      ;
; -0.852 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.997      ;
; -0.849 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.656      ;
; -0.849 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.656      ;
; -0.848 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.043     ; 1.812      ;
; -0.847 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.824      ;
; -0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.991      ;
; -0.842 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.987      ;
; -0.839 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.984      ;
; -0.839 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.646      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.982      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.976      ;
; -0.830 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.805      ;
; -0.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.186     ; 1.647      ;
; -0.812 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.942      ;
; -0.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.939      ;
; -0.807 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.937      ;
; -0.801 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.931      ;
; -0.797 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.772      ;
; -0.796 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.773      ;
; -0.793 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.770      ;
; -0.793 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.770      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.768      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.768      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.767      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.766      ;
; -0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.765      ;
; -0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.765      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.763      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.763      ;
; -0.785 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.762      ;
; -0.784 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.761      ;
; -0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.759      ;
; -0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.588      ;
; -0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.911      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.757      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.123      ; 1.910      ;
; -0.778 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.755      ;
; -0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.101      ; 1.882      ;
; -0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.101      ; 1.882      ;
; -0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.101      ; 1.882      ;
; -0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.101      ; 1.882      ;
; -0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.745      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.745      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.590      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.590      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.590      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.185     ; 1.590      ;
; -0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.757      ;
; -0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.757      ;
; -0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.757      ;
; -0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.757      ;
; -0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.030     ; 1.744      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.735      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.567      ;
; -0.759 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.566      ;
; -0.759 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.200     ; 1.566      ;
; -0.758 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.733      ;
; -0.758 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.032     ; 1.733      ;
; -0.757 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.902      ;
; -0.754 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.899      ;
; -0.753 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.016     ; 1.744      ;
; -0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.138      ; 1.897      ;
; -0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.742      ;
; -0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.742      ;
; -0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.742      ;
; -0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 1.742      ;
; -0.750 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.016     ; 1.741      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.011 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.157     ; 1.861      ;
; -0.995 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.142     ; 1.860      ;
; -0.993 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.142     ; 1.858      ;
; -0.990 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.142     ; 1.855      ;
; -0.986 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.106     ; 1.887      ;
; -0.981 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.142     ; 1.846      ;
; -0.978 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.106     ; 1.879      ;
; -0.975 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.938      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.936      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.933      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.886      ;
; -0.968 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.884      ;
; -0.967 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.035     ; 1.939      ;
; -0.966 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.106     ; 1.867      ;
; -0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.881      ;
; -0.962 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.878      ;
; -0.961 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.924      ;
; -0.960 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.876      ;
; -0.957 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.873      ;
; -0.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.872      ;
; -0.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.866      ;
; -0.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.864      ;
; -0.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.864      ;
; -0.945 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.861      ;
; -0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.852      ;
; -0.932 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.041      ; 1.980      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.922 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.235     ; 1.694      ;
; -0.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.056      ; 1.979      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.056      ; 1.977      ;
; -0.911 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.056      ; 1.974      ;
; -0.904 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.110     ; 1.801      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.056      ; 1.965      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.772      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.865      ;
; -0.900 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.863      ;
; -0.900 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.106     ; 1.801      ;
; -0.897 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.860      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.720      ;
; -0.894 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.035     ; 1.866      ;
; -0.888 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.851      ;
; -0.888 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.095     ; 1.800      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.712      ;
; -0.886 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.095     ; 1.798      ;
; -0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.800      ;
; -0.883 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.095     ; 1.795      ;
; -0.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.798      ;
; -0.879 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.795      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.182     ; 1.700      ;
; -0.874 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.095     ; 1.786      ;
; -0.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.091     ; 1.786      ;
; -0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.043     ; 1.832      ;
; -0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.043     ; 1.832      ;
; -0.844 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.040     ; 1.833      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.800      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.157     ; 1.687      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.157     ; 1.687      ;
; -0.835 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.798      ;
; -0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.795      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.025     ; 1.813      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.035     ; 1.801      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.137     ; 1.699      ;
; -0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.041      ; 1.876      ;
; -0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.157     ; 1.678      ;
; -0.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.041      ; 1.874      ;
; -0.823 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.044     ; 1.786      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.060  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.359      ;
; 0.060  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.359      ;
; 0.081  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.338      ;
; 0.081  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.338      ;
; 39.067 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.386      ;
; 39.067 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.386      ;
; 39.083 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.370      ;
; 39.083 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.370      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.134 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.510      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.150 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.494      ;
; 39.175 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.278      ;
; 39.175 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.278      ;
; 39.216 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.237      ;
; 39.216 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 2.237      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.242 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.402      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.283 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.361      ;
; 39.491 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 1.962      ;
; 39.491 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 1.962      ;
; 39.542 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 1.911      ;
; 39.542 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.236     ; 1.911      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.086      ;
; 39.609 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.035      ;
; 39.609 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.035      ;
; 39.609 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.035      ;
; 39.609 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.035      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.650 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.304      ;
; 16.662 ; Reset_Delay:u_Reset_Delay|Cont[11] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.292      ;
; 16.731 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.223      ;
; 16.793 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.161      ;
; 16.802 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.152      ;
; 16.804 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.150      ;
; 16.837 ; Reset_Delay:u_Reset_Delay|Cont[10] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.117      ;
; 16.867 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.087      ;
; 16.867 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.087      ;
; 16.902 ; Reset_Delay:u_Reset_Delay|Cont[8]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.052      ;
; 16.941 ; Reset_Delay:u_Reset_Delay|Cont[0]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 3.013      ;
; 16.976 ; Reset_Delay:u_Reset_Delay|Cont[9]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.978      ;
; 17.103 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.851      ;
; 17.107 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.847      ;
; 17.165 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.789      ;
; 17.168 ; Reset_Delay:u_Reset_Delay|Cont[13] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.786      ;
; 17.170 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.784      ;
; 17.231 ; Reset_Delay:u_Reset_Delay|Cont[18] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.723      ;
; 17.241 ; Reset_Delay:u_Reset_Delay|Cont[12] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.713      ;
; 17.256 ; Reset_Delay:u_Reset_Delay|oRST_1   ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.694      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.265 ; key:u_key|timer[2]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.684      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.269 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.680      ;
; 17.303 ; Reset_Delay:u_Reset_Delay|Cont[16] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.651      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.341 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.608      ;
; 17.343 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.592      ;
; 17.355 ; Reset_Delay:u_Reset_Delay|Cont[11] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.580      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.356 ; key:u_key|timer[5]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.593      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.369 ; key:u_key|timer[9]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.580      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.389 ; key:u_key|timer[2]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.564      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
; 17.391 ; key:u_key|timer[16]                ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.556      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 35.475 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 4.187      ;
; 35.544 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.299      ;
; 35.545 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.298      ;
; 35.548 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.295      ;
; 35.553 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.290      ;
; 35.587 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.190      ;
; 35.587 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.190      ;
; 35.587 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.190      ;
; 35.587 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.190      ;
; 35.608 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 4.172      ;
; 35.608 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 4.172      ;
; 35.608 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 4.172      ;
; 35.608 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 4.172      ;
; 35.647 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 4.015      ;
; 35.652 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 4.010      ;
; 35.654 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 4.008      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.676 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.986      ;
; 35.685 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.979      ;
; 35.723 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.120      ;
; 35.724 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.119      ;
; 35.724 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.119      ;
; 35.727 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.116      ;
; 35.727 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.116      ;
; 35.732 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 4.111      ;
; 35.738 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.924      ;
; 35.754 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 4.091      ;
; 35.755 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 4.090      ;
; 35.758 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 4.087      ;
; 35.763 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 4.082      ;
; 35.766 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.011      ;
; 35.766 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.011      ;
; 35.766 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.011      ;
; 35.766 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.106      ; 4.011      ;
; 35.779 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 4.002      ;
; 35.779 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 4.002      ;
; 35.779 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 4.002      ;
; 35.779 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 4.002      ;
; 35.783 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.883      ;
; 35.783 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.883      ;
; 35.783 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.883      ;
; 35.783 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.883      ;
; 35.783 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.883      ;
; 35.787 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.105      ; 3.989      ;
; 35.787 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.105      ; 3.989      ;
; 35.787 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.105      ; 3.989      ;
; 35.787 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.105      ; 3.989      ;
; 35.787 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 3.993      ;
; 35.787 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 3.993      ;
; 35.787 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 3.993      ;
; 35.787 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.109      ; 3.993      ;
; 35.797 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.108      ; 3.982      ;
; 35.797 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.108      ; 3.982      ;
; 35.797 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.108      ; 3.982      ;
; 35.797 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.108      ; 3.982      ;
; 35.818 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.111      ; 3.964      ;
; 35.818 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.111      ; 3.964      ;
; 35.818 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.111      ; 3.964      ;
; 35.818 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.111      ; 3.964      ;
; 35.826 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.836      ;
; 35.831 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.831      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.855 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.807      ;
; 35.857 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.807      ;
; 35.862 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.802      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.886 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.778      ;
; 35.891 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.047     ; 3.765      ;
; 35.903 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 3.940      ;
; 35.906 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.140      ; 3.937      ;
; 35.911 ; color_bar:u_color_bar|active_x[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.751      ;
; 35.917 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.745      ;
; 35.934 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 3.911      ;
; 35.937 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.142      ; 3.908      ;
; 35.948 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 3.716      ;
; 35.958 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 3.823      ;
; 35.958 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 3.823      ;
; 35.958 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 3.823      ;
; 35.958 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.110      ; 3.823      ;
; 35.960 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.134      ; 3.877      ;
; 35.961 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.134      ; 3.876      ;
; 35.962 ; color_bar:u_color_bar|active_x[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 3.704      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.510 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 0.314      ;
; -0.510 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 0.314      ;
; -0.501 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 0.323      ;
; -0.501 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 0.323      ;
; 0.295  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.428      ;
; 0.299  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.428      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.437      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.575      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.586      ;
; 0.457  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.460  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.589      ;
; 0.460  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.589      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.509  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.638      ;
; 0.509  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.638      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.512  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.641      ;
; 0.512  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.641      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.650      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.650      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.523  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.652      ;
; 0.523  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.652      ;
; 0.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.653      ;
; 0.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.653      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.655      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.575  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.704      ;
; 0.575  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.704      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.578  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.707      ;
; 0.578  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.707      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.716      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.716      ;
; 0.588  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.717      ;
; 0.588  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.717      ;
; 0.588  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.717      ;
; 0.589  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.718      ;
; 0.590  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.719      ;
; 0.590  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.719      ;
; 0.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.720      ;
; 0.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.720      ;
; 0.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.720      ;
; 0.640  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.769      ;
; 0.640  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.769      ;
; 0.640  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.769      ;
; 0.641  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.770      ;
; 0.641  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.770      ;
; 0.643  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.772      ;
; 0.643  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.772      ;
; 0.643  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.772      ;
; 0.644  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.773      ;
; 0.653  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.782      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.092 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.455      ; 0.651      ;
; 0.101 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.455      ; 0.660      ;
; 0.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.423      ; 0.655      ;
; 0.147 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.083      ; 0.314      ;
; 0.148 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.083      ; 0.315      ;
; 0.189 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.041      ; 0.314      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.333      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.334      ;
; 0.202 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.491      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.338      ;
; 0.218 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.646      ;
; 0.222 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.330      ;
; 0.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.200      ; 0.510      ;
; 0.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.654      ;
; 0.231 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.659      ;
; 0.233 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.522      ;
; 0.233 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.423      ; 0.760      ;
; 0.237 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.316      ; 0.657      ;
; 0.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.528      ;
; 0.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.529      ;
; 0.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.200      ; 0.528      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.386      ;
; 0.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.686      ;
; 0.259 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.655      ;
; 0.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.392      ;
; 0.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.387      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.372      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.374      ;
; 0.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.664      ;
; 0.272 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.380      ;
; 0.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 0.633      ;
; 0.283 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.679      ;
; 0.283 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.378      ; 0.765      ;
; 0.287 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.683      ;
; 0.288 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.106      ; 0.498      ;
; 0.290 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.423      ; 0.817      ;
; 0.293 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.425      ;
; 0.301 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 0.652      ;
; 0.308 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.074      ; 0.486      ;
; 0.309 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 0.660      ;
; 0.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.378      ; 0.792      ;
; 0.311 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.443      ;
; 0.313 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.420      ;
; 0.313 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.420      ;
; 0.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.441      ;
; 0.315 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 0.666      ;
; 0.321 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.428      ;
; 0.322 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.429      ;
; 0.322 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.429      ;
; 0.323 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.074      ; 0.501      ;
; 0.323 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.378      ; 0.805      ;
; 0.326 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.433      ;
; 0.328 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.435      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.756      ;
; 0.336 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.442      ;
; 0.338 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.444      ;
; 0.338 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.444      ;
; 0.339 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.447      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.446      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.446      ;
; 0.340 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.019      ; 0.463      ;
; 0.351 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.029      ; 0.484      ;
; 0.353 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.749      ;
; 0.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.218      ; 0.660      ;
; 0.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.647      ;
; 0.361 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.218      ; 0.663      ;
; 0.369 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.208      ; 0.661      ;
; 0.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.208      ; 0.663      ;
; 0.373 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.316      ; 0.793      ;
; 0.374 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.203      ; 0.661      ;
; 0.376 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.772      ;
; 0.380 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.185      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.511      ;
; 0.386 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.782      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.324      ; 0.825      ;
; 0.398 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.292      ; 0.794      ;
; 0.399 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.505      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.112 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.275      ; 0.491      ;
; 0.132 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 0.326      ;
; 0.150 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.080      ; 0.314      ;
; 0.152 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.080      ; 0.316      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.283      ; 0.581      ;
; 0.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 0.394      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.080      ; 0.373      ;
; 0.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.025      ; 0.330      ;
; 0.222 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 0.641      ;
; 0.223 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 0.379      ;
; 0.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 0.420      ;
; 0.226 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 0.382      ;
; 0.227 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.218      ; 0.529      ;
; 0.228 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.275      ; 0.607      ;
; 0.234 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 0.390      ;
; 0.235 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 0.391      ;
; 0.235 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.452      ;
; 0.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 0.433      ;
; 0.255 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.009     ; 0.330      ;
; 0.263 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.025      ; 0.372      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.130      ; 0.501      ;
; 0.273 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 0.467      ;
; 0.273 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.510      ;
; 0.275 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.512      ;
; 0.277 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.514      ;
; 0.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.090      ; 0.454      ;
; 0.283 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 0.439      ;
; 0.292 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.070      ; 0.466      ;
; 0.300 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.070      ; 0.474      ;
; 0.300 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.062      ; 0.466      ;
; 0.301 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.256      ; 0.661      ;
; 0.311 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.056     ; 0.339      ;
; 0.313 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.421      ;
; 0.313 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.421      ;
; 0.315 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.067      ; 0.486      ;
; 0.320 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.428      ;
; 0.322 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.067      ; 0.493      ;
; 0.324 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.432      ;
; 0.324 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.432      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.435      ;
; 0.329 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.437      ;
; 0.331 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.438      ;
; 0.332 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.439      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.025      ; 0.443      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.106      ; 0.524      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.441      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.442      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.447      ;
; 0.347 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.275      ; 0.726      ;
; 0.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.186      ; 0.628      ;
; 0.360 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.091      ; 0.535      ;
; 0.360 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.091      ; 0.535      ;
; 0.361 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.056     ; 0.389      ;
; 0.362 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 0.781      ;
; 0.363 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.056     ; 0.391      ;
; 0.363 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.186      ; 0.633      ;
; 0.364 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.056     ; 0.392      ;
; 0.364 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.141      ; 0.609      ;
; 0.365 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.138      ; 0.607      ;
; 0.367 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.173      ; 0.644      ;
; 0.373 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.141      ; 0.618      ;
; 0.377 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.112      ; 0.573      ;
; 0.377 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.170      ; 0.651      ;
; 0.386 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.283      ; 0.773      ;
; 0.386 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.623      ;
; 0.387 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.141      ; 0.632      ;
; 0.387 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.005     ; 0.466      ;
; 0.389 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.141      ; 0.634      ;
; 0.392 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.500      ;
; 0.398 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.056     ; 0.426      ;
; 0.398 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.283      ; 0.785      ;
; 0.403 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.112      ; 0.599      ;
; 0.405 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.128      ; 0.617      ;
; 0.406 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.283      ; 0.793      ;
; 0.409 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.173      ; 0.686      ;
; 0.410 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.275      ; 0.789      ;
; 0.412 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.519      ;
; 0.412 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.256      ; 0.772      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[7]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.156 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.161 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.178 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.510      ;
; 0.184 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|CS_N[0]                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|RAS_N                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[8]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[6]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[3]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|WE_N                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CKE                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|CKE                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[11]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[11]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[5]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[5]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_refresh                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.156 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.173 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.175 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.508      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.520      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.519      ;
; 0.188 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[6]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[6]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.486      ;
; 0.200 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.206 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.497      ;
; 0.209 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.493      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.497      ;
; 0.216 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.506      ;
; 0.218 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.500      ;
; 0.218 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.512      ;
; 0.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.504      ;
; 0.220 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.506      ;
; 0.222 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.512      ;
; 0.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.508      ;
; 0.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.509      ;
; 0.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.510      ;
; 0.228 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.514      ;
; 0.228 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.513      ;
; 0.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.522      ;
; 0.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.519      ;
; 0.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.520      ;
; 0.229 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.513      ;
; 0.232 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.522      ;
; 0.235 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.522      ;
; 0.237 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.523      ;
; 0.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.529      ;
; 0.249 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.532      ;
; 0.253 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.209 ; Reset_Delay:u_Reset_Delay|Cont[20]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.220 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.343      ;
; 0.224 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.345      ;
; 0.225 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.345      ;
; 0.252 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.272 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|t_tho[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.403      ;
; 0.295 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[3]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[3]                                     ; Reset_Delay:u_Reset_Delay|Cont[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|timer[18]                                                   ; key:u_key|timer[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[11]                                                   ; key:u_key|timer[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.186 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.314      ;
; 0.207 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.327      ;
; 0.218 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.338      ;
; 0.258 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.378      ;
; 0.272 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.399      ;
; 0.311 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.436      ;
; 0.322 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.442      ;
; 0.328 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.457      ;
; 0.339 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.460      ;
; 0.348 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.468      ;
; 0.385 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.506      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.398 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.966      ;
; 0.400 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.520      ;
; 0.401 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 0.970      ;
; 0.401 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 0.970      ;
; 0.401 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 0.970      ;
; 0.401 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 0.970      ;
; 0.424 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.545      ;
; 0.458 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 1.028      ;
; 0.460 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 1.027      ;
; 0.470 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.590      ;
; 0.474 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 1.042      ;
; 0.476 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 1.047      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 1.047      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 1.047      ;
; 0.483 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.487 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.609      ;
; 0.490 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.610      ;
; 0.490 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.611      ;
; 0.491 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.614      ;
; 0.494 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.614      ;
; 0.497 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.617      ;
; 0.510 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.630      ;
; 0.521 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.641      ;
; 0.533 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.657      ;
; 0.540 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 1.113      ;
; 0.546 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.670      ;
; 0.550 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.670      ;
; 0.551 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.552 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 1.121      ;
; 0.552 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.455      ; 1.121      ;
; 0.553 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.554 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.675      ;
; 0.556 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.127      ;
; 0.556 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.677      ;
; 0.558 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.679      ;
; 0.559 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.680      ;
; 0.559 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.680      ;
; 0.560 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.680      ;
; 0.561 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.682      ;
; 0.563 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.683      ;
; 0.575 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 1.147      ;
; 0.575 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 1.147      ;
; 0.578 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.699      ;
; 0.582 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.703      ;
; 0.585 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.706      ;
; 0.589 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.708      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.716      ;
; 0.602 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.723      ;
; 0.606 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.448      ; 1.168      ;
; 0.612 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.733      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.314      ;
; 0.208 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.336      ;
; 0.227 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.347      ;
; 0.229 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.350      ;
; 0.255 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.376      ;
; 0.319 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.440      ;
; 0.322 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.449      ;
; 0.329 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.450      ;
; 0.336 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.456      ;
; 0.338 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.459      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.451 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.571      ;
; 0.454 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.574      ;
; 0.458 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.578      ;
; 0.467 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.470 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 1.043      ;
; 0.473 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.595      ;
; 0.479 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.026      ; 0.589      ;
; 0.481 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.482 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.604      ;
; 0.484 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.605      ;
; 0.485 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.605      ;
; 0.485 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.605      ;
; 0.487 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.609      ;
; 0.490 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.610      ;
; 0.491 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.621      ;
; 0.491 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.612      ;
; 0.492 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.614      ;
; 0.501 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.631      ;
; 0.501 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.631      ;
; 0.504 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.634      ;
; 0.514 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.636      ;
; 0.525 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.645      ;
; 0.530 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.654      ;
; 0.538 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.666      ;
; 0.547 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.669      ;
; 0.547 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.668      ;
; 0.548 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.668      ;
; 0.549 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.460      ; 1.123      ;
; 0.550 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.672      ;
; 0.550 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.672      ;
; 0.550 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.671      ;
; 0.551 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.671      ;
; 0.553 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.558 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.678      ;
; 0.562 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.692      ;
; 0.564 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.684      ;
; 0.570 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.690      ;
; 0.573 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.693      ;
; 0.586 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.708      ;
; 0.601 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.731      ;
; 0.604 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.725      ;
; 0.604 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.724      ;
; 0.607 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.728      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.614 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.734      ;
; 0.615 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.046      ; 0.745      ;
; 0.616 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.738      ;
; 0.617 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.737      ;
; 0.619 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.742      ;
; 0.624 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.026      ; 0.734      ;
; 0.631 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.026      ; 0.741      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.664     ; 1.565      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.664     ; 1.565      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.664     ; 1.565      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.664     ; 1.565      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.564      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.564      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.564      ;
; -2.194 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.564      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.562      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.562      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.562      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.562      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.563      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.563      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.563      ;
; -2.188 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.563      ;
; -2.158 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.664     ; 1.583      ;
; -2.158 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.582      ;
; -2.152 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.580      ;
; -2.152 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.581      ;
; -2.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.374      ;
; -2.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.374      ;
; -2.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.374      ;
; -2.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.374      ;
; -2.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.374      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -2.113 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.811     ; 1.369      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.937 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.630     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.935 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.374      ;
; -1.932 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.627     ; 1.372      ;
; -1.932 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.627     ; 1.372      ;
; -1.932 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.627     ; 1.372      ;
; -1.932 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.627     ; 1.372      ;
; -1.922 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.615     ; 1.374      ;
; -1.922 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.615     ; 1.374      ;
; -1.922 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.615     ; 1.374      ;
; -1.922 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.615     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.921 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.614     ; 1.374      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[3]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.704 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.803     ; 0.968      ;
; -1.694 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.792     ; 0.969      ;
; -1.694 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.792     ; 0.969      ;
; -1.694 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.792     ; 0.969      ;
; -1.694 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.792     ; 0.969      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[8]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[7]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[1]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.679 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.805     ; 0.941      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.795     ; 0.948      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.797     ; 0.946      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.795     ; 0.948      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.795     ; 0.948      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.797     ; 0.946      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.797     ; 0.946      ;
; -1.676 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.795     ; 0.948      ;
; -1.675 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.006      ;
; -1.675 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.006      ;
; -1.675 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.006      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.264 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.833      ;
; -1.264 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.833      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
; -1.079 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.611     ; 0.839      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.900 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.953      ; 2.750      ;
; -0.726 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.085     ; 1.618      ;
; -0.684 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.076     ; 1.585      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.680 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.528      ;
; -0.634 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.953      ; 2.484      ;
; -0.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.017      ; 2.535      ;
; -0.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.017      ; 2.535      ;
; -0.602 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.038      ; 2.537      ;
; -0.602 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.038      ; 2.537      ;
; -0.602 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.038      ; 2.537      ;
; -0.602 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.038      ; 2.537      ;
; -0.602 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.038      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.601 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.537      ;
; -0.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.030      ; 2.527      ;
; -0.600 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.030      ; 2.527      ;
; -0.592 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.528      ;
; -0.592 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.528      ;
; -0.592 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.528      ;
; -0.592 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.528      ;
; -0.592 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.039      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.044      ; 2.528      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.054      ; 1.618      ;
; -0.564 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.162     ; 1.379      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.561 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.078      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.093      ; 2.536      ;
; -0.544 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.096      ; 2.537      ;
; -0.544 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.096      ; 2.537      ;
; -0.544 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.096      ; 2.537      ;
; -0.544 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.096      ; 2.537      ;
; -0.544 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.096      ; 2.537      ;
; -0.505 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.125      ; 2.527      ;
; -0.505 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.125      ; 2.527      ;
; -0.505 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.125      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.488 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.142      ; 2.527      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.414 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.262      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.379 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.025      ; 1.381      ;
; -0.355 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.017      ; 2.269      ;
; -0.355 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.017      ; 2.269      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
; -0.353 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.381      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.891 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.944      ; 2.732      ;
; -0.887 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.732      ;
; -0.887 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.732      ;
; -0.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.732      ;
; -0.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.732      ;
; -0.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.732      ;
; -0.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.731      ;
; -0.834 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.731      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.730      ;
; -0.828 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.725      ;
; -0.821 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.725      ;
; -0.821 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.725      ;
; -0.821 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.725      ;
; -0.821 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.725      ;
; -0.821 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.725      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.724      ;
; -0.808 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.026      ; 2.731      ;
; -0.808 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.026      ; 2.731      ;
; -0.806 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.022      ; 2.725      ;
; -0.806 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.022      ; 2.725      ;
; -0.806 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.022      ; 2.725      ;
; -0.806 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.022      ; 2.725      ;
; -0.716 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 1.000        ; -0.106     ; 1.587      ;
; -0.711 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.944      ; 2.552      ;
; -0.707 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.552      ;
; -0.707 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.552      ;
; -0.704 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.552      ;
; -0.704 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.552      ;
; -0.704 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.552      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.140      ; 2.723      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.140      ; 2.723      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.140      ; 2.723      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.140      ; 2.723      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.140      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.673 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.153      ; 2.723      ;
; -0.654 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.551      ;
; -0.654 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.551      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.651 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.002      ; 2.550      ;
; -0.648 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.171      ; 2.716      ;
; -0.648 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.171      ; 2.716      ;
; -0.648 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.171      ; 2.716      ;
; -0.648 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.171      ; 2.716      ;
; -0.648 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.000      ; 2.545      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.642 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.177      ; 2.716      ;
; -0.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.545      ;
; -0.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.545      ;
; -0.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.545      ;
; -0.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.545      ;
; -0.641 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.007      ; 2.545      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.008      ; 2.544      ;
; -0.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.026      ; 2.551      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.070 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.336      ; 1.243      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.276 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.330      ; 1.031      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.281 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.349      ; 1.045      ;
; 0.289 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.348      ; 1.036      ;
; 0.289 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.348      ; 1.036      ;
; 0.289 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.348      ; 1.036      ;
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.340      ; 1.024      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.254 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.059      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.336      ; 1.014      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.335      ; 1.007      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.334      ; 1.005      ;
; 0.320 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.333      ; 0.990      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.109      ; 2.951      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.109      ; 2.951      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.109      ; 2.951      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.109      ; 2.951      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.956      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.956      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.956      ;
; 7.113 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.956      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.950      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.950      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.950      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.950      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.954      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.954      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.954      ;
; 7.119 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.954      ;
; 7.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.109      ; 2.942      ;
; 7.176 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.947      ;
; 7.182 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.941      ;
; 7.182 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.945      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.728      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.727      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.729      ;
; 7.234 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.730      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.372      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.372      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.372      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                    ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                    ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.372      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                    ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.372      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                            ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.373      ;
; 7.239 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.324     ; 1.374      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.850      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.291 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.453      ; 0.858      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.454      ; 0.860      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.867      ;
; 0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.456      ; 0.896      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.468      ; 0.882      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.468      ; 0.882      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.468      ; 0.882      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.304 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.469      ; 0.887      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.459      ; 0.879      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.317 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.449      ; 0.880      ;
; 0.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.456      ; 1.057      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.578 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.433      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.583 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.665      ; 1.438      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.592 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.446      ;
; 0.593 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.452      ;
; 0.593 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.452      ;
; 0.593 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.452      ;
; 0.593 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.452      ;
; 0.593 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.452      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.597 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.664      ; 1.451      ;
; 0.598 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.457      ;
; 0.598 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.457      ;
; 0.598 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.457      ;
; 0.598 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.457      ;
; 0.598 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.457      ;
; 0.608 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.613      ;
; 0.608 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.613      ;
; 0.608 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.613      ;
; 0.608 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.613      ;
; 0.611 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.631      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.612 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.471      ;
; 0.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.618      ;
; 0.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.618      ;
; 0.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.618      ;
; 0.613 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.618      ;
; 0.616 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.636      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.626      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.626      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.626      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.626      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.617 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.476      ;
; 0.620 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.644      ;
; 0.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.631      ;
; 0.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.631      ;
; 0.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.631      ;
; 0.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.631      ;
; 0.625 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.649      ;
; 0.626 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.479      ;
; 0.626 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.479      ;
; 0.631 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.484      ;
; 0.631 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.484      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.586 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.150      ;
; 0.603 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.150      ;
; 0.603 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.150      ;
; 0.603 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.150      ;
; 0.644 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.161      ;
; 0.644 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.161      ;
; 0.644 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.161      ;
; 0.644 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.161      ;
; 0.644 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.161      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.661 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.159      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.400      ; 2.241      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.152      ;
; 0.694 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.241      ;
; 0.694 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.241      ;
; 0.694 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.383      ; 2.241      ;
; 0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.152      ;
; 0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.152      ;
; 0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.152      ;
; 0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.152      ;
; 0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.152      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.703 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.160      ;
; 0.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.283      ; 2.151      ;
; 0.704 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.283      ; 2.151      ;
; 0.705 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.292      ; 2.161      ;
; 0.705 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.292      ; 2.161      ;
; 0.705 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.292      ; 2.161      ;
; 0.705 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.292      ; 2.161      ;
; 0.705 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.292      ; 2.161      ;
; 0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.270      ; 2.158      ;
; 0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.270      ; 2.158      ;
; 0.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.252      ;
; 0.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.252      ;
; 0.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.252      ;
; 0.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.252      ;
; 0.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.353      ; 2.252      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.737 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.349      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.752 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.334      ; 2.250      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.781 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.298      ; 2.243      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.202      ; 2.152      ;
; 0.786 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.293      ; 2.243      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.750 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.391      ; 1.255      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.377      ; 1.242      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.377      ; 1.242      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.390      ; 1.255      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.377      ; 1.242      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.377      ; 1.242      ;
; 0.751 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.377      ; 1.242      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.762 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.363      ; 1.239      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.367      ; 1.251      ;
; 0.783 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.345      ; 1.242      ;
; 0.783 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.345      ; 1.242      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.385      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.784 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 1.251      ;
; 0.790 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.385      ;
; 0.790 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.385      ;
; 0.790 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.385      ;
; 0.790 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.385      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.437      ; 2.402      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.402      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.402      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.402      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.431      ; 2.402      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.392      ;
; 0.829 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.392      ;
; 0.829 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.392      ;
; 0.829 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.392      ;
; 0.829 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.392      ;
; 0.829 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.392      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.413      ; 2.409      ;
; 0.846 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.409      ;
; 0.846 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.409      ;
; 0.846 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.409      ;
; 0.846 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.409      ;
; 0.846 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.399      ; 2.409      ;
; 0.954 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.394      ;
; 0.954 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.394      ;
; 0.954 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.394      ;
; 0.954 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.394      ;
; 0.956 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.280      ; 2.400      ;
; 0.956 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.280      ; 2.400      ;
; 0.956 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.378      ; 1.448      ;
; 0.956 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.378      ; 1.448      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.968 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.393      ;
; 0.969 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.394      ;
; 0.969 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.394      ;
; 0.969 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.394      ;
; 0.969 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.394      ;
; 0.969 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.261      ; 2.394      ;
; 0.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.411      ;
; 0.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.411      ;
; 0.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.276      ; 2.411      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.962 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.276      ;
; 0.962 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.276      ;
; 0.962 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.276      ;
; 0.962 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.276      ;
; 0.967 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.281      ;
; 0.967 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.281      ;
; 0.967 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.281      ;
; 0.967 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.281      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.161 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.276      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.282      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.166 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.281      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.171 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.287      ;
; 1.176 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.292      ;
; 1.309 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.423      ;
; 1.309 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.423      ;
; 1.309 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.423      ;
; 1.309 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.423      ;
; 1.309 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.423      ;
; 1.314 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.428      ;
; 1.314 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.428      ;
; 1.314 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.428      ;
; 1.314 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.428      ;
; 1.314 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.428      ;
; 1.317 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.433      ;
; 1.317 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.433      ;
; 1.317 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.433      ;
; 1.317 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.433      ;
; 1.317 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.433      ;
; 1.322 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.438      ;
; 1.322 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.438      ;
; 1.322 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.438      ;
; 1.322 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.438      ;
; 1.322 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.438      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.331 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.446      ;
; 1.332 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.452      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.336 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.451      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 0.962 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.413     ; 0.717      ;
; 1.157 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.712      ;
; 1.157 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.712      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Clock                                                                         ; Setup    ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                              ; -4.113   ; -1.061 ; -4.869    ; 0.283   ; -3.201              ;
;  CLOCK_50                                                                     ; 12.533   ; 0.186  ; N/A       ; N/A     ; 9.434               ;
;  CMOS1_PCLK                                                                   ; -3.576   ; 0.112  ; -3.083    ; 0.586   ; -3.201              ;
;  CMOS2_PCLK                                                                   ; -3.820   ; 0.092  ; -3.039    ; 0.750   ; -3.201              ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -4.113   ; 0.186  ; -0.397    ; 0.283   ; -1.487              ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.028   ; 0.186  ; -0.751    ; 0.300   ; -1.487              ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.596   ; 0.147  ; 3.655     ; 0.962   ; 4.665               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 30.021   ; 0.156  ; -4.869    ; 0.578   ; 19.530              ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.060    ; -1.061 ; -3.150    ; 0.962   ; 20.524              ;
; Design-wide TNS                                                               ; -668.346 ; -2.122 ; -1296.831 ; 0.0     ; -506.067            ;
;  CLOCK_50                                                                     ; 0.000    ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  CMOS1_PCLK                                                                   ; -171.491 ; 0.000  ; -209.590  ; 0.000   ; -184.228            ;
;  CMOS2_PCLK                                                                   ; -201.793 ; 0.000  ; -215.309  ; 0.000   ; -184.639            ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -149.068 ; 0.000  ; -7.256    ; 0.000   ; -68.474             ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -143.398 ; 0.000  ; -7.831    ; 0.000   ; -68.726             ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.596   ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.000    ; 0.000  ; -807.505  ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.000    ; -2.122 ; -49.340   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_N                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iKEY                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1837     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1824     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11668    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23364    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1837     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1824     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11668    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23364    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 533   ; 533  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 470   ; 470  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                  ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                       ; Clock                                                                        ; Type      ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; Base      ; Constrained ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; Base      ; Constrained ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 14 21:44:39 2022
Info: Command: quartus_sta OV5640 -c OV5640
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gbo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK
    Info (332105): create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1|clock_20k cmos2_reg_config:cmos_config_1|clock_20k
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2|clock_20k cmos2_reg_config:cmos_config_2|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.113            -149.068 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -4.028            -143.398 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.820            -201.793 CMOS2_PCLK 
    Info (332119):    -3.576            -171.491 CMOS1_PCLK 
    Info (332119):    -2.596              -2.596 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.264               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.533               0.000 CLOCK_50 
    Info (332119):    30.021               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.061              -2.122 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.320               0.000 CMOS1_PCLK 
    Info (332119):     0.323               0.000 CMOS2_PCLK 
    Info (332119):     0.426               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.436               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.453               0.000 CLOCK_50 
    Info (332119):     0.453               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
Info (332146): Worst-case recovery slack is -4.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.869            -807.505 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.150             -49.340 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.083            -209.590 CMOS1_PCLK 
    Info (332119):    -3.039            -215.309 CMOS2_PCLK 
    Info (332119):    -0.751              -7.831 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.397              -7.256 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     3.655               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.615               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.625               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.458               0.000 CMOS2_PCLK 
    Info (332119):     1.569               0.000 CMOS1_PCLK 
    Info (332119):     1.694               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.132               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.236               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -184.164 CMOS1_PCLK 
    Info (332119):    -3.201            -184.164 CMOS2_PCLK 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.697               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 CLOCK_50 
    Info (332119):    19.549               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.550               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.767            -135.285 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -3.678            -130.598 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.550            -184.720 CMOS2_PCLK 
    Info (332119):    -3.298            -155.195 CMOS1_PCLK 
    Info (332119):    -2.319              -2.319 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.317               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.823               0.000 CLOCK_50 
    Info (332119):    30.549               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.042              -2.084 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.288               0.000 CMOS2_PCLK 
    Info (332119):     0.302               0.000 CMOS1_PCLK 
    Info (332119):     0.382               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.401               0.000 CLOCK_50 
    Info (332119):     0.401               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
Info (332146): Worst-case recovery slack is -4.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.371            -742.283 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.896            -195.616 CMOS2_PCLK 
    Info (332119):    -2.886            -187.746 CMOS1_PCLK 
    Info (332119):    -2.820             -43.864 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.593              -4.538 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.262              -4.034 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     4.034               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.461               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.188               0.000 CMOS2_PCLK 
    Info (332119):     1.486               0.000 CMOS1_PCLK 
    Info (332119):     1.613               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.936               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.961               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -184.639 CMOS2_PCLK 
    Info (332119):    -3.201            -184.228 CMOS1_PCLK 
    Info (332119):    -1.487             -68.726 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -1.487             -68.474 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     4.665               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.771               0.000 CLOCK_50 
    Info (332119):    19.530               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.524               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.320             -38.222 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -1.250              -1.250 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.228             -38.685 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.030             -37.594 CMOS2_PCLK 
    Info (332119):    -1.011             -32.598 CMOS1_PCLK 
    Info (332119):     0.060               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.650               0.000 CLOCK_50 
    Info (332119):    35.475               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.510              -1.020 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.092               0.000 CMOS2_PCLK 
    Info (332119):     0.112               0.000 CMOS1_PCLK 
    Info (332119):     0.147               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.156               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.186               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
Info (332146): Worst-case recovery slack is -2.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.194            -366.655 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.264             -19.792 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.900             -51.389 CMOS1_PCLK 
    Info (332119):    -0.891             -55.199 CMOS2_PCLK 
    Info (332119):     0.070               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.254               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     7.113               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.300               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.578               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.586               0.000 CMOS1_PCLK 
    Info (332119):     0.750               0.000 CMOS2_PCLK 
    Info (332119):     0.962               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.962               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -126.883 CMOS2_PCLK 
    Info (332119):    -3.000            -125.040 CMOS1_PCLK 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.734               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 CLOCK_50 
    Info (332119):    19.592               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.627               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Thu Apr 14 21:44:43 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


