#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 18 20:55:32 2023
# Process ID: 7648
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
# set project_name "RFSoC_Main"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -fileset constrs_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# set_property  ip_repo_paths { E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output } [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design "RFSoC_Main_blk"
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
# current_bd_design "RFSoC_Main_blk"
# set parentObj [get_bd_cells /]
# set parentObj [get_bd_cells ""]
# set parentType [get_property TYPE $parentObj]
# current_bd_instance $parentObj
# set RF3_CLKO_A_C_N_228 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_N_228 ]
# set RF3_CLKO_A_C_N_229 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_N_229 ]
# set RF3_CLKO_A_C_P_228 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_P_228 ]
# set RF3_CLKO_A_C_P_229 [ create_bd_port -dir I -type clk -freq_hz 4000000000 RF3_CLKO_A_C_P_229 ]
# set RFMC_DAC_00_N [ create_bd_port -dir O RFMC_DAC_00_N ]
# set RFMC_DAC_00_P [ create_bd_port -dir O RFMC_DAC_00_P ]
ERROR: [BD 5-390] IP definition not found for VLNV: xilinx.com:user:DAC_Controller_0:* 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_0 DAC_Controller_0 "
    invoked from within
"set DAC_Controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_0 DAC_Controller_0 ]"
    (file "E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl" line 32)
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 20:55:42 2023...
