module Comparator(input logic clk,
						input logic [9:0] hcount, vcount,
						output logic draw);
						
	
	/*//Validation of cuadrants
	always @(posedge clk)
	begin
		
		if(hcount < 450)
		begin
			
			if(vcount <= 294)
			begin
				cuadrante <= 0;
			end 
			
			else if(vcount >= 294)
			begin
				cuadrante <= 2;
			end
		end
		
		if(hcount >= 450)
		begin
			if(vcount <= 294)
			begin
				cuadrante <= 1;
			end
			else if(vcount >= 294)
			begin
				cuadrante <= 3;
			end
		end
	end*/
	
	//assign final_red   = (H_Cont >150 || H_Cont <662) ? mVGA_R : 8'b00000000;

	
	always @(posedge clk) begin		
		if(hcount < 150) begin	
			assign draw = 0;
		end
		else if (hcount > 662) begin
			assign draw = 0;
		end
	end

endmodule
