/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  reg [16:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [14:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  reg [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~((celloutsig_0_9z[8] | celloutsig_0_19z[6]) & (celloutsig_0_12z | celloutsig_0_4z[6]));
  assign celloutsig_0_5z = celloutsig_0_0z[17:2] + { celloutsig_0_0z[16:11], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_6z[5:4], celloutsig_1_6z } && celloutsig_1_9z[12:2];
  assign celloutsig_1_2z = in_data[141:115] && in_data[133:107];
  assign celloutsig_0_12z = ! celloutsig_0_2z[9:7];
  assign celloutsig_1_5z = in_data[177:156] || { celloutsig_1_4z[11:10], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z[17:9], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z } || { in_data[122:105], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_6z[3:0] || celloutsig_0_9z[7:4];
  assign celloutsig_0_14z = { celloutsig_0_3z[4:1], celloutsig_0_3z } || { celloutsig_0_7z[2:1], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_6z[8:4] * celloutsig_1_1z[6:2];
  assign celloutsig_1_1z = { in_data[125:123], celloutsig_1_0z } * { in_data[157:155], celloutsig_1_0z };
  assign celloutsig_1_11z = - celloutsig_1_8z;
  assign celloutsig_1_15z = - { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_22z = - celloutsig_0_5z[7:5];
  assign celloutsig_1_0z = - in_data[185:182];
  assign celloutsig_1_3z = - { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[156], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } | in_data[139:122];
  assign celloutsig_0_20z = in_data[95:86] | celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_10z[9] & celloutsig_0_0z[10];
  assign celloutsig_0_17z = celloutsig_0_11z & celloutsig_0_7z[11];
  assign celloutsig_0_18z = celloutsig_0_6z[8] & celloutsig_0_16z[3];
  assign celloutsig_0_0z = in_data[64:46] >> in_data[33:15];
  assign celloutsig_0_3z = celloutsig_0_0z[5:0] >> in_data[81:76];
  assign celloutsig_0_4z = in_data[95:86] >> { in_data[20:17], celloutsig_0_3z };
  assign celloutsig_1_17z = celloutsig_1_9z[8:5] >> celloutsig_1_10z[3:0];
  assign celloutsig_0_10z = celloutsig_0_5z[14:3] >> { celloutsig_0_8z[2:0], celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[37:20] >> { celloutsig_0_9z[7:2], celloutsig_0_10z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_4z } >> { in_data[58], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_16z[14], celloutsig_0_20z, celloutsig_0_22z } >> { celloutsig_0_6z[9], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_6z = { celloutsig_1_4z[8:1], celloutsig_1_5z } >>> celloutsig_1_4z[11:3];
  assign celloutsig_1_18z = celloutsig_1_14z[10:5] >>> { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[9:5], celloutsig_0_3z } >>> { in_data[81:77], celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z[8:4], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } ~^ { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_9z[16:11], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } ~^ { celloutsig_1_15z[3:1], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_0z[9], celloutsig_0_2z } ~^ { celloutsig_0_7z[5:1], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[39:25] ~^ celloutsig_0_0z[16:2];
  assign celloutsig_0_2z = celloutsig_0_1z[11:2] ~^ celloutsig_0_1z[9:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_14z = { celloutsig_1_10z[13:4], celloutsig_1_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 17'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = celloutsig_0_0z[16:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_9z = in_data[24:16];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_3z, celloutsig_1_1z };
  assign { out_data[133:128], out_data[116:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
