<stg><name>keccak_top_Pipeline_ABSORB_BLOCK</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %message_done_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="message_done_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:2 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i8 %input_stream_V_strb_V, i8 %input_stream_V_keep_V, i64 %input_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %trunc_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %message_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %message_done

]]></Node>
<StgValue><ssdm name="message_done_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %store_ln288 = store i1 %message_done_read, i1 %message_done_1

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln300 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln300 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body16:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body16:1 %icmp_ln300 = icmp_eq  i6 %i_2, i6 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body16:3 %add_ln300 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:4 %br_ln300 = br i1 %icmp_ln300, void %for.body16.split, void %for.end29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="6">
<![CDATA[
for.body16.split:0 %trunc_ln300 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:0 %store_ln300 = store i6 %add_ln300, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
for.inc27:1 %br_ln300 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end29.exitStub:0 %message_done_1_load_1 = load i1 %message_done_1

]]></Node>
<StgValue><ssdm name="message_done_1_load_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end29.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %message_done_1_out, i1 %message_done_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
for.end29.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.body16.split:1 %specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln301"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split:2 %specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="32">
<![CDATA[
for.body16.split:3 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.split:4 %br_ln302 = br i1 %tmp_1, void %for.inc27, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then:0 %empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="81">
<![CDATA[
if.then:1 %pkt_data = extractvalue i81 %empty

]]></Node>
<StgValue><ssdm name="pkt_data"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="81">
<![CDATA[
if.then:2 %pkt_last = extractvalue i81 %empty

]]></Node>
<StgValue><ssdm name="pkt_last"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:3 %state_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state

]]></Node>
<StgValue><ssdm name="state_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:4 %state_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_1

]]></Node>
<StgValue><ssdm name="state_1_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:5 %state_2_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_2

]]></Node>
<StgValue><ssdm name="state_2_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %state_3_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_3

]]></Node>
<StgValue><ssdm name="state_3_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:7 %state_4_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_4

]]></Node>
<StgValue><ssdm name="state_4_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:8 %state_5_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_5

]]></Node>
<StgValue><ssdm name="state_5_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:9 %state_6_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_6

]]></Node>
<StgValue><ssdm name="state_6_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:10 %state_7_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_7

]]></Node>
<StgValue><ssdm name="state_7_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:11 %state_8_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_8

]]></Node>
<StgValue><ssdm name="state_8_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:12 %state_9_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_9

]]></Node>
<StgValue><ssdm name="state_9_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:13 %state_10_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_10

]]></Node>
<StgValue><ssdm name="state_10_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:14 %state_11_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_11

]]></Node>
<StgValue><ssdm name="state_11_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:15 %state_12_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_12

]]></Node>
<StgValue><ssdm name="state_12_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:16 %state_13_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_13

]]></Node>
<StgValue><ssdm name="state_13_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:17 %state_14_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_14

]]></Node>
<StgValue><ssdm name="state_14_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:18 %state_15_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_15

]]></Node>
<StgValue><ssdm name="state_15_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:19 %state_16_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_16

]]></Node>
<StgValue><ssdm name="state_16_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:20 %state_17_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_17

]]></Node>
<StgValue><ssdm name="state_17_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:21 %state_18_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_18

]]></Node>
<StgValue><ssdm name="state_18_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:22 %state_19_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_19

]]></Node>
<StgValue><ssdm name="state_19_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:23 %state_20_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_20

]]></Node>
<StgValue><ssdm name="state_20_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:24 %state_21_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_21

]]></Node>
<StgValue><ssdm name="state_21_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:25 %state_22_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_22

]]></Node>
<StgValue><ssdm name="state_22_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:26 %state_23_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_23

]]></Node>
<StgValue><ssdm name="state_23_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:27 %state_24_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %state_24

]]></Node>
<StgValue><ssdm name="state_24_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="5" op_2_bw="64" op_3_bw="5" op_4_bw="64" op_5_bw="5" op_6_bw="64" op_7_bw="5" op_8_bw="64" op_9_bw="5" op_10_bw="64" op_11_bw="5" op_12_bw="64" op_13_bw="5" op_14_bw="64" op_15_bw="5" op_16_bw="64" op_17_bw="5" op_18_bw="64" op_19_bw="5" op_20_bw="64" op_21_bw="5" op_22_bw="64" op_23_bw="5" op_24_bw="64" op_25_bw="5" op_26_bw="64" op_27_bw="5" op_28_bw="64" op_29_bw="5" op_30_bw="64" op_31_bw="5" op_32_bw="64" op_33_bw="5" op_34_bw="64" op_35_bw="5" op_36_bw="64" op_37_bw="5" op_38_bw="64" op_39_bw="5" op_40_bw="64" op_41_bw="5" op_42_bw="64" op_43_bw="5" op_44_bw="64" op_45_bw="5" op_46_bw="64" op_47_bw="5" op_48_bw="64" op_49_bw="5" op_50_bw="64" op_51_bw="64" op_52_bw="5">
<![CDATA[
if.then:28 %tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.25i64.i64.i5, i5 0, i64 %state_read, i5 1, i64 %state_1_read, i5 2, i64 %state_2_read, i5 3, i64 %state_3_read, i5 4, i64 %state_4_read, i5 5, i64 %state_5_read, i5 6, i64 %state_6_read, i5 7, i64 %state_7_read, i5 8, i64 %state_8_read, i5 9, i64 %state_9_read, i5 10, i64 %state_10_read, i5 11, i64 %state_11_read, i5 12, i64 %state_12_read, i5 13, i64 %state_13_read, i5 14, i64 %state_14_read, i5 15, i64 %state_15_read, i5 16, i64 %state_16_read, i5 17, i64 %state_17_read, i5 18, i64 %state_18_read, i5 19, i64 %state_19_read, i5 20, i64 %state_20_read, i5 21, i64 %state_21_read, i5 22, i64 %state_22_read, i5 23, i64 %state_23_read, i5 24, i64 %state_24_read, i64 0, i5 %trunc_ln300

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:29 %state_25 = xor i64 %pkt_data, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="state_25"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
if.then:30 %switch_ln304 = switch i5 %trunc_ln300, void %V22.i127.exit, i5 0, void %V22.i127.case.0, i5 1, void %V22.i127.case.1, i5 2, void %V22.i127.case.2, i5 3, void %V22.i127.case.3, i5 4, void %V22.i127.case.4, i5 5, void %V22.i127.case.5, i5 6, void %V22.i127.case.6, i5 7, void %V22.i127.case.7, i5 8, void %V22.i127.case.8, i5 9, void %V22.i127.case.9, i5 10, void %V22.i127.case.10, i5 11, void %V22.i127.case.11, i5 12, void %V22.i127.case.12, i5 13, void %V22.i127.case.13, i5 14, void %V22.i127.case.14, i5 15, void %V22.i127.case.15, i5 16, void %V22.i127.case.16, i5 17, void %V22.i127.case.17, i5 18, void %V22.i127.case.18, i5 19, void %V22.i127.case.19, i5 20, void %V22.i127.case.20, i5 21, void %V22.i127.case.21, i5 22, void %V22.i127.case.22, i5 23, void %V22.i127.case.23, i5 24, void %V22.i127.case.24

]]></Node>
<StgValue><ssdm name="switch_ln304"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.24:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_24, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.24:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.23:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_23, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.23:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.22:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_22, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.22:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.21:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_21, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.21:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.20:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_20, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.20:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.19:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_19, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.19:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.18:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_18, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.18:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.17:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_17, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.17:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.16:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_16, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.16:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.15:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_15, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.15:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.14:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_14, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.14:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.13:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_13, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.13:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.12:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_12, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.12:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.11:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_11, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.11:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.10:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_10, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.10:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.9:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_9, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.9:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.8:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_8, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.8:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.7:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_7, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.7:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.6:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_6, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.6:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.5:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_5, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.5:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.4:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_4, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.4:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.3:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_3, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.3:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.2:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_2, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.2:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.1:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state_1, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.1:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
V22.i127.case.0:0 %write_ln304 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %state, i64 %state_25

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.case.0:1 %br_ln304 = br void %V22.i127.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
V22.i127.exit:0 %message_done_1_load = load i1 %message_done_1

]]></Node>
<StgValue><ssdm name="message_done_1_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V22.i127.exit:1 %message_done_2 = or i1 %pkt_last, i1 %message_done_1_load

]]></Node>
<StgValue><ssdm name="message_done_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V22.i127.exit:2 %store_ln288 = store i1 %message_done_2, i1 %message_done_1

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
V22.i127.exit:3 %br_ln311 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
