//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30672275
// Cuda compilation tools, release 11.5, V11.5.119
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_52
.address_size 64

	// .globl	_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;

.visible .entry _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf(
	.param .u32 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_0,
	.param .u32 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_1,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_2,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_3,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_4,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_5,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_6,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_7,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_8,
	.param .u64 _Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_9
)
{
	.reg .pred 	%p<132>;
	.reg .f32 	%f<43>;
	.reg .b32 	%r<159>;
	.reg .f64 	%fd<175>;
	.reg .b64 	%rd<30>;


	ld.param.u32 	%r36, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_0];
	ld.param.u32 	%r37, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_1];
	ld.param.u64 	%rd5, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_2];
	ld.param.u64 	%rd6, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_3];
	ld.param.u64 	%rd7, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_4];
	ld.param.u64 	%rd8, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_5];
	ld.param.u64 	%rd9, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_6];
	ld.param.u64 	%rd10, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_7];
	ld.param.u64 	%rd11, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_8];
	ld.param.u64 	%rd12, [_Z26kernel_guassiansampleblobsiiPKfS0_S0_S0_S0_S0_S0_Pf_param_9];
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r39, %r38, %r40;
	setp.ge.s32 	%p9, %r1, %r37;
	@%p9 bra 	$L__BB0_71;

	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f32 	%f1, [%rd15];
	cvta.to.global.u64 	%rd16, %rd6;
	add.s64 	%rd17, %rd16, %rd14;
	ld.global.f32 	%f2, [%rd17];
	cvta.to.global.u64 	%rd18, %rd7;
	add.s64 	%rd19, %rd18, %rd14;
	cvta.to.global.u64 	%rd20, %rd8;
	add.s64 	%rd21, %rd20, %rd14;
	ld.global.f32 	%f3, [%rd21];
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd14;
	cvta.to.global.u64 	%rd24, %rd10;
	add.s64 	%rd25, %rd24, %rd14;
	cvta.to.global.u64 	%rd26, %rd11;
	add.s64 	%rd27, %rd26, %rd14;
	ld.global.f32 	%f4, [%rd19];
	ld.global.f32 	%f5, [%rd23];
	cvt.f64.f32 	%fd1, %f5;
	ld.global.f32 	%f6, [%rd25];
	cvt.f64.f32 	%fd2, %f6;
	ld.global.f32 	%f7, [%rd27];
	cvt.f64.f32 	%fd3, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd3;
	}
	mov.f64 	%fd65, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd65;
	}
	and.b32  	%r4, %r3, 2146435072;
	setp.eq.s32 	%p10, %r4, 1062207488;
	abs.f64 	%fd4, %fd3;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd4;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd160, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p11, %r2, 0;
	and.pred  	%p1, %p11, %p10;
	not.pred 	%p12, %p1;
	@%p12 bra 	$L__BB0_3;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd160;
	}
	xor.b32  	%r42, %r41, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd160;
	}
	mov.b64 	%fd160, {%r43, %r42};

$L__BB0_3:
	setp.eq.f32 	%p13, %f7, 0f00000000;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_4;

$L__BB0_7:
	selp.b32 	%r44, %r2, 0, %p10;
	mov.u32 	%r45, 0;
	or.b32  	%r46, %r44, 2146435072;
	setp.lt.s32 	%p17, %r3, 0;
	selp.b32 	%r47, %r46, %r44, %p17;
	mov.b64 	%fd160, {%r45, %r47};
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	setp.gt.s32 	%p14, %r2, -1;
	@%p14 bra 	$L__BB0_8;

	cvt.rzi.f64.f64 	%fd67, %fd65;
	setp.eq.f64 	%p15, %fd67, 0d4000000000000000;
	@%p15 bra 	$L__BB0_8;

	mov.f64 	%fd160, 0dFFF8000000000000;

$L__BB0_8:
	add.f64 	%fd10, %fd3, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd10;
	}
	and.b32  	%r49, %r48, 2146435072;
	setp.ne.s32 	%p18, %r49, 2146435072;
	mov.f64 	%fd161, %fd160;
	@%p18 bra 	$L__BB0_14;

	setp.gtu.f64 	%p19, %fd4, 0d7FF0000000000000;
	mov.f64 	%fd161, %fd10;
	@%p19 bra 	$L__BB0_14;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd65;
	}
	and.b32  	%r5, %r3, 2147483647;
	setp.eq.s32 	%p20, %r5, 2146435072;
	setp.eq.s32 	%p21, %r50, 0;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_11;

$L__BB0_13:
	setp.gt.f64 	%p29, %fd4, 0d3FF0000000000000;
	selp.b32 	%r57, 2146435072, 0, %p29;
	mov.u32 	%r58, 0;
	xor.b32  	%r59, %r57, 2146435072;
	setp.lt.s32 	%p30, %r3, 0;
	selp.b32 	%r60, %r59, %r57, %p30;
	setp.eq.f32 	%p31, %f7, 0fBF800000;
	selp.b32 	%r61, 1072693248, %r60, %p31;
	mov.b64 	%fd161, {%r58, %r61};
	bra.uni 	$L__BB0_14;

$L__BB0_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd3;
	}
	and.b32  	%r52, %r2, 2147483647;
	setp.ne.s32 	%p23, %r52, 2146435072;
	setp.ne.s32 	%p24, %r51, 0;
	or.pred  	%p25, %p23, %p24;
	mov.f64 	%fd161, %fd160;
	@%p25 bra 	$L__BB0_14;

	setp.gt.s32 	%p26, %r3, -1;
	selp.b32 	%r53, 2146435072, 0, %p26;
	mov.u32 	%r54, 0;
	setp.ne.s32 	%p27, %r5, 1071644672;
	and.pred  	%p28, %p27, %p1;
	or.b32  	%r55, %r53, -2147483648;
	selp.b32 	%r56, %r55, %r53, %p28;
	mov.b64 	%fd161, {%r54, %r56};

$L__BB0_14:
	setp.lt.s32 	%p32, %r36, 1;
	@%p32 bra 	$L__BB0_71;

	cvta.to.global.u64 	%rd1, %rd12;
	setp.eq.f32 	%p33, %f7, 0f3F800000;
	mov.f64 	%fd70, 0d3FF0000000000000;
	sub.f64 	%fd71, %fd70, %fd161;
	selp.f64 	%fd72, 0d0000000000000000, %fd71, %p33;
	cvt.f64.f32 	%fd14, %f3;
	cvt.f64.f32 	%fd73, %f4;
	mul.f64 	%fd74, %fd1, 0d401921FAFC8B007A;
	mul.f64 	%fd75, %fd74, %fd2;
	sqrt.rn.f64 	%fd76, %fd72;
	mul.f64 	%fd77, %fd75, %fd76;
	div.rn.f64 	%fd78, %fd73, %fd77;
	cvt.rn.f32.f64 	%f14, %fd78;
	cvt.f64.f32 	%fd15, %f14;
	add.f64 	%fd79, %fd72, %fd72;
	mov.f64 	%fd80, 0dBFF0000000000000;
	div.rn.f64 	%fd16, %fd80, %fd79;
	mul.f32 	%f9, %f5, %f6;
	abs.f64 	%fd81, %fd1;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd81;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd17, [retval0+0];
	} // callseq 1
	mov.u32 	%r157, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd1;
	}
	setp.lt.s32 	%p35, %r6, 0;
	and.pred  	%p2, %p35, %p10;
	selp.b32 	%r63, %r6, 0, %p10;
	or.b32  	%r64, %r63, 2146435072;
	setp.lt.s32 	%p36, %r3, 0;
	selp.b32 	%r7, %r64, %r63, %p36;
	add.f64 	%fd18, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd18;
	}
	and.b32  	%r8, %r65, 2146435072;
	setp.ne.s32 	%p37, %r8, 2146435072;
	setp.gt.s32 	%p38, %r3, -1;
	selp.b32 	%r9, 2146435072, 0, %p38;
	and.b32  	%r10, %r3, 2147483647;
	setp.ne.s32 	%p39, %r10, 1071644672;
	or.b32  	%r11, %r9, -2147483648;
	setp.gtu.f64 	%p40, %fd81, 0d7FF0000000000000;
	setp.gt.f64 	%p41, %fd81, 0d3FF0000000000000;
	selp.b32 	%r66, 2146435072, 0, %p41;
	xor.b32  	%r67, %r66, 2146435072;
	selp.b32 	%r68, %r67, %r66, %p36;
	setp.eq.f32 	%p42, %f5, 0fBF800000;
	selp.b32 	%r12, 1072693248, %r68, %p42;
	and.b32  	%r13, %r6, 2147483647;
	and.pred  	%p43, %p39, %p2;
	selp.b32 	%r14, %r11, %r9, %p43;
	abs.f64 	%fd82, %fd2;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd82;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd19, [retval0+0];
	} // callseq 2
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd2;
	}
	setp.lt.s32 	%p44, %r15, 0;
	and.pred  	%p3, %p44, %p10;
	selp.b32 	%r69, %r15, 0, %p10;
	or.b32  	%r70, %r69, 2146435072;
	selp.b32 	%r16, %r70, %r69, %p36;
	add.f64 	%fd20, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd20;
	}
	and.b32  	%r17, %r71, 2146435072;
	setp.ne.s32 	%p45, %r17, 2146435072;
	setp.gtu.f64 	%p46, %fd82, 0d7FF0000000000000;
	setp.gt.f64 	%p47, %fd82, 0d3FF0000000000000;
	selp.b32 	%r72, 2146435072, 0, %p47;
	xor.b32  	%r73, %r72, 2146435072;
	selp.b32 	%r74, %r73, %r72, %p36;
	setp.eq.f32 	%p48, %f6, 0fBF800000;
	selp.b32 	%r18, 1072693248, %r74, %p48;
	and.b32  	%r19, %r15, 2147483647;
	and.pred  	%p49, %p39, %p3;
	selp.b32 	%r20, %r11, %r9, %p49;
	or.pred  	%p4, %p37, %p40;
	or.pred  	%p5, %p45, %p46;
	mul.lo.s32 	%r21, %r1, %r36;

$L__BB0_16:
	add.f32 	%f21, %f7, %f7;
	mov.u32 	%r158, 0;
	cvt.rn.f32.s32 	%f15, %r157;
	sub.f32 	%f10, %f1, %f15;
	cvt.f64.f32 	%fd21, %f10;
	abs.f64 	%fd83, %fd21;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd83;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd22, [retval0+0];
	} // callseq 3
	add.s32 	%r82, %r157, %r21;
	mul.lo.s32 	%r83, %r82, %r36;
	mul.wide.s32 	%rd28, %r83, 4;
	add.s64 	%rd29, %rd1, %rd28;

$L__BB0_17:
	cvt.rn.f32.s32 	%f23, %r157;
	sub.f32 	%f22, %f1, %f23;
	cvt.f64.f32 	%fd146, %f22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd146;
	}
	setp.lt.s32 	%p123, %r141, 0;
	and.pred  	%p122, %p123, %p10;
	not.pred 	%p59, %p122;
	mov.f64 	%fd163, %fd22;
	@%p59 bra 	$L__BB0_19;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd22;
	}
	xor.b32  	%r85, %r84, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r86, %temp}, %fd22;
	}
	mov.b64 	%fd163, {%r86, %r85};

$L__BB0_19:
	cvt.rn.f32.s32 	%f25, %r157;
	sub.f32 	%f24, %f1, %f25;
	setp.eq.f32 	%p60, %f24, 0f00000000;
	@%p60 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_20;

$L__BB0_23:
	cvt.rn.f32.s32 	%f42, %r157;
	sub.f32 	%f41, %f1, %f42;
	cvt.f64.f32 	%fd157, %f41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd157;
	}
	selp.b32 	%r155, %r156, 0, %p10;
	or.b32  	%r154, %r155, 2146435072;
	selp.b32 	%r153, %r154, %r155, %p36;
	mov.u32 	%r87, 0;
	mov.b64 	%fd163, {%r87, %r153};
	bra.uni 	$L__BB0_24;

$L__BB0_20:
	cvt.rn.f32.s32 	%f27, %r157;
	sub.f32 	%f26, %f1, %f27;
	cvt.f64.f32 	%fd147, %f26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd147;
	}
	setp.gt.s32 	%p61, %r142, -1;
	@%p61 bra 	$L__BB0_24;

	cvt.rzi.f64.f64 	%fd85, %fd65;
	setp.eq.f64 	%p62, %fd85, 0d4000000000000000;
	@%p62 bra 	$L__BB0_24;

	mov.f64 	%fd163, 0dFFF8000000000000;

$L__BB0_24:
	cvt.rn.f32.s32 	%f29, %r157;
	sub.f32 	%f28, %f1, %f29;
	cvt.f64.f32 	%fd150, %f28;
	add.f64 	%fd149, %fd150, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd149;
	}
	and.b32  	%r143, %r144, 2146435072;
	setp.ne.s32 	%p126, %r143, 2146435072;
	abs.f64 	%fd148, %fd150;
	setp.gtu.f64 	%p125, %fd148, 0d7FF0000000000000;
	or.pred  	%p124, %p126, %p125;
	selp.f64 	%fd164, %fd163, %fd149, %p126;
	@%p124 bra 	$L__BB0_29;

	setp.eq.s32 	%p64, %r10, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r88, %temp}, %fd65;
	}
	setp.eq.s32 	%p65, %r88, 0;
	and.pred  	%p66, %p64, %p65;
	@%p66 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_26;

$L__BB0_28:
	cvt.rn.f32.s32 	%f35, %r157;
	sub.f32 	%f34, %f1, %f35;
	cvt.f64.f32 	%fd155, %f34;
	abs.f64 	%fd154, %fd155;
	setp.gt.f64 	%p131, %fd154, 0d3FF0000000000000;
	selp.b32 	%r152, 2146435072, 0, %p131;
	xor.b32  	%r151, %r152, 2146435072;
	setp.eq.f32 	%p130, %f34, 0fBF800000;
	selp.b32 	%r150, %r151, %r152, %p36;
	selp.b32 	%r149, 1072693248, %r150, %p130;
	mov.u32 	%r91, 0;
	mov.b64 	%fd164, {%r91, %r149};
	bra.uni 	$L__BB0_29;

$L__BB0_26:
	cvt.f64.f32 	%fd152, %f10;
	cvt.rn.f32.s32 	%f31, %r157;
	sub.f32 	%f30, %f1, %f31;
	cvt.f64.f32 	%fd151, %f30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd151;
	}
	and.b32  	%r145, %r146, 2147483647;
	setp.ne.s32 	%p67, %r145, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd151;
	}
	setp.ne.s32 	%p68, %r89, 0;
	or.pred  	%p69, %p67, %p68;
	mov.f64 	%fd164, %fd163;
	@%p69 bra 	$L__BB0_29;

	cvt.rn.f32.s32 	%f33, %r157;
	sub.f32 	%f32, %f1, %f33;
	cvt.f64.f32 	%fd153, %f32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd153;
	}
	setp.lt.s32 	%p129, %r148, 0;
	and.pred  	%p128, %p129, %p10;
	and.pred  	%p127, %p39, %p128;
	selp.b32 	%r147, %r11, %r9, %p127;
	mov.u32 	%r90, 0;
	mov.b64 	%fd164, {%r90, %r147};

$L__BB0_29:
	not.pred 	%p70, %p2;
	mov.f64 	%fd166, %fd17;
	@%p70 bra 	$L__BB0_31;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd17;
	}
	xor.b32  	%r93, %r92, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r94, %temp}, %fd17;
	}
	mov.b64 	%fd166, {%r94, %r93};

$L__BB0_31:
	setp.eq.f32 	%p71, %f5, 0f00000000;
	@%p71 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_32;

$L__BB0_35:
	mov.u32 	%r95, 0;
	mov.b64 	%fd166, {%r95, %r7};
	bra.uni 	$L__BB0_36;

$L__BB0_32:
	setp.gt.s32 	%p72, %r6, -1;
	@%p72 bra 	$L__BB0_36;

	cvt.rzi.f64.f64 	%fd89, %fd65;
	setp.eq.f64 	%p73, %fd89, 0d4000000000000000;
	@%p73 bra 	$L__BB0_36;

	mov.f64 	%fd166, 0dFFF8000000000000;

$L__BB0_36:
	selp.f64 	%fd167, %fd166, %fd18, %p37;
	@%p4 bra 	$L__BB0_41;

	setp.eq.s32 	%p75, %r10, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd65;
	}
	setp.eq.s32 	%p76, %r96, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_38;

$L__BB0_40:
	mov.u32 	%r99, 0;
	mov.b64 	%fd167, {%r99, %r12};
	bra.uni 	$L__BB0_41;

$L__BB0_38:
	setp.ne.s32 	%p78, %r13, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd1;
	}
	setp.ne.s32 	%p79, %r97, 0;
	or.pred  	%p80, %p78, %p79;
	mov.f64 	%fd167, %fd166;
	@%p80 bra 	$L__BB0_41;

	mov.u32 	%r98, 0;
	mov.b64 	%fd167, {%r98, %r14};

$L__BB0_41:
	cvt.rn.f32.s32 	%f37, %r157;
	sub.f32 	%f36, %f1, %f37;
	setp.eq.f32 	%p81, %f5, 0f3F800000;
	selp.f64 	%fd92, 0d3FF0000000000000, %fd167, %p81;
	setp.eq.f32 	%p82, %f36, 0f3F800000;
	selp.f64 	%fd93, 0d3FF0000000000000, %fd164, %p82;
	div.rn.f64 	%fd40, %fd93, %fd92;
	cvt.rn.f32.s32 	%f16, %r158;
	sub.f32 	%f12, %f2, %f16;
	cvt.f64.f32 	%fd41, %f12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd41;
	}
	abs.f64 	%fd42, %fd41;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd169, [retval0+0];
	} // callseq 4
	setp.lt.s32 	%p83, %r30, 0;
	and.pred  	%p8, %p83, %p10;
	not.pred 	%p85, %p8;
	@%p85 bra 	$L__BB0_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd169;
	}
	xor.b32  	%r101, %r100, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r102, %temp}, %fd169;
	}
	mov.b64 	%fd169, {%r102, %r101};

$L__BB0_43:
	setp.eq.f32 	%p86, %f12, 0f00000000;
	@%p86 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_44;

$L__BB0_47:
	mov.u32 	%r103, 0;
	selp.b32 	%r104, %r30, 0, %p10;
	or.b32  	%r105, %r104, 2146435072;
	selp.b32 	%r106, %r105, %r104, %p36;
	mov.b64 	%fd169, {%r103, %r106};
	bra.uni 	$L__BB0_48;

$L__BB0_44:
	setp.gt.s32 	%p87, %r30, -1;
	@%p87 bra 	$L__BB0_48;

	cvt.rzi.f64.f64 	%fd95, %fd65;
	setp.eq.f64 	%p88, %fd95, 0d4000000000000000;
	@%p88 bra 	$L__BB0_48;

	mov.f64 	%fd169, 0dFFF8000000000000;

$L__BB0_48:
	add.f64 	%fd48, %fd41, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd48;
	}
	and.b32  	%r108, %r107, 2146435072;
	setp.ne.s32 	%p91, %r108, 2146435072;
	mov.f64 	%fd170, %fd169;
	@%p91 bra 	$L__BB0_54;

	setp.gtu.f64 	%p92, %fd42, 0d7FF0000000000000;
	mov.f64 	%fd170, %fd48;
	@%p92 bra 	$L__BB0_54;

	setp.eq.s32 	%p93, %r10, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd65;
	}
	setp.eq.s32 	%p94, %r109, 0;
	and.pred  	%p95, %p93, %p94;
	@%p95 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_51;

$L__BB0_53:
	mov.u32 	%r114, 0;
	setp.gt.f64 	%p102, %fd42, 0d3FF0000000000000;
	selp.b32 	%r115, 2146435072, 0, %p102;
	xor.b32  	%r116, %r115, 2146435072;
	selp.b32 	%r117, %r116, %r115, %p36;
	setp.eq.f32 	%p103, %f12, 0fBF800000;
	selp.b32 	%r118, 1072693248, %r117, %p103;
	mov.b64 	%fd170, {%r114, %r118};
	bra.uni 	$L__BB0_54;

$L__BB0_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r110, %temp}, %fd41;
	}
	and.b32  	%r111, %r30, 2147483647;
	setp.ne.s32 	%p96, %r111, 2146435072;
	setp.ne.s32 	%p97, %r110, 0;
	or.pred  	%p98, %p96, %p97;
	mov.f64 	%fd170, %fd169;
	@%p98 bra 	$L__BB0_54;

	and.pred  	%p100, %p39, %p8;
	selp.b32 	%r112, %r11, %r9, %p100;
	mov.u32 	%r113, 0;
	mov.b64 	%fd170, {%r113, %r112};

$L__BB0_54:
	not.pred 	%p104, %p3;
	mov.f64 	%fd172, %fd19;
	@%p104 bra 	$L__BB0_56;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd19;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd19;
	}
	mov.b64 	%fd172, {%r121, %r120};

$L__BB0_56:
	setp.eq.f32 	%p105, %f6, 0f00000000;
	@%p105 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_57;

$L__BB0_60:
	mov.u32 	%r122, 0;
	mov.b64 	%fd172, {%r122, %r16};
	bra.uni 	$L__BB0_61;

$L__BB0_57:
	setp.gt.s32 	%p106, %r15, -1;
	@%p106 bra 	$L__BB0_61;

	cvt.rzi.f64.f64 	%fd99, %fd65;
	setp.eq.f64 	%p107, %fd99, 0d4000000000000000;
	@%p107 bra 	$L__BB0_61;

	mov.f64 	%fd172, 0dFFF8000000000000;

$L__BB0_61:
	selp.f64 	%fd173, %fd172, %fd20, %p45;
	@%p5 bra 	$L__BB0_66;

	setp.eq.s32 	%p109, %r10, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd65;
	}
	setp.eq.s32 	%p110, %r123, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_63;

$L__BB0_65:
	mov.u32 	%r126, 0;
	mov.b64 	%fd173, {%r126, %r18};
	bra.uni 	$L__BB0_66;

$L__BB0_63:
	setp.ne.s32 	%p112, %r19, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd2;
	}
	setp.ne.s32 	%p113, %r124, 0;
	or.pred  	%p114, %p112, %p113;
	mov.f64 	%fd173, %fd172;
	@%p114 bra 	$L__BB0_66;

	mov.u32 	%r125, 0;
	mov.b64 	%fd173, {%r125, %r20};

$L__BB0_66:
	cvt.rn.f32.s32 	%f40, %r157;
	sub.f32 	%f39, %f1, %f40;
	mul.f32 	%f38, %f21, %f39;
	mov.f64 	%fd156, 0d3FF0000000000000;
	setp.eq.f32 	%p115, %f6, 0f3F800000;
	selp.f64 	%fd102, 0d3FF0000000000000, %fd173, %p115;
	setp.eq.f32 	%p116, %f12, 0f3F800000;
	selp.f64 	%fd104, 0d3FF0000000000000, %fd170, %p116;
	div.rn.f64 	%fd105, %fd104, %fd102;
	add.f64 	%fd106, %fd40, %fd105;
	mul.f32 	%f17, %f38, %f12;
	div.rn.f32 	%f18, %f17, %f9;
	cvt.f64.f32 	%fd107, %f18;
	sub.f64 	%fd108, %fd106, %fd107;
	mul.f64 	%fd60, %fd16, %fd108;
	mov.f64 	%fd109, 0d4338000000000000;
	mov.f64 	%fd110, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd111, %fd60, %fd110, %fd109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd111;
	}
	mov.f64 	%fd112, 0dC338000000000000;
	add.rn.f64 	%fd113, %fd111, %fd112;
	mov.f64 	%fd114, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd115, %fd113, %fd114, %fd60;
	mov.f64 	%fd116, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd117, %fd113, %fd116, %fd115;
	mov.f64 	%fd118, 0d3E928AF3FCA213EA;
	mov.f64 	%fd119, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd120, %fd119, %fd117, %fd118;
	mov.f64 	%fd121, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd122, %fd120, %fd117, %fd121;
	mov.f64 	%fd123, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd124, %fd122, %fd117, %fd123;
	mov.f64 	%fd125, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd126, %fd124, %fd117, %fd125;
	mov.f64 	%fd127, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd128, %fd126, %fd117, %fd127;
	mov.f64 	%fd129, 0d3F81111111122322;
	fma.rn.f64 	%fd130, %fd128, %fd117, %fd129;
	mov.f64 	%fd131, 0d3FA55555555502A1;
	fma.rn.f64 	%fd132, %fd130, %fd117, %fd131;
	mov.f64 	%fd133, 0d3FC5555555555511;
	fma.rn.f64 	%fd134, %fd132, %fd117, %fd133;
	mov.f64 	%fd135, 0d3FE000000000000B;
	fma.rn.f64 	%fd136, %fd134, %fd117, %fd135;
	fma.rn.f64 	%fd137, %fd136, %fd117, %fd156;
	fma.rn.f64 	%fd138, %fd137, %fd117, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd138;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd138;
	}
	shl.b32 	%r127, %r31, 20;
	add.s32 	%r128, %r33, %r127;
	mov.b64 	%fd174, {%r32, %r128};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd60;
	}
	mov.b32 	%f19, %r129;
	abs.f32 	%f13, %f19;
	setp.lt.f32 	%p117, %f13, 0f4086232B;
	@%p117 bra 	$L__BB0_69;

	mul.f64 	%fd158, %fd16, %fd108;
	setp.lt.f64 	%p118, %fd158, 0d0000000000000000;
	add.f64 	%fd139, %fd158, 0d7FF0000000000000;
	selp.f64 	%fd174, 0d0000000000000000, %fd139, %p118;
	setp.geu.f32 	%p119, %f13, 0f40874800;
	@%p119 bra 	$L__BB0_69;

	mov.f64 	%fd145, 0d4338000000000000;
	mov.f64 	%fd144, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd143, %fd60, %fd144, %fd145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r139, %temp}, %fd143;
	}
	shr.u32 	%r130, %r139, 31;
	add.s32 	%r131, %r139, %r130;
	shr.s32 	%r132, %r131, 1;
	shl.b32 	%r133, %r132, 20;
	add.s32 	%r134, %r33, %r133;
	mov.b64 	%fd140, {%r32, %r134};
	sub.s32 	%r135, %r139, %r132;
	shl.b32 	%r136, %r135, 20;
	add.s32 	%r137, %r136, 1072693248;
	mov.u32 	%r138, 0;
	mov.b64 	%fd141, {%r138, %r137};
	mul.f64 	%fd174, %fd140, %fd141;

$L__BB0_69:
	fma.rn.f64 	%fd142, %fd174, %fd15, %fd14;
	cvt.rn.f32.f64 	%f20, %fd142;
	st.global.f32 	[%rd29], %f20;
	add.s64 	%rd29, %rd29, 4;
	add.s32 	%r158, %r158, 1;
	setp.lt.s32 	%p120, %r158, %r36;
	@%p120 bra 	$L__BB0_17;

	add.s32 	%r157, %r157, 1;
	setp.lt.s32 	%p121, %r157, %r36;
	@%p121 bra 	$L__BB0_16;

$L__BB0_71:
	ret;

}
	// .globl	_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf
.visible .entry _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf(
	.param .u32 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_0,
	.param .u32 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_1,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_2,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_3,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_4,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_5,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_6,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_7,
	.param .u64 _Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_8
)
{
	.reg .pred 	%p<71>;
	.reg .f32 	%f<242>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<46>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r19, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_0];
	ld.param.u32 	%r20, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_1];
	ld.param.u64 	%rd3, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_2];
	ld.param.u64 	%rd4, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_3];
	ld.param.u64 	%rd5, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_4];
	ld.param.u64 	%rd6, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_5];
	ld.param.u64 	%rd7, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_6];
	ld.param.u64 	%rd8, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_7];
	ld.param.u64 	%rd9, [_Z29kernel_guassianintegrateblobsiiPKfS0_S0_S0_S0_S0_Pf_param_8];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r1, %r22, %r21, %r23;
	setp.ge.s32 	%p3, %r1, %r20;
	@%p3 bra 	$L__BB1_51;

	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f1, [%rd12];
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd11;
	ld.global.f32 	%f2, [%rd14];
	cvta.to.global.u64 	%rd15, %rd5;
	add.s64 	%rd16, %rd15, %rd11;
	cvta.to.global.u64 	%rd17, %rd6;
	add.s64 	%rd18, %rd17, %rd11;
	ld.global.f32 	%f3, [%rd18];
	cvta.to.global.u64 	%rd19, %rd7;
	add.s64 	%rd20, %rd19, %rd11;
	cvta.to.global.u64 	%rd21, %rd8;
	add.s64 	%rd22, %rd21, %rd11;
	ld.global.f32 	%f4, [%rd22];
	ld.global.f32 	%f5, [%rd16];
	ld.global.f32 	%f6, [%rd20];
	cvt.f64.f32 	%fd1, %f6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd1;
	}
	mov.f64 	%fd23, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd23;
	}
	and.b32  	%r4, %r3, 2146435072;
	setp.eq.s32 	%p4, %r4, 1062207488;
	abs.f64 	%fd2, %fd1;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd41, [retval0+0];
	} // callseq 5
	setp.lt.s32 	%p5, %r2, 0;
	and.pred  	%p1, %p5, %p4;
	not.pred 	%p6, %p1;
	@%p6 bra 	$L__BB1_3;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd41;
	}
	xor.b32  	%r25, %r24, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd41;
	}
	mov.b64 	%fd41, {%r26, %r25};

$L__BB1_3:
	setp.eq.f32 	%p7, %f6, 0f00000000;
	@%p7 bra 	$L__BB1_7;
	bra.uni 	$L__BB1_4;

$L__BB1_7:
	selp.b32 	%r27, %r2, 0, %p4;
	mov.u32 	%r28, 0;
	or.b32  	%r29, %r27, 2146435072;
	setp.lt.s32 	%p11, %r3, 0;
	selp.b32 	%r30, %r29, %r27, %p11;
	mov.b64 	%fd41, {%r28, %r30};
	bra.uni 	$L__BB1_8;

$L__BB1_4:
	setp.gt.s32 	%p8, %r2, -1;
	@%p8 bra 	$L__BB1_8;

	cvt.rzi.f64.f64 	%fd25, %fd23;
	setp.eq.f64 	%p9, %fd25, 0d4000000000000000;
	@%p9 bra 	$L__BB1_8;

	mov.f64 	%fd41, 0dFFF8000000000000;

$L__BB1_8:
	add.f64 	%fd8, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd8;
	}
	and.b32  	%r32, %r31, 2146435072;
	setp.ne.s32 	%p12, %r32, 2146435072;
	mov.f64 	%fd42, %fd41;
	@%p12 bra 	$L__BB1_14;

	setp.gtu.f64 	%p13, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd42, %fd8;
	@%p13 bra 	$L__BB1_14;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd23;
	}
	and.b32  	%r5, %r3, 2147483647;
	setp.eq.s32 	%p14, %r5, 2146435072;
	setp.eq.s32 	%p15, %r33, 0;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB1_13;
	bra.uni 	$L__BB1_11;

$L__BB1_13:
	setp.gt.f64 	%p23, %fd2, 0d3FF0000000000000;
	selp.b32 	%r40, 2146435072, 0, %p23;
	mov.u32 	%r41, 0;
	xor.b32  	%r42, %r40, 2146435072;
	setp.lt.s32 	%p24, %r3, 0;
	selp.b32 	%r43, %r42, %r40, %p24;
	setp.eq.f32 	%p25, %f6, 0fBF800000;
	selp.b32 	%r44, 1072693248, %r43, %p25;
	mov.b64 	%fd42, {%r41, %r44};
	bra.uni 	$L__BB1_14;

$L__BB1_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd1;
	}
	and.b32  	%r35, %r2, 2147483647;
	setp.ne.s32 	%p17, %r35, 2146435072;
	setp.ne.s32 	%p18, %r34, 0;
	or.pred  	%p19, %p17, %p18;
	mov.f64 	%fd42, %fd41;
	@%p19 bra 	$L__BB1_14;

	setp.gt.s32 	%p20, %r3, -1;
	selp.b32 	%r36, 2146435072, 0, %p20;
	mov.u32 	%r37, 0;
	setp.ne.s32 	%p21, %r5, 1071644672;
	and.pred  	%p22, %p21, %p1;
	or.b32  	%r38, %r36, -2147483648;
	selp.b32 	%r39, %r38, %r36, %p22;
	mov.b64 	%fd42, {%r37, %r39};

$L__BB1_14:
	add.f64 	%fd28, %fd42, %fd42;
	setp.eq.f32 	%p26, %f6, 0f3F800000;
	selp.f64 	%fd29, 0d4000000000000000, %fd28, %p26;
	sqrt.rn.f64 	%fd30, %fd29;
	rcp.rn.f64 	%fd31, %fd30;
	cvt.rn.f32.f64 	%f7, %fd31;
	cvt.f64.f32 	%fd12, %f4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd12;
	}
	abs.f64 	%fd13, %fd12;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd44, [retval0+0];
	} // callseq 6
	setp.lt.s32 	%p27, %r6, 0;
	and.pred  	%p2, %p27, %p4;
	not.pred 	%p29, %p2;
	@%p29 bra 	$L__BB1_16;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd44;
	}
	xor.b32  	%r46, %r45, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd44;
	}
	mov.b64 	%fd44, {%r47, %r46};

$L__BB1_16:
	setp.eq.f32 	%p30, %f4, 0f00000000;
	@%p30 bra 	$L__BB1_20;
	bra.uni 	$L__BB1_17;

$L__BB1_20:
	selp.b32 	%r48, %r6, 0, %p4;
	mov.u32 	%r49, 0;
	or.b32  	%r50, %r48, 2146435072;
	setp.lt.s32 	%p34, %r3, 0;
	selp.b32 	%r51, %r50, %r48, %p34;
	mov.b64 	%fd44, {%r49, %r51};
	bra.uni 	$L__BB1_21;

$L__BB1_17:
	setp.gt.s32 	%p31, %r6, -1;
	@%p31 bra 	$L__BB1_21;

	cvt.rzi.f64.f64 	%fd33, %fd23;
	setp.eq.f64 	%p32, %fd33, 0d4000000000000000;
	@%p32 bra 	$L__BB1_21;

	mov.f64 	%fd44, 0dFFF8000000000000;

$L__BB1_21:
	add.f64 	%fd19, %fd12, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd19;
	}
	and.b32  	%r53, %r52, 2146435072;
	setp.ne.s32 	%p35, %r53, 2146435072;
	mov.f64 	%fd45, %fd44;
	@%p35 bra 	$L__BB1_27;

	setp.gtu.f64 	%p36, %fd13, 0d7FF0000000000000;
	mov.f64 	%fd45, %fd19;
	@%p36 bra 	$L__BB1_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd23;
	}
	and.b32  	%r7, %r3, 2147483647;
	setp.eq.s32 	%p37, %r7, 2146435072;
	setp.eq.s32 	%p38, %r54, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB1_26;
	bra.uni 	$L__BB1_24;

$L__BB1_26:
	setp.gt.f64 	%p46, %fd13, 0d3FF0000000000000;
	selp.b32 	%r61, 2146435072, 0, %p46;
	mov.u32 	%r62, 0;
	xor.b32  	%r63, %r61, 2146435072;
	setp.lt.s32 	%p47, %r3, 0;
	selp.b32 	%r64, %r63, %r61, %p47;
	setp.eq.f32 	%p48, %f4, 0fBF800000;
	selp.b32 	%r65, 1072693248, %r64, %p48;
	mov.b64 	%fd45, {%r62, %r65};
	bra.uni 	$L__BB1_27;

$L__BB1_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd12;
	}
	and.b32  	%r56, %r6, 2147483647;
	setp.ne.s32 	%p40, %r56, 2146435072;
	setp.ne.s32 	%p41, %r55, 0;
	or.pred  	%p42, %p40, %p41;
	mov.f64 	%fd45, %fd44;
	@%p42 bra 	$L__BB1_27;

	setp.gt.s32 	%p43, %r3, -1;
	selp.b32 	%r57, 2146435072, 0, %p43;
	mov.u32 	%r58, 0;
	setp.ne.s32 	%p44, %r7, 1071644672;
	and.pred  	%p45, %p44, %p2;
	or.b32  	%r59, %r57, -2147483648;
	selp.b32 	%r60, %r59, %r57, %p45;
	mov.b64 	%fd45, {%r58, %r60};

$L__BB1_27:
	add.f64 	%fd36, %fd45, %fd45;
	setp.eq.f32 	%p49, %f4, 0f3F800000;
	selp.f64 	%fd37, 0d4000000000000000, %fd36, %p49;
	sqrt.rn.f64 	%fd38, %fd37;
	rcp.rn.f64 	%fd39, %fd38;
	cvt.rn.f32.f64 	%f8, %fd39;
	setp.lt.s32 	%p50, %r19, 1;
	@%p50 bra 	$L__BB1_51;

	and.b32  	%r8, %r19, 1;
	sub.s32 	%r9, %r19, %r8;
	mul.lo.s32 	%r10, %r1, %r19;
	mul.f32 	%f9, %f5, 0f3E800000;
	mov.u32 	%r105, 0;
	setp.eq.s32 	%p55, %r19, 1;
	setp.eq.s32 	%p65, %r8, 0;

$L__BB1_29:
	cvt.rn.f32.s32 	%f47, %r105;
	sub.f32 	%f10, %f1, %f47;
	add.f32 	%f48, %f10, 0f3F000000;
	mul.f32 	%f11, %f48, %f7;
	abs.f32 	%f49, %f11;
	setp.ltu.f32 	%p51, %f49, 0f3F8060FE;
	setp.ge.f32 	%p52, %f49, 0f3F8060FE;
	mul.f32 	%f50, %f11, %f11;
	selp.f32 	%f51, %f49, %f50, %p52;
	selp.f32 	%f52, 0f3789CA3C, 0f38B1E96A, %p52;
	selp.f32 	%f53, 0fB9F560B9, 0fBA574D20, %p52;
	fma.rn.f32 	%f54, %f52, %f51, %f53;
	selp.f32 	%f55, 0f3BAC840B, 0f3BAAD5EA, %p52;
	fma.rn.f32 	%f56, %f54, %f51, %f55;
	selp.f32 	%f57, 0fBD0C8162, 0fBCDC1BE7, %p52;
	fma.rn.f32 	%f58, %f56, %f51, %f57;
	selp.f32 	%f59, 0f3E1CF906, 0f3DE718AF, %p52;
	fma.rn.f32 	%f60, %f58, %f51, %f59;
	selp.f32 	%f61, 0f3F6A937E, 0fBEC093AC, %p52;
	fma.rn.f32 	%f62, %f60, %f51, %f61;
	selp.f32 	%f63, 0f3F20D842, 0f3E0375D3, %p52;
	fma.rn.f32 	%f64, %f62, %f51, %f63;
	neg.f32 	%f65, %f49;
	selp.f32 	%f66, %f65, %f11, %p52;
	fma.rn.f32 	%f234, %f64, %f66, %f66;
	@%p51 bra 	$L__BB1_31;

	ex2.approx.ftz.f32 	%f67, %f234;
	mov.f32 	%f68, 0f3F800000;
	sub.f32 	%f69, %f68, %f67;
	mov.b32 	%r67, %f69;
	mov.b32 	%r68, %f11;
	and.b32  	%r69, %r68, -2147483648;
	or.b32  	%r70, %r69, %r67;
	mov.b32 	%f234, %r70;

$L__BB1_31:
	add.f32 	%f70, %f10, 0fBF000000;
	mul.f32 	%f15, %f70, %f7;
	abs.f32 	%f71, %f15;
	setp.ltu.f32 	%p53, %f71, 0f3F8060FE;
	setp.ge.f32 	%p54, %f71, 0f3F8060FE;
	mul.f32 	%f72, %f15, %f15;
	selp.f32 	%f73, %f71, %f72, %p54;
	selp.f32 	%f74, 0f3789CA3C, 0f38B1E96A, %p54;
	selp.f32 	%f75, 0fB9F560B9, 0fBA574D20, %p54;
	fma.rn.f32 	%f76, %f74, %f73, %f75;
	selp.f32 	%f77, 0f3BAC840B, 0f3BAAD5EA, %p54;
	fma.rn.f32 	%f78, %f76, %f73, %f77;
	selp.f32 	%f79, 0fBD0C8162, 0fBCDC1BE7, %p54;
	fma.rn.f32 	%f80, %f78, %f73, %f79;
	selp.f32 	%f81, 0f3E1CF906, 0f3DE718AF, %p54;
	fma.rn.f32 	%f82, %f80, %f73, %f81;
	selp.f32 	%f83, 0f3F6A937E, 0fBEC093AC, %p54;
	fma.rn.f32 	%f84, %f82, %f73, %f83;
	selp.f32 	%f85, 0f3F20D842, 0f3E0375D3, %p54;
	fma.rn.f32 	%f86, %f84, %f73, %f85;
	neg.f32 	%f87, %f71;
	selp.f32 	%f88, %f87, %f15, %p54;
	fma.rn.f32 	%f235, %f86, %f88, %f88;
	@%p53 bra 	$L__BB1_33;

	ex2.approx.ftz.f32 	%f89, %f235;
	mov.f32 	%f90, 0f3F800000;
	sub.f32 	%f91, %f90, %f89;
	mov.b32 	%r71, %f91;
	mov.b32 	%r72, %f15;
	and.b32  	%r73, %r72, -2147483648;
	or.b32  	%r74, %r73, %r71;
	mov.b32 	%f235, %r74;

$L__BB1_33:
	sub.f32 	%f92, %f234, %f235;
	mul.f32 	%f19, %f9, %f92;
	add.s32 	%r76, %r105, %r10;
	mul.lo.s32 	%r12, %r76, %r19;
	mov.u32 	%r108, 0;
	@%p55 bra 	$L__BB1_44;

	mov.u32 	%r107, %r9;

$L__BB1_35:
	cvt.rn.f32.s32 	%f93, %r108;
	sub.f32 	%f20, %f2, %f93;
	add.f32 	%f94, %f20, 0f3F000000;
	mul.f32 	%f21, %f94, %f8;
	abs.f32 	%f95, %f21;
	setp.ltu.f32 	%p56, %f95, 0f3F8060FE;
	setp.ge.f32 	%p57, %f95, 0f3F8060FE;
	mul.f32 	%f96, %f21, %f21;
	selp.f32 	%f97, %f95, %f96, %p57;
	selp.f32 	%f98, 0f3789CA3C, 0f38B1E96A, %p57;
	selp.f32 	%f99, 0fB9F560B9, 0fBA574D20, %p57;
	fma.rn.f32 	%f100, %f98, %f97, %f99;
	selp.f32 	%f101, 0f3BAC840B, 0f3BAAD5EA, %p57;
	fma.rn.f32 	%f102, %f100, %f97, %f101;
	selp.f32 	%f103, 0fBD0C8162, 0fBCDC1BE7, %p57;
	fma.rn.f32 	%f104, %f102, %f97, %f103;
	selp.f32 	%f105, 0f3E1CF906, 0f3DE718AF, %p57;
	fma.rn.f32 	%f106, %f104, %f97, %f105;
	selp.f32 	%f107, 0f3F6A937E, 0fBEC093AC, %p57;
	fma.rn.f32 	%f108, %f106, %f97, %f107;
	selp.f32 	%f109, 0f3F20D842, 0f3E0375D3, %p57;
	fma.rn.f32 	%f110, %f108, %f97, %f109;
	neg.f32 	%f111, %f95;
	selp.f32 	%f112, %f111, %f21, %p57;
	fma.rn.f32 	%f236, %f110, %f112, %f112;
	@%p56 bra 	$L__BB1_37;

	ex2.approx.ftz.f32 	%f113, %f236;
	mov.f32 	%f114, 0f3F800000;
	sub.f32 	%f115, %f114, %f113;
	mov.b32 	%r78, %f115;
	mov.b32 	%r79, %f21;
	and.b32  	%r80, %r79, -2147483648;
	or.b32  	%r81, %r80, %r78;
	mov.b32 	%f236, %r81;

$L__BB1_37:
	add.f32 	%f116, %f20, 0fBF000000;
	mul.f32 	%f25, %f116, %f8;
	abs.f32 	%f117, %f25;
	setp.ltu.f32 	%p58, %f117, 0f3F8060FE;
	setp.ge.f32 	%p59, %f117, 0f3F8060FE;
	mul.f32 	%f118, %f25, %f25;
	selp.f32 	%f119, %f117, %f118, %p59;
	selp.f32 	%f120, 0f3789CA3C, 0f38B1E96A, %p59;
	selp.f32 	%f121, 0fB9F560B9, 0fBA574D20, %p59;
	fma.rn.f32 	%f122, %f120, %f119, %f121;
	selp.f32 	%f123, 0f3BAC840B, 0f3BAAD5EA, %p59;
	fma.rn.f32 	%f124, %f122, %f119, %f123;
	selp.f32 	%f125, 0fBD0C8162, 0fBCDC1BE7, %p59;
	fma.rn.f32 	%f126, %f124, %f119, %f125;
	selp.f32 	%f127, 0f3E1CF906, 0f3DE718AF, %p59;
	fma.rn.f32 	%f128, %f126, %f119, %f127;
	selp.f32 	%f129, 0f3F6A937E, 0fBEC093AC, %p59;
	fma.rn.f32 	%f130, %f128, %f119, %f129;
	selp.f32 	%f131, 0f3F20D842, 0f3E0375D3, %p59;
	fma.rn.f32 	%f132, %f130, %f119, %f131;
	neg.f32 	%f133, %f117;
	selp.f32 	%f134, %f133, %f25, %p59;
	fma.rn.f32 	%f237, %f132, %f134, %f134;
	@%p58 bra 	$L__BB1_39;

	ex2.approx.ftz.f32 	%f135, %f237;
	mov.f32 	%f136, 0f3F800000;
	sub.f32 	%f137, %f136, %f135;
	mov.b32 	%r82, %f137;
	mov.b32 	%r83, %f25;
	and.b32  	%r84, %r83, -2147483648;
	or.b32  	%r85, %r84, %r82;
	mov.b32 	%f237, %r85;

$L__BB1_39:
	sub.f32 	%f138, %f236, %f237;
	fma.rn.f32 	%f139, %f19, %f138, %f3;
	add.s32 	%r86, %r108, %r12;
	mul.wide.s32 	%rd23, %r86, 4;
	add.s64 	%rd2, %rd1, %rd23;
	st.global.f32 	[%rd2], %f139;
	add.s32 	%r87, %r108, 1;
	cvt.rn.f32.s32 	%f140, %r87;
	sub.f32 	%f29, %f2, %f140;
	add.f32 	%f141, %f29, 0f3F000000;
	mul.f32 	%f30, %f141, %f8;
	abs.f32 	%f142, %f30;
	setp.ltu.f32 	%p60, %f142, 0f3F8060FE;
	setp.ge.f32 	%p61, %f142, 0f3F8060FE;
	mul.f32 	%f143, %f30, %f30;
	selp.f32 	%f144, %f142, %f143, %p61;
	selp.f32 	%f145, 0f3789CA3C, 0f38B1E96A, %p61;
	selp.f32 	%f146, 0fB9F560B9, 0fBA574D20, %p61;
	fma.rn.f32 	%f147, %f145, %f144, %f146;
	selp.f32 	%f148, 0f3BAC840B, 0f3BAAD5EA, %p61;
	fma.rn.f32 	%f149, %f147, %f144, %f148;
	selp.f32 	%f150, 0fBD0C8162, 0fBCDC1BE7, %p61;
	fma.rn.f32 	%f151, %f149, %f144, %f150;
	selp.f32 	%f152, 0f3E1CF906, 0f3DE718AF, %p61;
	fma.rn.f32 	%f153, %f151, %f144, %f152;
	selp.f32 	%f154, 0f3F6A937E, 0fBEC093AC, %p61;
	fma.rn.f32 	%f155, %f153, %f144, %f154;
	selp.f32 	%f156, 0f3F20D842, 0f3E0375D3, %p61;
	fma.rn.f32 	%f157, %f155, %f144, %f156;
	neg.f32 	%f158, %f142;
	selp.f32 	%f159, %f158, %f30, %p61;
	fma.rn.f32 	%f238, %f157, %f159, %f159;
	@%p60 bra 	$L__BB1_41;

	ex2.approx.ftz.f32 	%f160, %f238;
	mov.f32 	%f161, 0f3F800000;
	sub.f32 	%f162, %f161, %f160;
	mov.b32 	%r88, %f162;
	mov.b32 	%r89, %f30;
	and.b32  	%r90, %r89, -2147483648;
	or.b32  	%r91, %r90, %r88;
	mov.b32 	%f238, %r91;

$L__BB1_41:
	add.f32 	%f163, %f29, 0fBF000000;
	mul.f32 	%f34, %f163, %f8;
	abs.f32 	%f164, %f34;
	setp.ltu.f32 	%p62, %f164, 0f3F8060FE;
	setp.ge.f32 	%p63, %f164, 0f3F8060FE;
	mul.f32 	%f165, %f34, %f34;
	selp.f32 	%f166, %f164, %f165, %p63;
	selp.f32 	%f167, 0f3789CA3C, 0f38B1E96A, %p63;
	selp.f32 	%f168, 0fB9F560B9, 0fBA574D20, %p63;
	fma.rn.f32 	%f169, %f167, %f166, %f168;
	selp.f32 	%f170, 0f3BAC840B, 0f3BAAD5EA, %p63;
	fma.rn.f32 	%f171, %f169, %f166, %f170;
	selp.f32 	%f172, 0fBD0C8162, 0fBCDC1BE7, %p63;
	fma.rn.f32 	%f173, %f171, %f166, %f172;
	selp.f32 	%f174, 0f3E1CF906, 0f3DE718AF, %p63;
	fma.rn.f32 	%f175, %f173, %f166, %f174;
	selp.f32 	%f176, 0f3F6A937E, 0fBEC093AC, %p63;
	fma.rn.f32 	%f177, %f175, %f166, %f176;
	selp.f32 	%f178, 0f3F20D842, 0f3E0375D3, %p63;
	fma.rn.f32 	%f179, %f177, %f166, %f178;
	neg.f32 	%f180, %f164;
	selp.f32 	%f181, %f180, %f34, %p63;
	fma.rn.f32 	%f239, %f179, %f181, %f181;
	@%p62 bra 	$L__BB1_43;

	ex2.approx.ftz.f32 	%f182, %f239;
	mov.f32 	%f183, 0f3F800000;
	sub.f32 	%f184, %f183, %f182;
	mov.b32 	%r92, %f184;
	mov.b32 	%r93, %f34;
	and.b32  	%r94, %r93, -2147483648;
	or.b32  	%r95, %r94, %r92;
	mov.b32 	%f239, %r95;

$L__BB1_43:
	sub.f32 	%f185, %f238, %f239;
	fma.rn.f32 	%f186, %f19, %f185, %f3;
	st.global.f32 	[%rd2+4], %f186;
	add.s32 	%r108, %r108, 2;
	add.s32 	%r107, %r107, -2;
	setp.ne.s32 	%p64, %r107, 0;
	@%p64 bra 	$L__BB1_35;

$L__BB1_44:
	@%p65 bra 	$L__BB1_50;

	cvt.rn.f32.s32 	%f187, %r108;
	sub.f32 	%f38, %f2, %f187;
	add.f32 	%f188, %f38, 0f3F000000;
	mul.f32 	%f39, %f188, %f8;
	abs.f32 	%f189, %f39;
	setp.ltu.f32 	%p66, %f189, 0f3F8060FE;
	setp.ge.f32 	%p67, %f189, 0f3F8060FE;
	mul.f32 	%f190, %f39, %f39;
	selp.f32 	%f191, %f189, %f190, %p67;
	selp.f32 	%f192, 0f3789CA3C, 0f38B1E96A, %p67;
	selp.f32 	%f193, 0fB9F560B9, 0fBA574D20, %p67;
	fma.rn.f32 	%f194, %f192, %f191, %f193;
	selp.f32 	%f195, 0f3BAC840B, 0f3BAAD5EA, %p67;
	fma.rn.f32 	%f196, %f194, %f191, %f195;
	selp.f32 	%f197, 0fBD0C8162, 0fBCDC1BE7, %p67;
	fma.rn.f32 	%f198, %f196, %f191, %f197;
	selp.f32 	%f199, 0f3E1CF906, 0f3DE718AF, %p67;
	fma.rn.f32 	%f200, %f198, %f191, %f199;
	selp.f32 	%f201, 0f3F6A937E, 0fBEC093AC, %p67;
	fma.rn.f32 	%f202, %f200, %f191, %f201;
	selp.f32 	%f203, 0f3F20D842, 0f3E0375D3, %p67;
	fma.rn.f32 	%f204, %f202, %f191, %f203;
	neg.f32 	%f205, %f189;
	selp.f32 	%f206, %f205, %f39, %p67;
	fma.rn.f32 	%f240, %f204, %f206, %f206;
	@%p66 bra 	$L__BB1_47;

	ex2.approx.ftz.f32 	%f207, %f240;
	mov.f32 	%f208, 0f3F800000;
	sub.f32 	%f209, %f208, %f207;
	mov.b32 	%r96, %f209;
	mov.b32 	%r97, %f39;
	and.b32  	%r98, %r97, -2147483648;
	or.b32  	%r99, %r98, %r96;
	mov.b32 	%f240, %r99;

$L__BB1_47:
	add.f32 	%f210, %f38, 0fBF000000;
	mul.f32 	%f43, %f210, %f8;
	abs.f32 	%f211, %f43;
	setp.ltu.f32 	%p68, %f211, 0f3F8060FE;
	setp.ge.f32 	%p69, %f211, 0f3F8060FE;
	mul.f32 	%f212, %f43, %f43;
	selp.f32 	%f213, %f211, %f212, %p69;
	selp.f32 	%f214, 0f3789CA3C, 0f38B1E96A, %p69;
	selp.f32 	%f215, 0fB9F560B9, 0fBA574D20, %p69;
	fma.rn.f32 	%f216, %f214, %f213, %f215;
	selp.f32 	%f217, 0f3BAC840B, 0f3BAAD5EA, %p69;
	fma.rn.f32 	%f218, %f216, %f213, %f217;
	selp.f32 	%f219, 0fBD0C8162, 0fBCDC1BE7, %p69;
	fma.rn.f32 	%f220, %f218, %f213, %f219;
	selp.f32 	%f221, 0f3E1CF906, 0f3DE718AF, %p69;
	fma.rn.f32 	%f222, %f220, %f213, %f221;
	selp.f32 	%f223, 0f3F6A937E, 0fBEC093AC, %p69;
	fma.rn.f32 	%f224, %f222, %f213, %f223;
	selp.f32 	%f225, 0f3F20D842, 0f3E0375D3, %p69;
	fma.rn.f32 	%f226, %f224, %f213, %f225;
	neg.f32 	%f227, %f211;
	selp.f32 	%f228, %f227, %f43, %p69;
	fma.rn.f32 	%f241, %f226, %f228, %f228;
	@%p68 bra 	$L__BB1_49;

	ex2.approx.ftz.f32 	%f229, %f241;
	mov.f32 	%f230, 0f3F800000;
	sub.f32 	%f231, %f230, %f229;
	mov.b32 	%r100, %f231;
	mov.b32 	%r101, %f43;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r102, %r100;
	mov.b32 	%f241, %r103;

$L__BB1_49:
	sub.f32 	%f232, %f240, %f241;
	fma.rn.f32 	%f233, %f19, %f232, %f3;
	add.s32 	%r104, %r108, %r12;
	mul.wide.s32 	%rd24, %r104, 4;
	add.s64 	%rd25, %rd1, %rd24;
	st.global.f32 	[%rd25], %f233;

$L__BB1_50:
	add.s32 	%r105, %r105, 1;
	setp.lt.s32 	%p70, %r105, %r19;
	@%p70 bra 	$L__BB1_29;

$L__BB1_51:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB2_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB2_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB2_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB2_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB2_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB2_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB2_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB2_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB2_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

