
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -412 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Shichen Lu/MB_top_syncedClocks/pa.fromHdl.tcl}
# create_project -name MB_top_syncedClocks -dir "D:/Shichen Lu/MB_top_syncedClocks/planAhead_run_5" -part xc6slx25tfgg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/Shichen Lu/MB_top_syncedClocks/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {twophase_nonoverlap.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx25tfgg484-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Shichen Lu/MB_top_syncedClocks/twophase_nonoverlap.v" into library work
Analyzing Verilog file "D:/Shichen Lu/MB_top_syncedClocks/top.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a7b469cc
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 656.441 ; gain = 225.148
update_compile_order -fileset sim_1
refresh_design
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'top/BUFGMUX_inst_3.O' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 661.273 ; gain = 0.000
refresh_design
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'top/BUFGMUX_inst_3.0' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 681.215 ; gain = 0.000
