#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan  8 01:19:23 2024
# Process ID: 4388
# Current directory: C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.runs/synth_1
# Command line: vivado.exe -log PSRL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PSRL.tcl
# Log file: C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.runs/synth_1/PSRL.vds
# Journal file: C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.runs/synth_1\vivado.jou
# Running On: Anna, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 34232 MB
#-----------------------------------------------------------
source PSRL.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 393.203 ; gain = 65.602
Command: synth_design -top PSRL -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21372
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 833.633 ; gain = 415.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PSRL' [C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.srcs/sources_1/new/PSRL.vhd:17]
WARNING: [Synth 8-614] signal 'shift_amount' is read in the process but is not in the sensitivity list [C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.srcs/sources_1/new/PSRL.vhd:24]
WARNING: [Synth 8-614] signal 'input_data' is read in the process but is not in the sensitivity list [C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.srcs/sources_1/new/PSRL.vhd:24]
WARNING: [Synth 8-614] signal 'shift_reg' is read in the process but is not in the sensitivity list [C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.srcs/sources_1/new/PSRL.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'PSRL' (0#1) [C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.srcs/sources_1/new/PSRL.vhd:17]
WARNING: [Synth 8-7129] Port clk in module PSRL is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 925.297 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 925.297 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 925.297 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 925.297 ; gain = 507.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module PSRL is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1149.777 ; gain = 731.719
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1158.672 ; gain = 740.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:29 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |     8|
|3     |LUT4 |    21|
|4     |LUT5 |    26|
|5     |LUT6 |   143|
|6     |IBUF |    70|
|7     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   338|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1158.832 ; gain = 740.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1170.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 907101f1
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1217.043 ; gain = 823.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/marit/Desktop/ANUL 3/SSC/ssc_proj_test/ssc_proj_test.runs/synth_1/PSRL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PSRL_utilization_synth.rpt -pb PSRL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  8 01:21:49 2024...
