{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1468693092120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468693092136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 16 15:18:11 2016 " "Processing started: Sat Jul 16 15:18:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468693092136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468693092136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Componente_ULAPC -c Componente_ULAPC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Componente_ULAPC -c Componente_ULAPC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468693092136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1468693092474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componente_ulapc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componente_ulapc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Componente_ULAPC-arq " "Found design unit 1: Componente_ULAPC-arq" {  } { { "Componente_ULAPC.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULAPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468693107834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Componente_ULAPC " "Found entity 1: Componente_ULAPC" {  } { { "Componente_ULAPC.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULAPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468693107834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468693107834 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "A Componente_ULAPC.vhd(15) " "VHDL error at Componente_ULAPC.vhd(15): object \"A\" is used but not declared" {  } { { "Componente_ULAPC.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULAPC.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1468693107834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468693107943 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 16 15:18:27 2016 " "Processing ended: Sat Jul 16 15:18:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468693107943 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468693107943 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468693107943 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468693107943 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468693108584 ""}
