

================================================================
== Vitis HLS Report for 'implement_Pipeline_NSort_shift_buf_Loop12'
================================================================
* Date:           Tue Apr 30 21:47:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.490 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        2|        4|  6.666 ns|  13.332 ns|    2|    4|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- NSort_shift_buf_Loop  |        0|        2|         2|          1|          1|  0 ~ 2|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j_2_reload"   --->   Operation 6 'read' 'j_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2_reload_cast = zext i1 %j_2_reload_read"   --->   Operation 7 'zext' 'j_2_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln96 = store i2 2, i2 %i" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 8 'store' 'store_ln96' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i9.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 10 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln96 = icmp_ugt  i2 %i_5, i2 %j_2_reload_cast" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 11 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i.loopexit.exitStub, void %for.body.i9.i.split" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 12 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.43ns)   --->   "%add_ln96 = add i2 %i_5, i2 3" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 13 'add' 'add_ln96' <Predicate = (icmp_ln96)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %add_ln96" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 14 'zext' 'zext_ln98' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln98" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 15 'getelementptr' 'iSortedBuf_addr' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.66ns)   --->   "%iSortedBuf_load = load i2 %iSortedBuf_addr" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 16 'load' 'iSortedBuf_load' <Predicate = (icmp_ln96)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln96 = store i2 %add_ln96, i2 %i" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 17 'store' 'store_ln96' <Predicate = (icmp_ln96)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %i_5" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 18 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:97->./pca.hpp:128->./pca.hpp:189]   --->   Operation 19 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 21 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.66ns)   --->   "%iSortedBuf_load = load i2 %iSortedBuf_addr" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 22 'load' 'iSortedBuf_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln96" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 23 'getelementptr' 'iSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.66ns)   --->   "%store_ln98 = store i8 %iSortedBuf_load, i2 %iSortedBuf_addr_1" [./pca.hpp:98->./pca.hpp:128->./pca.hpp:189]   --->   Operation 24 'store' 'store_ln98' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.body.i9.i" [./pca.hpp:96->./pca.hpp:128->./pca.hpp:189]   --->   Operation 25 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.490ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', ./pca.hpp:96->./pca.hpp:128->./pca.hpp:189) of constant 2 on local variable 'i', ./pca.hpp:96->./pca.hpp:128->./pca.hpp:189 [6]  (0.387 ns)
	'load' operation 2 bit ('i', ./pca.hpp:96->./pca.hpp:128->./pca.hpp:189) on local variable 'i', ./pca.hpp:96->./pca.hpp:128->./pca.hpp:189 [9]  (0.000 ns)
	'add' operation 2 bit ('add_ln96', ./pca.hpp:96->./pca.hpp:128->./pca.hpp:189) [17]  (0.436 ns)
	'getelementptr' operation 2 bit ('iSortedBuf_addr', ./pca.hpp:98->./pca.hpp:128->./pca.hpp:189) [19]  (0.000 ns)
	'load' operation 8 bit ('iSortedBuf_load', ./pca.hpp:98->./pca.hpp:128->./pca.hpp:189) on array 'iSortedBuf' [20]  (0.667 ns)

 <State 2>: 1.334ns
The critical path consists of the following:
	'load' operation 8 bit ('iSortedBuf_load', ./pca.hpp:98->./pca.hpp:128->./pca.hpp:189) on array 'iSortedBuf' [20]  (0.667 ns)
	'store' operation 0 bit ('store_ln98', ./pca.hpp:98->./pca.hpp:128->./pca.hpp:189) of variable 'iSortedBuf_load', ./pca.hpp:98->./pca.hpp:128->./pca.hpp:189 on array 'iSortedBuf' [22]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
