<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1765" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1765{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1765{left:602px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1765{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1765{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1765{left:96px;bottom:989px;letter-spacing:1.18px;word-spacing:-0.04px;}
#t6_1765{left:96px;bottom:968px;letter-spacing:0.41px;word-spacing:0.01px;}
#t7_1765{left:96px;bottom:947px;letter-spacing:0.12px;}
#t8_1765{left:96px;bottom:911px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t9_1765{left:96px;bottom:890px;letter-spacing:0.21px;}
#ta_1765{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_1765{left:96px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tc_1765{left:96px;bottom:812px;letter-spacing:0.15px;word-spacing:-0.02px;}
#td_1765{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_1765{left:96px;bottom:756px;letter-spacing:0.35px;word-spacing:-0.02px;}
#tf_1765{left:96px;bottom:734px;letter-spacing:0.07px;word-spacing:-0.6px;}
#tg_1765{left:96px;bottom:699px;letter-spacing:0.67px;word-spacing:-0.02px;}
#th_1765{left:96px;bottom:678px;letter-spacing:0.14px;word-spacing:-0.72px;}
#ti_1765{left:96px;bottom:656px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tj_1765{left:96px;bottom:621px;letter-spacing:0.64px;word-spacing:0.01px;}
#tk_1765{left:96px;bottom:600px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tl_1765{left:96px;bottom:565px;letter-spacing:0.11px;word-spacing:-0.82px;}
#tm_1765{left:96px;bottom:543px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1765{left:96px;bottom:423px;letter-spacing:0.16px;word-spacing:-0.05px;}
#to_1765{left:96px;bottom:387px;letter-spacing:0.21px;}
#tp_1765{left:96px;bottom:348px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tq_1765{left:96px;bottom:312px;letter-spacing:0.17px;}
#tr_1765{left:96px;bottom:273px;letter-spacing:0.17px;}
#ts_1765{left:96px;bottom:1022px;letter-spacing:0.35px;}
#tt_1765{left:465px;bottom:1022px;letter-spacing:0.18px;word-spacing:0.08px;}
#tu_1765{left:99px;bottom:493px;letter-spacing:0.16px;}
#tv_1765{left:357px;bottom:493px;letter-spacing:0.18px;}
#tw_1765{left:482px;bottom:493px;letter-spacing:0.14px;}
#tx_1765{left:105px;bottom:466px;letter-spacing:0.2px;}
#ty_1765{left:363px;bottom:466px;letter-spacing:0.11px;word-spacing:0.1px;}
#tz_1765{left:488px;bottom:466px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t10_1765{left:134px;bottom:224px;letter-spacing:0.14px;}
#t11_1765{left:248px;bottom:224px;letter-spacing:0.16px;}
#t12_1765{left:287px;bottom:243px;letter-spacing:0.07px;}
#t13_1765{left:294px;bottom:224px;letter-spacing:0.15px;}
#t14_1765{left:340px;bottom:224px;letter-spacing:0.14px;}
#t15_1765{left:557px;bottom:224px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_1765{left:102px;bottom:192px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t17_1765{left:102px;bottom:177px;letter-spacing:0.19px;}
#t18_1765{left:259px;bottom:185px;}
#t19_1765{left:306px;bottom:185px;}
#t1a_1765{left:370px;bottom:185px;}
#t1b_1765{left:419px;bottom:200px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1c_1765{left:419px;bottom:185px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t1d_1765{left:419px;bottom:169px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1e_1765{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1765{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1765{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1765{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1765{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1765{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1765{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1765{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1765" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1765Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1765" style="-webkit-user-select: none;"><object width="935" height="1210" data="1765/1765.svg" type="image/svg+xml" id="pdf1765" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1765" class="t s1_1765">498 </span><span id="t2_1765" class="t s1_1765">System Instruction Reference </span>
<span id="t3_1765" class="t s1_1765">AMD64 Technology </span><span id="t4_1765" class="t s1_1765">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1765" class="t s2_1765">Writes data to 64-bit model-specific registers (MSRs). These registers are widely used in </span>
<span id="t6_1765" class="t s2_1765">performance-monitoring and debugging applications, as well as testability and program execution </span>
<span id="t7_1765" class="t s2_1765">tracing. </span>
<span id="t8_1765" class="t s2_1765">This instruction writes the contents of the EDX:EAX register pair into a 64-bit model-specific register </span>
<span id="t9_1765" class="t s2_1765">specified in the ECX register. The 32 bits in the EDX register are mapped into the high-order bits of </span>
<span id="ta_1765" class="t s2_1765">the model-specific register and the 32 bits in EAX form the low-order 32 bits. </span>
<span id="tb_1765" class="t s2_1765">This instruction must be executed at a privilege level of 0 or a general protection fault #GP(0) will be </span>
<span id="tc_1765" class="t s2_1765">raised. This exception is also generated if an attempt is made to specify a reserved or unimplemented </span>
<span id="td_1765" class="t s2_1765">model-specific register in ECX. </span>
<span id="te_1765" class="t s2_1765">WRMSR is a serializing instruction for most MSRs, however some x2APIC and AVIC MSRs may </span>
<span id="tf_1765" class="t s2_1765">have relaxed serialization semantics. See the APIC and AVIC sections in APM Volume 2 for details. </span>
<span id="tg_1765" class="t s2_1765">Support for the WRMSR instruction is indicated by CPUID Fn0000_0001_EDX[MSR] = 1 OR </span>
<span id="th_1765" class="t s2_1765">CPUID Fn8000_0001_EDX[MSR] = 1. For more information on using the CPUID instruction, see the </span>
<span id="ti_1765" class="t s2_1765">description of the CPUID instruction on page 165. </span>
<span id="tj_1765" class="t s2_1765">The CPUID instruction can provide model information useful in determining the existence of a </span>
<span id="tk_1765" class="t s2_1765">particular MSR. </span>
<span id="tl_1765" class="t s2_1765">See “Model-Specific Registers (MSRs)” in APM Volume 2 for more information about model-specific </span>
<span id="tm_1765" class="t s2_1765">registers, machine check architecture, performance monitoring and debug registers. </span>
<span id="tn_1765" class="t s3_1765">Related Instructions </span>
<span id="to_1765" class="t s2_1765">RDMSR </span>
<span id="tp_1765" class="t s3_1765">rFLAGS Affected </span>
<span id="tq_1765" class="t s2_1765">None </span>
<span id="tr_1765" class="t s3_1765">Exceptions </span>
<span id="ts_1765" class="t s4_1765">WRMSR </span><span id="tt_1765" class="t s4_1765">Write to Model-Specific Register </span>
<span id="tu_1765" class="t s5_1765">Mnemonic </span><span id="tv_1765" class="t s5_1765">Opcode </span><span id="tw_1765" class="t s5_1765">Description </span>
<span id="tx_1765" class="t s6_1765">WRMSR </span><span id="ty_1765" class="t s6_1765">0F 30 </span><span id="tz_1765" class="t s6_1765">Write EDX:EAX to the MSR specified by ECX. </span>
<span id="t10_1765" class="t s5_1765">Exception </span><span id="t11_1765" class="t s5_1765">Real </span>
<span id="t12_1765" class="t s5_1765">Virtual </span>
<span id="t13_1765" class="t s5_1765">8086 </span><span id="t14_1765" class="t s5_1765">Protected </span><span id="t15_1765" class="t s5_1765">Cause of Exception </span>
<span id="t16_1765" class="t s6_1765">Invalid opcode, </span>
<span id="t17_1765" class="t s6_1765">#UD </span>
<span id="t18_1765" class="t s6_1765">X </span><span id="t19_1765" class="t s6_1765">X </span><span id="t1a_1765" class="t s6_1765">X </span>
<span id="t1b_1765" class="t s6_1765">The WRMSR instruction is not supported, as indicated by </span>
<span id="t1c_1765" class="t s6_1765">CPUID Fn0000_0001_EDX[MSR] = 0 OR CPUID </span>
<span id="t1d_1765" class="t s6_1765">Fn8000_0001_EDX[MSR] = 0. </span>
<span id="t1e_1765" class="t s7_1765">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
