m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim
Eadd_sub
Z1 w1506341306
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd
Z8 F/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd
l0
L6
VU]KL>P<@1BzhdDkAjW0gL2
!s100 E3LNL28]k_lVW[45B2oe<3
Z9 OV;C;10.4d;61
31
Z10 !s110 1506341712
!i10b 1
Z11 !s108 1506341712.000000
Z12 !s90 -reportprogress|300|-93|-work|work|/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd|
Z13 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1
Asynth
R2
R3
R4
R5
R6
DEx4 work 7 add_sub 0 22 U]KL>P<@1BzhdDkAjW0gL2
l21
L17
V@i^CReb832FTk27aQ5M=R1
!s100 CzO1;IC4jGfPl>m@KBiER3
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ecomparator
Z16 w1506339975
R5
R6
R0
Z17 8/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd
Z18 F/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd
l0
L4
VHCmz:YJdF_cS4m`mB21l]1
!s100 XTWoF>RX1>LcmLLBBo;N:0
R9
31
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-93|-work|work|/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd|
Z20 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd|
!i113 1
R14
R15
Asynth
R5
R6
DEx4 work 10 comparator 0 22 HCmz:YJdF_cS4m`mB21l]1
l17
L16
V[h69MO7WM?mEDElCR5ZoG3
!s100 @olghneck4;h]Hc^YfF>d1
R9
31
R10
!i10b 1
R11
R19
R20
!i113 1
R14
R15
Elogic_unit
Z21 w1506334137
R5
R6
R0
Z22 8/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd
Z23 F/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd
l0
L4
V;Ua[<T9HXe]0lJJ7UOGbN1
!s100 UJioXKUg8XUULGTSe2WE20
R9
31
R10
!i10b 1
R11
Z24 !s90 -reportprogress|300|-93|-work|work|/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd|
Z25 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd|
!i113 1
R14
R15
Asynth
R5
R6
DEx4 work 10 logic_unit 0 22 ;Ua[<T9HXe]0lJJ7UOGbN1
l14
L13
VhOeaEHG73Y1knbm7BQ8O:0
!s100 =U`18jb>XgRWR]@KNKb6R1
R9
31
R10
!i10b 1
R11
R24
R25
!i113 1
R14
R15
Emultiplexer
w1506341038
R5
R6
R0
8/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd
F/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd
l0
L4
VecBb6Z;jj8P_QOKaSn5A`0
!s100 UDM^5ga=kb9Z[=K^]bghV0
R9
31
R10
!i10b 1
R11
!s90 -reportprogress|300|-93|-work|work|/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd|
!s107 /home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd|
!i113 1
R14
R15
