

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling7d7e76dc42138c6c183d187b4b09269e  /home/pars/Documents/sim_5/bfs_linear_base
Extracting PTX file and ptxas options    1: bfs_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/bfs_linear_base
self exe links to: /home/pars/Documents/sim_5/bfs_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/bfs_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/bfs_linear_base "
self exe links to: /home/pars/Documents/sim_5/bfs_linear_base
Extracting specific PTX file named bfs_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x561d6396f6a8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x156 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 86 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (121 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' : regs=28, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ : hostFun 0x0x561d6396f517, fat_cubin_handle = 1
Breadth-first Search by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BFS solver (256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda9cc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f6a8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7b0 (bfs_linear_base.1.sm_75.ptx:436) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (bfs_linear_base.1.sm_75.ptx:443) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0       233         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       200         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 171 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
gpgpu_silicon_slowdown = 4265625x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (bfs_linear_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (bfs_linear_base.1.sm_75.ptx:79) @%p5 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (bfs_linear_base.1.sm_75.ptx:87) @%p6 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (bfs_linear_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c0 (bfs_linear_base.1.sm_75.ptx:107) @%p8 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e0 (bfs_linear_base.1.sm_75.ptx:112) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (bfs_linear_base.1.sm_75.ptx:119) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x208 (bfs_linear_base.1.sm_75.ptx:120) @%p10 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a0 (bfs_linear_base.1.sm_75.ptx:158) @%p11 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c0 (bfs_linear_base.1.sm_75.ptx:164) @%p12 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (bfs_linear_base.1.sm_75.ptx:175) @%p13 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x330 (bfs_linear_base.1.sm_75.ptx:182) @%p14 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (bfs_linear_base.1.sm_75.ptx:187) @%p15 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (bfs_linear_base.1.sm_75.ptx:194) setp.lt.s32 %p16, %r17, %r18;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x378 (bfs_linear_base.1.sm_75.ptx:195) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x418 (bfs_linear_base.1.sm_75.ptx:234) @%p17 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x448 (bfs_linear_base.1.sm_75.ptx:241) @%p18 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x468 (bfs_linear_base.1.sm_75.ptx:246) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (bfs_linear_base.1.sm_75.ptx:253) setp.lt.s32 %p20, %r20, %r21;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x490 (bfs_linear_base.1.sm_75.ptx:254) @%p20 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x530 (bfs_linear_base.1.sm_75.ptx:293) @%p21 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x560 (bfs_linear_base.1.sm_75.ptx:300) @%p22 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x580 (bfs_linear_base.1.sm_75.ptx:305) @%p23 bra $L__BB0_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bfs_linear_base.1.sm_75.ptx:312) setp.lt.s32 %p24, %r23, %r24;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (bfs_linear_base.1.sm_75.ptx:313) @%p24 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x648 (bfs_linear_base.1.sm_75.ptx:352) @%p25 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x678 (bfs_linear_base.1.sm_75.ptx:359) @%p26 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x698 (bfs_linear_base.1.sm_75.ptx:364) @%p27 bra $L__BB0_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (bfs_linear_base.1.sm_75.ptx:371) setp.lt.s32 %p28, %r26, %r27;

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6c0 (bfs_linear_base.1.sm_75.ptx:372) @%p28 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x750 (bfs_linear_base.1.sm_75.ptx:409) @%p29 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 10561
gpu_sim_insn = 6240
gpu_ipc =       0.5909
gpu_tot_sim_cycle = 16332
gpu_tot_sim_insn = 9320
gpu_tot_ipc =       0.5707
gpu_tot_issued_cta = 2
gpu_occupancy = 4.3887% 
gpu_tot_occupancy = 4.4579% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0021
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0910 GB/Sec
L2_BW_total  =       0.0669 GB/Sec
gpu_total_sim_rate=345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33
	L1D_total_cache_misses = 13
	L1D_total_cache_miss_rate = 0.3939
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 13152
gpgpu_n_tot_w_icount = 411
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20
gpgpu_n_mem_write_global = 5
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 285
gpgpu_n_store_insn = 5
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136	W0_Idle:20150	W0_Scoreboard:4623	W1:123	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:288
single_issue_nums: WS0:195	WS1:72	WS2:72	WS3:72	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88 {8:11,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 200 {40:5,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 360 {40:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 440 {40:11,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40 {8:5,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 360 {40:9,}
maxmflatency = 360 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 244 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	0 	0 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5668         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0      6482         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4/3 = 1.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none         584    none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none         455    none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0       233         0         0       233         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       200         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0       351         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       233         0         0         0         0         0         0         0       360         0         0         0         0         0
dram[8]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0       233         0
dram[10]:          0         0         0         0         0         0         0         0       233         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0       233         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41876 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.552e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 41854i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000096 
total_CMD = 41878 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41876 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41876 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.552e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 41877i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41879i bk14: 1a 41854i bk15: 0a 41877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000096 
total_CMD = 41878 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41876 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41873 n_act=2 n_pre=1 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000191
n_activity=180 dram_eff=0.04444
bk0: 0a 41877i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41879i bk6: 0a 41879i bk7: 0a 41879i bk8: 0a 41879i bk9: 0a 41879i bk10: 2a 41806i bk11: 0a 41876i bk12: 0a 41877i bk13: 0a 41877i bk14: 0a 41877i bk15: 0a 41877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 41878 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 24 
Idle = 41798 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41873 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 2 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41878 n_nop=41878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41878i bk1: 0a 41878i bk2: 0a 41878i bk3: 0a 41878i bk4: 0a 41878i bk5: 0a 41878i bk6: 0a 41878i bk7: 0a 41878i bk8: 0a 41878i bk9: 0a 41878i bk10: 0a 41878i bk11: 0a 41878i bk12: 0a 41878i bk13: 0a 41878i bk14: 0a 41878i bk15: 0a 41878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41878 
n_nop = 41878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5, Miss = 2, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 1, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 25
L2_total_cache_misses = 6
L2_total_cache_miss_rate = 0.2400
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25
icnt_total_pkts_simt_to_mem=25
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25
Req_Network_cycles = 16332
Req_Network_injected_packets_per_cycle =       0.0015 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 25
Reply_Network_cycles = 16332
Reply_Network_injected_packets_per_cycle =        0.0015
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 345 (inst/sec)
gpgpu_simulation_rate = 604 (cycle/sec)
gpgpu_silicon_slowdown = 2259933x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 20231
gpu_sim_insn = 6937
gpu_ipc =       0.3429
gpu_tot_sim_cycle = 36563
gpu_tot_sim_insn = 16257
gpu_tot_ipc =       0.4446
gpu_tot_issued_cta = 3
gpu_occupancy = 3.5863% 
gpu_tot_occupancy = 3.8421% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0062
partiton_level_parallism_total  =       0.0041
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.2720 GB/Sec
L2_BW_total  =       0.1804 GB/Sec
gpu_total_sim_rate=361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 196
	L1D_total_cache_misses = 70
	L1D_total_cache_miss_rate = 0.3571
	L1D_total_cache_pending_hits = 17
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 29696
gpgpu_n_tot_w_icount = 928
gpgpu_n_stall_shd_mem = 66
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 132
gpgpu_n_mem_write_global = 19
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 765
gpgpu_n_store_insn = 34
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188	W0_Idle:69837	W0_Scoreboard:15287	W1:158	W2:94	W3:100	W4:96	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:480
single_issue_nums: WS0:568	WS1:120	WS2:120	WS3:120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 760 {40:19,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2720 {40:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152 {8:19,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2720 {40:68,}
maxmflatency = 360 
max_icnt2mem_latency = 39 
maxmrqlatency = 7 
max_icnt2sh_latency = 3 
averagemflatency = 237 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:24 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	68 	0 	0 	0 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      6466     16337         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0      6043         0         0      5668     10071 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      7477         0         0         0         0      9694         0         0 
dram[5]:         0         0      6465      6045         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0      6482         0      7476         0         0         0 
dram[8]:         0         0      5668         0         0         0         0         0         0         0     10070         0         0         0     12693         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0      6467         0         0         0         0         0         0         0      6044         0         0 
dram[11]:         0         0         0         0     20023         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan  1.000000  1.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[5]:      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/18 = 1.444444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         1         1 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0         0         0         0         2         0         0 
dram[5]:         0         0         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         2         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         1         0         0         0         1         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         2         0         0         0         0         0         0         0         1         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 26
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         347       351    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none         352    none      none        3848       552
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         552    none      none      none      none         347    none      none  
dram[5]:     none      none         346       354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none         820    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none         572    none         551    none      none      none  
dram[8]:     none      none        2150    none      none      none      none      none      none      none         985    none      none      none         552    none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none         347    none      none      none      none      none      none      none         352    none      none  
dram[11]:     none      none      none      none         351    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0       233         0         0       233         0         0         0         0
dram[1]:          0         0         0         0       352       351         0         0       233         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0       354         0         0       351       352
dram[3]:          0         0         0         0       234         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        233         0         0         0         0       234         0         0       352         0         0         0       233       351         0       234
dram[5]:        233       234       351       355         0         0         0         0       233         0       234         0         0         0         0         0
dram[6]:          0         0       354         0       233         0         0         0         0         0       235         0         0         0         0         0
dram[7]:          0       233       233         0         0         0         0         0         0         0       360         0       351         0         0         0
dram[8]:          0         0       351         0         0         0         0         0         0         0       352         0         0         0       352       235
dram[9]:        235         0         0         0         0         0         0         0         0         0         0         0       233       233       233         0
dram[10]:          0         0       234         0         0       352         0         0       233         0         0       235         0       352         0         0
dram[11]:          0         0         0         0       351         0       233         0         0         0         0         0       233         0       234         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93756 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.266e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 93734i bk1: 0a 93758i bk2: 0a 93758i bk3: 0a 93758i bk4: 0a 93758i bk5: 0a 93758i bk6: 0a 93758i bk7: 0a 93758i bk8: 0a 93758i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 93758 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 93730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93756 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93753 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000128
n_activity=178 dram_eff=0.06742
bk0: 0a 93758i bk1: 0a 93759i bk2: 0a 93759i bk3: 0a 93759i bk4: 2a 93734i bk5: 1a 93733i bk6: 0a 93756i bk7: 0a 93757i bk8: 0a 93757i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 93758 
util_bw = 12 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 93698 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93753 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93751 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001707
n_activity=234 dram_eff=0.06838
bk0: 0a 93756i bk1: 0a 93757i bk2: 0a 93758i bk3: 0a 93758i bk4: 0a 93758i bk5: 0a 93758i bk6: 0a 93758i bk7: 0a 93758i bk8: 0a 93759i bk9: 0a 93759i bk10: 0a 93759i bk11: 2a 93729i bk12: 0a 93757i bk13: 0a 93758i bk14: 1a 93734i bk15: 1a 93732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 93758 
util_bw = 16 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 93668 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93751 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93758 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 93758i bk1: 0a 93758i bk2: 0a 93758i bk3: 0a 93758i bk4: 0a 93758i bk5: 0a 93758i bk6: 0a 93758i bk7: 0a 93758i bk8: 0a 93758i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 93758 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 93758 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93758 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93753 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000128
n_activity=178 dram_eff=0.06742
bk0: 0a 93756i bk1: 0a 93758i bk2: 0a 93759i bk3: 0a 93759i bk4: 0a 93759i bk5: 0a 93759i bk6: 0a 93759i bk7: 0a 93759i bk8: 1a 93734i bk9: 0a 93757i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 2a 93733i bk14: 0a 93756i bk15: 0a 93756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 93758 
util_bw = 12 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 93698 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93753 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93752 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001707
n_activity=178 dram_eff=0.08989
bk0: 0a 93759i bk1: 0a 93760i bk2: 2a 93735i bk3: 2a 93728i bk4: 0a 93756i bk5: 0a 93756i bk6: 0a 93757i bk7: 0a 93758i bk8: 0a 93758i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 93758 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 93692 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93752 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000181318
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93756 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.266e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 93758i bk1: 0a 93759i bk2: 1a 93734i bk3: 0a 93757i bk4: 0a 93757i bk5: 0a 93758i bk6: 0a 93758i bk7: 0a 93758i bk8: 0a 93758i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 93758 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 93730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93756 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93751 n_act=3 n_pre=1 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000128
n_activity=258 dram_eff=0.04651
bk0: 0a 93757i bk1: 0a 93758i bk2: 0a 93758i bk3: 0a 93758i bk4: 0a 93758i bk5: 0a 93759i bk6: 0a 93759i bk7: 0a 93759i bk8: 0a 93759i bk9: 0a 93759i bk10: 2a 93686i bk11: 0a 93756i bk12: 1a 93733i bk13: 0a 93756i bk14: 0a 93757i bk15: 0a 93757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 93758 
util_bw = 12 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 93650 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93751 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 3 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93752 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000128
n_activity=234 dram_eff=0.05128
bk0: 0a 93756i bk1: 0a 93757i bk2: 1a 93734i bk3: 0a 93757i bk4: 0a 93758i bk5: 0a 93759i bk6: 0a 93759i bk7: 0a 93759i bk8: 0a 93759i bk9: 0a 93759i bk10: 1a 93734i bk11: 0a 93757i bk12: 0a 93758i bk13: 0a 93758i bk14: 1a 93733i bk15: 0a 93756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 93758 
util_bw = 12 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 93674 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93752 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93758 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 93758i bk1: 0a 93758i bk2: 0a 93758i bk3: 0a 93758i bk4: 0a 93758i bk5: 0a 93758i bk6: 0a 93758i bk7: 0a 93758i bk8: 0a 93758i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 93758 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 93758 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93758 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93753 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000128
n_activity=178 dram_eff=0.06742
bk0: 0a 93758i bk1: 0a 93759i bk2: 0a 93759i bk3: 0a 93759i bk4: 0a 93759i bk5: 2a 93734i bk6: 0a 93757i bk7: 0a 93757i bk8: 0a 93757i bk9: 0a 93757i bk10: 0a 93757i bk11: 0a 93758i bk12: 0a 93758i bk13: 1a 93734i bk14: 0a 93757i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 93758 
util_bw = 12 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 93698 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93753 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=93758 n_nop=93756 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.266e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 93758i bk1: 0a 93759i bk2: 0a 93759i bk3: 0a 93759i bk4: 1a 93734i bk5: 0a 93757i bk6: 0a 93757i bk7: 0a 93757i bk8: 0a 93757i bk9: 0a 93758i bk10: 0a 93758i bk11: 0a 93758i bk12: 0a 93758i bk13: 0a 93758i bk14: 0a 93758i bk15: 0a 93758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 93758 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 93730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93758 
n_nop = 93756 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7, Miss = 2, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 5, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 1, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7, Miss = 1, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37, Miss = 3, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 15, Miss = 4, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 151
L2_total_cache_misses = 31
L2_total_cache_miss_rate = 0.2053
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=151
icnt_total_pkts_simt_to_mem=151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 151
Req_Network_cycles = 36563
Req_Network_injected_packets_per_cycle =       0.0041 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 151
Reply_Network_cycles = 36563
Reply_Network_injected_packets_per_cycle =        0.0041
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0132
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 361 (inst/sec)
gpgpu_simulation_rate = 812 (cycle/sec)
gpgpu_silicon_slowdown = 1681034x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 45680
gpu_sim_insn = 11246
gpu_ipc =       0.2462
gpu_tot_sim_cycle = 82243
gpu_tot_sim_insn = 27503
gpu_tot_ipc =       0.3344
gpu_tot_issued_cta = 4
gpu_occupancy = 3.2977% 
gpu_tot_occupancy = 3.4863% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0135
partiton_level_parallism_total  =       0.0093
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5890 GB/Sec
L2_BW_total  =       0.4074 GB/Sec
gpu_total_sim_rate=319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 966, Miss = 303, Miss_rate = 0.314, Pending_hits = 32, Reservation_fails = 2
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1162
	L1D_total_cache_misses = 373
	L1D_total_cache_miss_rate = 0.3210
	L1D_total_cache_pending_hits = 49
	L1D_total_cache_reservation_fails = 2
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 62112
gpgpu_n_tot_w_icount = 1941
gpgpu_n_stall_shd_mem = 616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 703
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2444
gpgpu_n_store_insn = 175
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:204233	W0_Scoreboard:42542	W1:422	W2:133	W3:145	W4:156	W5:86	W6:30	W7:0	W8:0	W9:60	W10:50	W11:30	W12:34	W13:0	W14:28	W15:0	W16:0	W17:0	W18:28	W19:0	W20:14	W21:0	W22:0	W23:0	W24:0	W25:0	W26:30	W27:11	W28:0	W29:12	W30:0	W31:0	W32:672
single_issue_nums: WS0:1437	WS1:168	WS2:168	WS3:168	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2792 {8:349,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14160 {40:354,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13960 {40:349,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14160 {40:354,}
maxmflatency = 379 
max_icnt2mem_latency = 51 
maxmrqlatency = 14 
max_icnt2sh_latency = 5 
averagemflatency = 241 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:149 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	615 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	354 	0 	0 	0 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	764 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[1]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         2         1 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         1         0 
dram[7]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[8]:         0         1         1         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         2         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     14778         0      6051     15917         0         0      6527     15920      6056         0         0         0         0      6063     11721      6041 
dram[1]:     11327     30285         0         0      6466     16337         0      6038         0         0      6055         0      6069      6524     18903         0 
dram[2]:         0      6043      6061         0         0      6523         0      6054         0         0         0      6043      6788         0      5668     10071 
dram[3]:         0         0         0         0     33549         0         0         0         0         0         0     11331         0         0         0      6045 
dram[4]:         0         0         0      6044      6509         0      6042      6518      7477      8656         0         0         0      9694      6510      8266 
dram[5]:         0         0      6465      6045         0         0     23272         0         0         0      6922         0         0         0      6522     11333 
dram[6]:         0         0         0         0         0      6515         0         0         0         0     13244         0      6512         0     14300         0 
dram[7]:         0         0     11324      6514      6519         0     14775         0         0         0      6482         0      7476         0      6046         0 
dram[8]:         0      6047     18408      6049         0      6062         0         0      6520         0     10070         0     11334     11278     12693      6513 
dram[9]:         0         0      6516     21197         0         0         0         0         0         0      6050         0         0         0         0         0 
dram[10]:         0      6526         0         0         0      6467      6053      6037         0     11323      8653         0         0      6044     10811      6052 
dram[11]:         0      6517         0         0     20023         0         0         0     29122      6040         0         0         0     13242         0     11723 
average row accesses per activate:
dram[0]:  2.000000      -nan  1.000000  2.000000      -nan      -nan  1.000000  4.000000  1.000000      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000      -nan      -nan  2.000000  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000      -nan 
dram[2]:      -nan  1.000000  1.000000      -nan      -nan  3.000000      -nan  1.000000      -nan      -nan      -nan  2.000000  1.333333      -nan  1.500000  1.500000 
dram[3]:      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan  1.000000 
dram[4]:      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000  1.000000  3.000000 
dram[5]:      -nan      -nan  2.000000  2.000000      -nan      -nan  3.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000  2.000000 
dram[6]:      -nan      -nan       inf      -nan      -nan  1.000000      -nan      -nan       inf      -nan  1.000000      -nan  2.000000      -nan  1.000000      -nan 
dram[7]:      -nan      -nan  1.000000  2.000000  1.500000      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000      -nan  1.000000      -nan 
dram[8]:      -nan  1.000000  1.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[9]:      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan       inf      -nan      -nan 
dram[10]:      -nan  2.000000      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000  1.000000      -nan      -nan  1.000000  1.666667  1.000000 
dram[11]:      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000 
average row locality = 152/104 = 1.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         4         2         0         0         1         4         1         0         0         0         0         1         1         2 
dram[1]:         2         1         0         0         2         2         0         2         0         0         1         0         1         1         1         0 
dram[2]:         0         1         1         0         0         3         0         1         0         0         0         2         4         0         3         3 
dram[3]:         0         0         0         0         2         0         0         0         0         0         0         3         0         0         0         1 
dram[4]:         0         0         0         1         3         0         1         2         1         1         0         0         0         2         1         3 
dram[5]:         0         0         2         2         0         0         3         0         0         0         1         0         0         0         1         2 
dram[6]:         0         0         1         0         0         1         0         0         1         0         2         0         2         0         2         0 
dram[7]:         0         0         1         2         3         0         1         0         0         0         3         0         1         0         1         0 
dram[8]:         0         2         3         2         0         1         0         0         2         0         1         0         1         4         1         1 
dram[9]:         0         0         2         1         0         0         0         0         0         0         1         0         0         1         0         0 
dram[10]:         0         2         0         0         0         2         2         1         0         2         1         0         0         1         5         1 
dram[11]:         0         2         0         0         1         0         0         0         4         1         0         0         0         1         0         1 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 18/5 = 3.60
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        676    none         581       565    none      none         361       345      1261    none      none      none      none        1234       555       457
dram[1]:        347       786    none      none         563       679    none         354    none      none         362    none         797       359       992    none  
dram[2]:     none         354       802    none      none         492    none         361    none      none      none         787       511    none        2334       511
dram[3]:     none      none      none      none         897    none      none      none      none      none      none         345    none      none      none         791
dram[4]:     none      none      none         359       345    none         787       785      1226       986    none      none      none         347       356       567
dram[5]:     none      none         346       354    none      none         345    none      none      none        1854    none      none      none         358       347
dram[6]:     none      none        1255    none      none         791    none      none         367    none         895    none         347    none         456    none  
dram[7]:     none      none        6819       348       353    none         989    none      none      none         793    none        1219    none         790    none  
dram[8]:     none         579      1739      1174    none        1240    none      none         349    none        1887    none        1220       461       791      1021
dram[9]:     none      none        1265      3150    none      none      none      none      none      none         358    none      none        1033    none      none  
dram[10]:     none         569    none      none      none         565       682       351    none         347      1425    none      none         789       355       361
dram[11]:     none         348    none      none        1220    none      none      none         452       787    none      none      none         990    none        1421
maximum mf latency per bank:
dram[0]:        368         0       371       351         0         0       361       353       362         0       233       235         0       366       355       362
dram[1]:        351       351         0       233       352       374       234       357       235       236       362         0       362       359       355       233
dram[2]:        235       354       369       238         0       358         0       361       235         0       234       354       374       237       370       379
dram[3]:        234         0         0         0       351         0       234       233       233         0         0       352         0         0         0       355
dram[4]:        233         0       236       359       351       234       354       359       352       352         0         0       233       351       356       351
dram[5]:        236       234       351       355       236       234       351         0       233       234       354       236         0         0       358       353
dram[6]:        235       234       354         0       233       358         0         0       367       234       365       235       353       235       361         0
dram[7]:          0       235       353       355       361       235       356         0         0       233       366         0       351         0       356       236
dram[8]:        234       369       371       360       235       371         0       233       356         0       352         0       353       367       352       353
dram[9]:        236         0       355       351       234       233       235       235         0       233       358       235       235       367       233       233
dram[10]:          0       360       235       233       233       352       367       351       238       352       351       235       235       352       378       361
dram[11]:          0       355         0         0       351         0       235         0       351       352         0       233       233       357       234       355

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210864 n_act=14 n_pre=5 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003414
n_activity=965 dram_eff=0.07461
bk0: 2a 210828i bk1: 0a 210901i bk2: 4a 210732i bk3: 2a 210871i bk4: 0a 210898i bk5: 0a 210901i bk6: 1a 210879i bk7: 4a 210870i bk8: 1a 210875i bk9: 0a 210898i bk10: 0a 210900i bk11: 0a 210901i bk12: 0a 210902i bk13: 1a 210877i bk14: 1a 210879i bk15: 2a 210830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277778
Row_Buffer_Locality_read = 0.277778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000341 
total_CMD = 210901 
util_bw = 72 
Wasted_Col = 292 
Wasted_Row = 96 
Idle = 210441 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210864 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 18 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210877 n_act=10 n_pre=1 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002466
n_activity=677 dram_eff=0.07681
bk0: 2a 210876i bk1: 1a 210876i bk2: 0a 210900i bk3: 0a 210903i bk4: 2a 210878i bk5: 2a 210828i bk6: 0a 210897i bk7: 2a 210873i bk8: 0a 210899i bk9: 0a 210902i bk10: 1a 210878i bk11: 0a 210900i bk12: 1a 210870i bk13: 1a 210877i bk14: 1a 210876i bk15: 0a 210900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230769
Row_Buffer_Locality_read = 0.230769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171429
Bank_Level_Parallism_Col = 1.051282
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051282 

BW Util details:
bwutil = 0.000247 
total_CMD = 210901 
util_bw = 52 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 210626 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210877 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 13 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210868 n_act=12 n_pre=4 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003414
n_activity=758 dram_eff=0.09499
bk0: 0a 210895i bk1: 1a 210874i bk2: 1a 210869i bk3: 0a 210901i bk4: 0a 210901i bk5: 3a 210877i bk6: 0a 210900i bk7: 1a 210878i bk8: 0a 210902i bk9: 0a 210903i bk10: 0a 210904i bk11: 2a 210875i bk12: 4a 210761i bk13: 0a 210900i bk14: 3a 210825i bk15: 3a 210803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457143
Bank_Level_Parallism_Col = 1.195312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144531 

BW Util details:
bwutil = 0.000341 
total_CMD = 210901 
util_bw = 72 
Wasted_Col = 228 
Wasted_Row = 48 
Idle = 210553 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210868 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 18 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.030303 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000246561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210892 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001138
n_activity=300 dram_eff=0.08
bk0: 0a 210900i bk1: 0a 210902i bk2: 0a 210902i bk3: 0a 210902i bk4: 2a 210877i bk5: 0a 210900i bk6: 0a 210900i bk7: 0a 210901i bk8: 0a 210901i bk9: 0a 210901i bk10: 0a 210901i bk11: 3a 210877i bk12: 0a 210900i bk13: 0a 210900i bk14: 0a 210900i bk15: 1a 210877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 210901 
util_bw = 24 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 210805 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210892 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210877 n_act=9 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002845
n_activity=637 dram_eff=0.09419
bk0: 0a 210899i bk1: 0a 210902i bk2: 0a 210903i bk3: 1a 210873i bk4: 3a 210879i bk5: 0a 210902i bk6: 1a 210879i bk7: 2a 210875i bk8: 1a 210877i bk9: 1a 210876i bk10: 0a 210900i bk11: 0a 210900i bk12: 0a 210900i bk13: 2a 210875i bk14: 1a 210866i bk15: 3a 210872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284974
Bank_Level_Parallism_Col = 1.187166
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187166 

BW Util details:
bwutil = 0.000284 
total_CMD = 210901 
util_bw = 60 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 210672 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210877 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 15 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210884 n_act=6 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002086
n_activity=556 dram_eff=0.07914
bk0: 0a 210900i bk1: 0a 210901i bk2: 2a 210877i bk3: 2a 210870i bk4: 0a 210899i bk5: 0a 210900i bk6: 3a 210877i bk7: 0a 210901i bk8: 0a 210901i bk9: 0a 210902i bk10: 1a 210877i bk11: 0a 210900i bk12: 0a 210902i bk13: 0a 210902i bk14: 1a 210877i bk15: 2a 210875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454545
Row_Buffer_Locality_read = 0.454545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 210901 
util_bw = 44 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 210711 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210884 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 11 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.06065e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210882 n_act=8 n_pre=2 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001707
n_activity=628 dram_eff=0.05732
bk0: 0a 210900i bk1: 0a 210902i bk2: 1a 210877i bk3: 0a 210900i bk4: 0a 210901i bk5: 1a 210872i bk6: 0a 210901i bk7: 0a 210903i bk8: 1a 210878i bk9: 0a 210901i bk10: 2a 210829i bk11: 0a 210899i bk12: 2a 210876i bk13: 0a 210899i bk14: 2a 210828i bk15: 0a 210898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.066298
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066298 

BW Util details:
bwutil = 0.000171 
total_CMD = 210901 
util_bw = 36 
Wasted_Col = 176 
Wasted_Row = 48 
Idle = 210641 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210882 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 9 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210876 n_act=10 n_pre=3 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002276
n_activity=831 dram_eff=0.05776
bk0: 0a 210901i bk1: 0a 210903i bk2: 1a 210879i bk3: 2a 210877i bk4: 3a 210829i bk5: 0a 210901i bk6: 1a 210878i bk7: 0a 210901i bk8: 0a 210902i bk9: 0a 210902i bk10: 3a 210780i bk11: 0a 210897i bk12: 1a 210874i bk13: 0a 210898i bk14: 1a 210875i bk15: 0a 210898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166667
Row_Buffer_Locality_read = 0.166667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038462
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000228 
total_CMD = 210901 
util_bw = 48 
Wasted_Col = 225 
Wasted_Row = 72 
Idle = 210556 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210876 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 12 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210865 n_act=14 n_pre=4 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003414
n_activity=854 dram_eff=0.08431
bk0: 0a 210900i bk1: 2a 210829i bk2: 3a 210759i bk3: 2a 210863i bk4: 0a 210898i bk5: 1a 210864i bk6: 0a 210900i bk7: 0a 210901i bk8: 2a 210880i bk9: 0a 210902i bk10: 1a 210879i bk11: 0a 210902i bk12: 1a 210878i bk13: 4a 210823i bk14: 1a 210875i bk15: 1a 210876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222222
Row_Buffer_Locality_read = 0.222222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319149
Bank_Level_Parallism_Col = 1.188153
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149826 

BW Util details:
bwutil = 0.000341 
total_CMD = 210901 
util_bw = 72 
Wasted_Col = 260 
Wasted_Row = 77 
Idle = 210492 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210865 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 18 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210892 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.483e-05
n_activity=292 dram_eff=0.06849
bk0: 0a 210901i bk1: 0a 210902i bk2: 2a 210877i bk3: 1a 210876i bk4: 0a 210899i bk5: 0a 210901i bk6: 0a 210901i bk7: 0a 210902i bk8: 0a 210902i bk9: 0a 210902i bk10: 1a 210877i bk11: 0a 210900i bk12: 0a 210901i bk13: 1a 210876i bk14: 0a 210899i bk15: 0a 210900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 210901 
util_bw = 20 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 210785 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210892 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210869 n_act=12 n_pre=3 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003224
n_activity=889 dram_eff=0.07649
bk0: 0a 210897i bk1: 2a 210877i bk2: 0a 210901i bk3: 0a 210902i bk4: 0a 210902i bk5: 2a 210877i bk6: 2a 210819i bk7: 1a 210875i bk8: 0a 210901i bk9: 2a 210874i bk10: 1a 210875i bk11: 0a 210899i bk12: 0a 210902i bk13: 1a 210880i bk14: 5a 210751i bk15: 1a 210873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.294118
Row_Buffer_Locality_read = 0.294118
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129730
Bank_Level_Parallism_Col = 1.045936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045936 

BW Util details:
bwutil = 0.000322 
total_CMD = 210901 
util_bw = 68 
Wasted_Col = 271 
Wasted_Row = 71 
Idle = 210491 

BW Util Bottlenecks: 
RCDc_limit = 283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210869 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 3 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 17 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=210901 n_nop=210885 n_act=6 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=556 dram_eff=0.07194
bk0: 0a 210900i bk1: 2a 210877i bk2: 0a 210901i bk3: 0a 210902i bk4: 1a 210877i bk5: 0a 210900i bk6: 0a 210901i bk7: 0a 210901i bk8: 4a 210876i bk9: 1a 210876i bk10: 0a 210899i bk11: 0a 210901i bk12: 0a 210901i bk13: 1a 210877i bk14: 0a 210901i bk15: 1a 210876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 210901 
util_bw = 40 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 210717 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210901 
n_nop = 210885 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23, Miss = 9, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 164, Miss = 7, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 17, Miss = 6, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 47, Miss = 12, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15, Miss = 2, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21, Miss = 6, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 7, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 17, Miss = 4, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 23, Miss = 8, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 1, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 57, Miss = 10, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 7, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 27, Miss = 6, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 46, Miss = 10, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 20, Miss = 9, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 26, Miss = 5, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17, Miss = 5, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 767
L2_total_cache_misses = 174
L2_total_cache_miss_rate = 0.2269
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=767
icnt_total_pkts_simt_to_mem=767
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 767
Req_Network_cycles = 82243
Req_Network_injected_packets_per_cycle =       0.0093 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 767
Reply_Network_cycles = 82243
Reply_Network_injected_packets_per_cycle =        0.0093
Reply_Network_conflicts_per_cycle =        0.0002
Reply_Network_conflicts_per_cycle_util =       0.0261
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 319 (inst/sec)
gpgpu_simulation_rate = 956 (cycle/sec)
gpgpu_silicon_slowdown = 1427824x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 42629
gpu_sim_insn = 22363
gpu_ipc =       0.5246
gpu_tot_sim_cycle = 124872
gpu_tot_sim_insn = 49866
gpu_tot_ipc =       0.3993
gpu_tot_issued_cta = 5
gpu_occupancy = 11.1830% 
gpu_tot_occupancy = 6.3863% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0475
partiton_level_parallism_total  =       0.0224
partiton_level_parallism_util =       1.0090
partiton_level_parallism_util_total  =       1.0065
L2_BW  =       2.0739 GB/Sec
L2_BW_total  =       0.9763 GB/Sec
gpu_total_sim_rate=395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 966, Miss = 303, Miss_rate = 0.314, Pending_hits = 32, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2901, Miss = 1063, Miss_rate = 0.366, Pending_hits = 129, Reservation_fails = 97
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4063
	L1D_total_cache_misses = 1436
	L1D_total_cache_miss_rate = 0.3534
	L1D_total_cache_pending_hits = 178
	L1D_total_cache_reservation_fails = 99
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 178
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 217

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 156448
gpgpu_n_tot_w_icount = 4889
gpgpu_n_stall_shd_mem = 2224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2574
gpgpu_n_mem_write_global = 217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7023
gpgpu_n_store_insn = 605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1244
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:292	W0_Idle:279328	W0_Scoreboard:114959	W1:967	W2:590	W3:330	W4:367	W5:348	W6:289	W7:176	W8:112	W9:122	W10:121	W11:45	W12:62	W13:66	W14:28	W15:0	W16:0	W17:25	W18:56	W19:0	W20:14	W21:0	W22:58	W23:0	W24:0	W25:0	W26:74	W27:52	W28:30	W29:23	W30:0	W31:0	W32:934
single_issue_nums: WS0:2781	WS1:674	WS2:614	WS3:820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10864 {8:1358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8680 {40:217,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48640 {40:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54320 {40:1358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1736 {8:217,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48640 {40:1216,}
maxmflatency = 426 
max_icnt2mem_latency = 92 
maxmrqlatency = 27 
max_icnt2sh_latency = 15 
averagemflatency = 248 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:619 	3 	7 	8 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2146 	645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1216 	0 	0 	0 	1555 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2631 	128 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         1         2         1         2         1         4         2         1         0         0         1         1         2         2 
dram[1]:         2         0         1         1         2         2         1         2         0         0         1         1         1         2         1         0 
dram[2]:         2         1         0         0         1         3         1         2         0         0         1         2         1         1         2         2 
dram[3]:         2         1         0         1         2         0         2         1         0         1         1         3         0         1         0         1 
dram[4]:         0         1         1         2         3         1         1         2         0         0         0         0         0         2         1         3 
dram[5]:         1         2         2         2         2         1         3         1         1         0         1         0         0         0         1         2 
dram[6]:         0         0         2         1         0         1         1         0         1         2         2         0         2         0         1         0 
dram[7]:         2         2         0         2         2         1         1         2         0         0         1         0         1         1         1         0 
dram[8]:         0         1         2         2         0         2         1         1         2         0         1         1         1         3         1         1 
dram[9]:         0         1         2         1         1         0         1         1         0         1         1         0         0         1         0         1 
dram[10]:         2         2         1         0         2         0         1         1         2         2         1         1         1         2         2         0 
dram[11]:         0         2         1         0         1         1         2         2         4         1         1         0         1         2         0         0 
maximum service time to same row:
dram[0]:     14778         0      6051     15917      7915      6588      6527     15920      6056      5938         0      6073      6030      6063     11721      6041 
dram[1]:     11327     30285      6060      6410      6466     16337      6014     23774     16307      5996      6055      7786      6069     11447     18903         0 
dram[2]:      5942      6043      6061         0      6096      6523      5964      6054         0      6508      6021      6043      6788      6011      5668     10071 
dram[3]:      5970      6058         0      6024     33549     12305      5945      6783         0      8410      7726     11331     12135      6418         0      6045 
dram[4]:     12231      6029      9854      6044      6509      6006      6781      6518      7477      8656      6069         0         0      9694      6510      8266 
dram[5]:      6066      6065      6465      6045      6099      5998     23272      6654      5952      6059      7037         0         0         0      8649     11333 
dram[6]:      6016         0      6055      6071      6422      6515      5963      8239      6013      5931     13244     23504      6512      5941     14300     10789 
dram[7]:      6335      6699     11324      6514      7008      9046     14775      8326      6413      6091      6482      5957      7476      5959      6046     10384 
dram[8]:      6078      6047     18408      6049         0      6062      5977      6056      6520         0     10070      6865     11334     11278     12693      7252 
dram[9]:         0      6020     20519     21197      6048         0      5932      5935      6429      5985      6050     10386      9211      6615         0     10678 
dram[10]:     16441      6526      5675     10665      5965      6467      6053      6037      6391     11323      8653      5925     20356      6044     10811      6052 
dram[11]:      6000      6517      6212      6502     20023      6596      8558     13211     29122      8799      5943     12303      5944     13242         0     11723 
average row accesses per activate:
dram[0]:  1.500000      -nan  1.000000  2.000000  1.200000  1.285714  1.666667  2.333333  1.500000  1.000000      -nan  1.000000  1.500000  1.000000  1.200000  1.333333 
dram[1]:  1.666667  1.000000  1.000000  1.000000  1.666667  1.166667  2.000000  1.500000  1.000000  1.000000  1.333333  1.000000  1.000000  1.500000  1.000000      -nan 
dram[2]:  2.000000  1.000000  1.000000       inf  1.000000  2.000000  1.333333  1.500000      -nan  2.000000  1.333333  1.500000  1.333333  1.000000  1.400000  1.250000 
dram[3]:  1.200000  1.000000      -nan  1.000000  1.500000  1.000000  1.666667  1.000000      -nan  1.000000  1.500000  2.000000  2.000000  1.000000      -nan  1.000000 
dram[4]:  1.000000  1.000000  1.142857  1.333333  2.000000  1.333333  1.000000  2.500000  1.000000  1.000000  2.000000      -nan      -nan  1.500000  1.000000  1.666667 
dram[5]:  1.000000  1.500000  2.000000  1.500000  2.000000  1.000000  1.625000  1.333333  1.500000  1.000000  1.000000      -nan       inf      -nan  1.000000  1.500000 
dram[6]:  1.000000      -nan  2.000000  1.000000  1.000000  1.200000  1.000000  1.000000  1.500000  1.500000  1.166667  1.000000  1.666667  1.000000  1.250000  1.000000 
dram[7]:  1.500000  1.500000  1.000000  2.000000  1.200000  1.000000  1.200000  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[8]:  1.000000  1.000000  1.142857  2.000000      -nan  2.000000  1.400000  1.500000  1.500000      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000 
dram[9]:      -nan  1.000000  1.500000  1.000000  1.333333      -nan  1.000000  1.500000  2.000000  1.000000  1.333333  2.000000  1.000000  3.000000      -nan  1.000000 
dram[10]:  1.333333  2.000000  1.000000  1.000000  1.500000  2.000000  1.000000  1.000000  1.400000  1.333333  1.000000  1.000000  1.000000  1.500000  1.400000  1.000000 
dram[11]:  1.000000  1.142857  1.000000  1.000000  1.000000  1.000000  1.333333  1.666667  2.500000  1.000000  1.000000  1.000000  1.250000  1.090909      -nan  3.000000 
average row locality = 645/498 = 1.295181
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         7         4         6         9         5         7         3         2         0         1         6         2         6         4 
dram[1]:         5         1         2         3         5         7         4         3         1         1         4         4         2         9         2         0 
dram[2]:         6         3         1         1         3         4         4         6         0         2         4         3         4         2         7        10 
dram[3]:         6         2         0         6         3         1         5         6         0         3         3         4         2         3         0         4 
dram[4]:         1         2         8         4         6         4         4         5         1         1         2         0         0         3         5         5 
dram[5]:         3         3         4         3         4         2        13         4         3         1         2         0         1         0         3         3 
dram[6]:         1         0         4         3         1         6         2         1         3         3         7         1         5         1         5         1 
dram[7]:         3         3         1         4         6         2         6         4         1         1         4         1         4         3         3         1 
dram[8]:         1         2         8         4         0         6         7         3         6         0         5         9         2         5         3         4 
dram[9]:         0         4         6         3         4         0         4         3         2         2         4         2         1         3         0         4 
dram[10]:         4         4         2         1         6         2         3         3        14         4         2         3         2         6         7         1 
dram[11]:         1         8         2         1         2         4         4         5         5         2         2         1         5        12         0         3 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 65/42 = 1.55
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1161    none         679       686       508       506       563       480      1107       585    none        2854       911      1477       505       782
dram[1]:        616      1888       897       939       699       701       737       356     31355      1068       905       518       798       369      1450    none  
dram[2]:        475       656      1476      2343       942       845       569       433    none         785       905       727       737      1354      1733       951
dram[3]:        875       797    none         697       944      2293       625       700    none        1087       495       463       996       933    none        1592
dram[4]:       2753       698       614       486       351      1028       694       918      1660      1457       578    none      none         357       907      1085
dram[5]:       1532       803       676       804       804      1463       373       519      1031      1891      1563    none        1241    none        1197      1488
dram[6]:       1236    none         813       506      2127       761       369       986       954       798       828      1889       448      1906      1217      5060
dram[7]:        586      1222     93310       452       357      1342       504       689      1659      1697       914       369       820       727      1811      6091
dram[8]:       1472       696      1088      1329    none         690       425       722       502    none         985       514      1349       662      2285      1676
dram[9]:     none         525       968      2187       741    none         942       729      1220      1457       465       999      3191      1016    none         638
dram[10]:        466       569      3185      2320       536      1115       655       574       597       359      1898      1313      1682       551       448       796
dram[11]:        800       552       369      1889      1441       477      1076       526       656      1676       803      2526      1015       498    none        1360
maximum mf latency per bank:
dram[0]:        368         0       403       374       374       372       367       375       364       374       234       384       426       382       377       367
dram[1]:        382       351       365       368       363       376       366       361       351       397       381       362       366       388       369       234
dram[2]:        381       375       369       368       369       372       378       396       235       359       378       373       374       370       374       379
dram[3]:        375       372       236       410       372       354       372       403       235       379       360       378       351       368       234       374
dram[4]:        351       400       388       394       367       399       394       364       352       352       362       233       234       379       387       388
dram[5]:        365       364       367       402       370       393       374       375       380       357       367       236       375       233       364       371
dram[6]:        367       235       374       363       360       370       376       353       380       375       379       351       378       361       378       355
dram[7]:        394       364       353       365       361       362       376       376       355       364       374       369       405       393       362       353
dram[8]:        370       369       399       361       235       383       402       367       379       237       414       387       374       367       403       397
dram[9]:        236       376       386       366       375       235       419       374       363       373       391       353       351       369       234       372
dram[10]:        372       364       363       353       365       352       368       372       369       374       402       378       365       406       378       361
dram[11]:        366       390       375       355       363       373       374       362       370       361       373       353       372       404       235       355

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320069 n_act=50 n_pre=36 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008119
n_activity=3273 dram_eff=0.07944
bk0: 3a 320096i bk1: 0a 320220i bk2: 7a 319909i bk3: 4a 320129i bk4: 6a 319938i bk5: 9a 319892i bk6: 5a 320084i bk7: 7a 320070i bk8: 3a 320140i bk9: 2a 320140i bk10: 0a 320219i bk11: 1a 320185i bk12: 6a 319999i bk13: 2a 320148i bk14: 6a 319999i bk15: 4a 320095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261538
Row_Buffer_Locality_read = 0.261538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.348548
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000812 
total_CMD = 320220 
util_bw = 260 
Wasted_Col = 978 
Wasted_Row = 559 
Idle = 318423 

BW Util Bottlenecks: 
RCDc_limit = 1110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320069 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 36 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 65 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000237337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320100 n_act=41 n_pre=26 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000662
n_activity=2873 dram_eff=0.07379
bk0: 5a 320096i bk1: 1a 320195i bk2: 2a 320150i bk3: 3a 320102i bk4: 5a 320101i bk5: 7a 319955i bk6: 4a 320140i bk7: 3a 320143i bk8: 1a 320196i bk9: 1a 320198i bk10: 4a 320093i bk11: 4a 320044i bk12: 2a 320135i bk13: 9a 319913i bk14: 2a 320134i bk15: 0a 320213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226415
Row_Buffer_Locality_read = 0.226415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239943
Bank_Level_Parallism_Col = 1.086022
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053763 

BW Util details:
bwutil = 0.000662 
total_CMD = 320220 
util_bw = 212 
Wasted_Col = 874 
Wasted_Row = 411 
Idle = 318723 

BW Util Bottlenecks: 
RCDc_limit = 939 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320100 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 26 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 53 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178003
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320089 n_act=44 n_pre=29 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007495
n_activity=2707 dram_eff=0.08866
bk0: 6a 320060i bk1: 3a 320074i bk2: 1a 320180i bk3: 1a 320195i bk4: 3a 320099i bk5: 4a 320141i bk6: 4a 320086i bk7: 6a 320044i bk8: 0a 320216i bk9: 2a 320198i bk10: 4a 320103i bk11: 3a 320140i bk12: 4a 320085i bk13: 2a 320153i bk14: 7a 320003i bk15: 10a 319810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.283333
Row_Buffer_Locality_read = 0.283333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412274
Bank_Level_Parallism_Col = 1.188312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174242 

BW Util details:
bwutil = 0.000749 
total_CMD = 320220 
util_bw = 240 
Wasted_Col = 831 
Wasted_Row = 410 
Idle = 318739 

BW Util Bottlenecks: 
RCDc_limit = 970 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320089 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 29 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 73 
issued_total_col = 60 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.015267 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000296671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320105 n_act=40 n_pre=27 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005996
n_activity=2946 dram_eff=0.06517
bk0: 6a 320000i bk1: 2a 320138i bk2: 0a 320222i bk3: 6a 319957i bk4: 3a 320142i bk5: 1a 320192i bk6: 5a 320094i bk7: 6a 319883i bk8: 0a 320212i bk9: 3a 320080i bk10: 3a 320143i bk11: 4a 320145i bk12: 2a 320193i bk13: 3a 320099i bk14: 0a 320220i bk15: 4a 320058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166667
Row_Buffer_Locality_read = 0.166667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140992
Bank_Level_Parallism_Col = 1.045259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035560 

BW Util details:
bwutil = 0.000600 
total_CMD = 320220 
util_bw = 192 
Wasted_Col = 892 
Wasted_Row = 553 
Idle = 318583 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320105 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 27 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 48 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0002186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320107 n_act=38 n_pre=24 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006371
n_activity=2569 dram_eff=0.07941
bk0: 1a 320192i bk1: 2a 320150i bk2: 8a 319828i bk3: 4a 320087i bk4: 6a 320090i bk5: 4a 320088i bk6: 4a 320013i bk7: 5a 320136i bk8: 1a 320191i bk9: 1a 320195i bk10: 2a 320198i bk11: 0a 320225i bk12: 0a 320227i bk13: 3a 320153i bk14: 5a 319978i bk15: 5a 320081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.254902
Row_Buffer_Locality_read = 0.254902
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240727
Bank_Level_Parallism_Col = 1.147460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133829 

BW Util details:
bwutil = 0.000637 
total_CMD = 320220 
util_bw = 204 
Wasted_Col = 751 
Wasted_Row = 516 
Idle = 318749 

BW Util Bottlenecks: 
RCDc_limit = 860 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320107 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 51 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368497
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320116 n_act=35 n_pre=21 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006121
n_activity=2322 dram_eff=0.08441
bk0: 3a 320093i bk1: 3a 320148i bk2: 4a 320150i bk3: 3a 320144i bk4: 4a 320137i bk5: 2a 320147i bk6: 13a 319839i bk7: 4a 320077i bk8: 3a 320131i bk9: 1a 320187i bk10: 2a 320137i bk11: 0a 320216i bk12: 1a 320192i bk13: 0a 320222i bk14: 3a 320103i bk15: 3a 320150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.306122
Row_Buffer_Locality_read = 0.306122
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244255
Bank_Level_Parallism_Col = 1.124839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074646 

BW Util details:
bwutil = 0.000612 
total_CMD = 320220 
util_bw = 196 
Wasted_Col = 716 
Wasted_Row = 353 
Idle = 318955 

BW Util Bottlenecks: 
RCDc_limit = 796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320116 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 49 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.009615 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000140528
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320119 n_act=37 n_pre=22 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005496
n_activity=2430 dram_eff=0.07243
bk0: 1a 320196i bk1: 0a 320226i bk2: 4a 320103i bk3: 3a 320103i bk4: 1a 320203i bk5: 6a 319994i bk6: 2a 320140i bk7: 1a 320196i bk8: 3a 320088i bk9: 3a 320124i bk10: 7a 319942i bk11: 1a 320184i bk12: 5a 320083i bk13: 1a 320187i bk14: 5a 320043i bk15: 1a 320188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.204545
Row_Buffer_Locality_read = 0.204545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291032
Bank_Level_Parallism_Col = 1.143038
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112658 

BW Util details:
bwutil = 0.000550 
total_CMD = 320220 
util_bw = 176 
Wasted_Col = 730 
Wasted_Row = 359 
Idle = 318955 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320119 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 44 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.019802 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.18256e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320112 n_act=39 n_pre=23 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005871
n_activity=2943 dram_eff=0.06388
bk0: 3a 320141i bk1: 3a 320150i bk2: 1a 320198i bk3: 4a 320152i bk4: 6a 320006i bk5: 2a 320147i bk6: 6a 320002i bk7: 4a 320082i bk8: 1a 320191i bk9: 1a 320193i bk10: 4a 320049i bk11: 1a 320169i bk12: 4a 320016i bk13: 3a 320061i bk14: 3a 320142i bk15: 1a 320193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170213
Row_Buffer_Locality_read = 0.170213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170349
Bank_Level_Parallism_Col = 1.083524
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068650 

BW Util details:
bwutil = 0.000587 
total_CMD = 320220 
util_bw = 188 
Wasted_Col = 829 
Wasted_Row = 491 
Idle = 318712 

BW Util Bottlenecks: 
RCDc_limit = 890 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320112 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 47 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.009259 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.81057e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320067 n_act=52 n_pre=38 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008119
n_activity=2962 dram_eff=0.08778
bk0: 1a 320188i bk1: 2a 320149i bk2: 8a 319858i bk3: 4a 320129i bk4: 0a 320219i bk5: 6a 320084i bk6: 7a 319995i bk7: 3a 320134i bk8: 6a 320037i bk9: 0a 320220i bk10: 5a 319994i bk11: 9a 319754i bk12: 2a 320134i bk13: 5a 320086i bk14: 3a 320094i bk15: 4a 320008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540881
Bank_Level_Parallism_Col = 1.226744
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150194 

BW Util details:
bwutil = 0.000812 
total_CMD = 320220 
util_bw = 260 
Wasted_Col = 922 
Wasted_Row = 510 
Idle = 318528 

BW Util Bottlenecks: 
RCDc_limit = 1112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320067 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 38 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 65 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.013072 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.12285e-06
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320124 n_act=34 n_pre=21 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005246
n_activity=2093 dram_eff=0.08027
bk0: 0a 320216i bk1: 4a 320040i bk2: 6a 320030i bk3: 3a 320094i bk4: 4a 320093i bk5: 0a 320215i bk6: 4a 319972i bk7: 3a 320129i bk8: 2a 320194i bk9: 2a 320145i bk10: 4a 320099i bk11: 2a 320195i bk12: 1a 320199i bk13: 3a 320150i bk14: 0a 320222i bk15: 4a 320049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214286
Row_Buffer_Locality_read = 0.214286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371665
Bank_Level_Parallism_Col = 1.139918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119342 

BW Util details:
bwutil = 0.000525 
total_CMD = 320220 
util_bw = 168 
Wasted_Col = 673 
Wasted_Row = 319 
Idle = 319060 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320124 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 21 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 55 
issued_total_col = 42 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010417 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368497
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320074 n_act=49 n_pre=33 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007995
n_activity=3621 dram_eff=0.0707
bk0: 4a 320094i bk1: 4a 320149i bk2: 2a 320150i bk3: 1a 320198i bk4: 6a 320053i bk5: 2a 320192i bk6: 3a 320093i bk7: 3a 320101i bk8: 14a 319764i bk9: 4a 320086i bk10: 2a 320140i bk11: 3a 320097i bk12: 2a 320144i bk13: 6a 320041i bk14: 7a 319967i bk15: 1a 320187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234375
Row_Buffer_Locality_read = 0.234375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153931
Bank_Level_Parallism_Col = 1.057573
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053144 

BW Util details:
bwutil = 0.000799 
total_CMD = 320220 
util_bw = 256 
Wasted_Col = 1081 
Wasted_Row = 602 
Idle = 318281 

BW Util Bottlenecks: 
RCDc_limit = 1139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320074 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 64 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=320220 n_nop=320086 n_act=46 n_pre=31 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000712
n_activity=3151 dram_eff=0.07236
bk0: 1a 320199i bk1: 8a 319874i bk2: 2a 320131i bk3: 1a 320192i bk4: 2a 320149i bk5: 4a 320024i bk6: 4a 320099i bk7: 5a 320098i bk8: 5a 320147i bk9: 2a 320147i bk10: 2a 320141i bk11: 1a 320196i bk12: 5a 320038i bk13: 12a 319626i bk14: 0a 320208i bk15: 3a 320195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.192982
Row_Buffer_Locality_read = 0.192982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.334407
Bank_Level_Parallism_Col = 1.149485
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109278 

BW Util details:
bwutil = 0.000712 
total_CMD = 320220 
util_bw = 228 
Wasted_Col = 903 
Wasted_Row = 530 
Idle = 318559 

BW Util Bottlenecks: 
RCDc_limit = 1037 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 320220 
n_nop = 320086 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 31 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 77 
issued_total_col = 57 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000468428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 76, Miss = 29, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 229, Miss = 25, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 67, Miss = 28, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 118, Miss = 33, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 99, Miss = 35, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 73, Miss = 23, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 102, Miss = 33, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 82, Miss = 31, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 77, Miss = 28, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 99, Miss = 37, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 77, Miss = 20, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 77, Miss = 20, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 542, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 23, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 129, Miss = 40, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 107, Miss = 39, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 104, Miss = 25, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 25, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 120, Miss = 42, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 67, Miss = 24, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 87, Miss = 21, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 99, Miss = 36, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2791
L2_total_cache_misses = 717
L2_total_cache_miss_rate = 0.2569
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 217
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2791
icnt_total_pkts_simt_to_mem=2791
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2791
Req_Network_cycles = 124872
Req_Network_injected_packets_per_cycle =       0.0224 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0065
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 2791
Reply_Network_cycles = 124872
Reply_Network_injected_packets_per_cycle =        0.0224
Reply_Network_conflicts_per_cycle =        0.0054
Reply_Network_conflicts_per_cycle_util =       0.2408
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 395 (inst/sec)
gpgpu_simulation_rate = 991 (cycle/sec)
gpgpu_silicon_slowdown = 1377396x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (2,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 75469
gpu_sim_insn = 68680
gpu_ipc =       0.9100
gpu_tot_sim_cycle = 200341
gpu_tot_sim_insn = 118546
gpu_tot_ipc =       0.5917
gpu_tot_issued_cta = 7
gpu_occupancy = 12.6503% 
gpu_tot_occupancy = 9.8328% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0813
partiton_level_parallism_total  =       0.0446
partiton_level_parallism_util =       1.0953
partiton_level_parallism_util_total  =       1.0659
L2_BW  =       3.5508 GB/Sec
L2_BW_total  =       1.9461 GB/Sec
gpu_total_sim_rate=583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 966, Miss = 303, Miss_rate = 0.314, Pending_hits = 32, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2901, Miss = 1063, Miss_rate = 0.366, Pending_hits = 129, Reservation_fails = 97
	L1D_cache_core[5]: Access = 6703, Miss = 2246, Miss_rate = 0.335, Pending_hits = 289, Reservation_fails = 807
	L1D_cache_core[6]: Access = 5116, Miss = 1575, Miss_rate = 0.308, Pending_hits = 204, Reservation_fails = 234
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15882
	L1D_total_cache_misses = 5257
	L1D_total_cache_miss_rate = 0.3310
	L1D_total_cache_pending_hits = 671
	L1D_total_cache_reservation_fails = 1140
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 671
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 678

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 690
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 450
ctas_completed 7, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 479520
gpgpu_n_tot_w_icount = 14985
gpgpu_n_stall_shd_mem = 7872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8248
gpgpu_n_mem_write_global = 678
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22389
gpgpu_n_store_insn = 1622
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425	W0_Idle:517569	W0_Scoreboard:355117	W1:4335	W2:1862	W3:1168	W4:846	W5:891	W6:706	W7:554	W8:339	W9:412	W10:195	W11:110	W12:190	W13:174	W14:90	W15:61	W16:95	W17:103	W18:98	W19:182	W20:67	W21:95	W22:116	W23:144	W24:14	W25:104	W26:219	W27:88	W28:101	W29:64	W30:55	W31:33	W32:1474
single_issue_nums: WS0:5534	WS1:3479	WS2:2490	WS3:3482	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 39656 {8:4957,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27120 {40:678,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 131640 {40:3291,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 198280 {40:4957,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5424 {8:678,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 131640 {40:3291,}
maxmflatency = 545 
max_icnt2mem_latency = 220 
maxmrqlatency = 88 
max_icnt2sh_latency = 33 
averagemflatency = 257 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2135 	18 	29 	68 	59 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6590 	2316 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3252 	39 	0 	0 	5465 	141 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8172 	493 	204 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	147 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         2         2         1         2         3         4         2         2         1         1         3         2         2         2 
dram[1]:         2         2         2         1         2         2         3         4         3         1         2         2         2         3         1         0 
dram[2]:         3         1         2         1         1         3         2         2         2         6         2         2         2         1         2         2 
dram[3]:         2         2         1         2         2         2         2         1         1         2         2         3         2         2         1         2 
dram[4]:         2         2         2         2         3         2         2         3         3         1         2         4         1         2         1         3 
dram[5]:         2         2         2         2         2         1         3         2         2         1         1         2         1         1         1         2 
dram[6]:         2         1         2         1         1         3         1         1         1         2         2         1         2         1         3         2 
dram[7]:         2         2         1         2         2         2         2         2         2         2         1         2         3         2         2         1 
dram[8]:         1         1         2         2         2         3         3         2         2         2         1         1         1         3         1         1 
dram[9]:         0         1         2         2         2         1         2         2         2         1         2         3         2         2         2         1 
dram[10]:         2         2         1         1         2         2         2         2         2         2         1         1         1         2         2         2 
dram[11]:         2         2         2         2         1         1         2         2         4         3         2         1         2         2         2         3 
maximum service time to same row:
dram[0]:     14778      6004      7664     15917      7915     12173      9841     15920      6326      5938      7052     15191     10698      7537     13858      6041 
dram[1]:     11327     30285      6060      6410      6466     16337      6515     23774     25808      5996      6055      7786      6069     17127     18903     14066 
dram[2]:      8833      6043      9077      6466      8878      6523      6203      7197      6005     21432      7984      6043      6788      7111      5668     10071 
dram[3]:      5970      9834      6011      6024     33549     12305      6969      9893     16833      8410      7726     11331     19184      6418      6012      6045 
dram[4]:     12231      6029      9854      6044      8197     16559      6781     10820     17923      8656      6069      5934      6067     20774      6510      8266 
dram[5]:      6066      6065      6465      6902      6099      5998     23272      9329      8380      8058      8540      7779      7759     10911      8649     11333 
dram[6]:     13130      6005     15586     19924      8623      7848      5963     12125      8654      5931     13244     23504      6512      6810     33592     10789 
dram[7]:      6608      6699     11324      6514      7008     16404     14775      8326      6413      6500      8390      6427      7476      6476      7100     10384 
dram[8]:      6078     14444     18408      6049      5923     14640      5977      6056      6520      7664     10070      6865     11334     11278     12693      7252 
dram[9]:      5976      6020     20519     21197     35006     44868      8631      5935     20684     27681     12623     16895     12026      6615      6915     10678 
dram[10]:     16441      7755     10868     10665      7597      6467     10112      6421      8721     11323      8653      6242     20356      7334     10811     12952 
dram[11]:      7555      9383      6212     11467     20023      6759      8558     13211     29122     11214     10711     12303     10782     16545      6006     11723 
average row accesses per activate:
dram[0]:  1.750000  1.375000  1.045455  1.210526  1.076923  1.235294  1.500000  1.285714  1.428571  1.500000  1.000000  1.000000  1.187500  1.066667  1.200000  1.181818 
dram[1]:  1.294118  1.285714  1.285714  1.000000  1.230769  1.083333  1.176471  1.307692  1.285714  1.000000  1.052632  1.066667  1.166667  1.555556  1.111111  1.000000 
dram[2]:  1.416667  1.333333  1.285714  1.166667  1.000000  1.250000  1.100000  1.444444  1.062500  2.000000  1.083333  1.250000  1.250000  1.076923  1.230769  1.166667 
dram[3]:  1.066667  1.153846  1.000000  1.071429  1.090909  1.500000  1.111111  1.000000  2.500000  1.125000  1.166667  1.333333  1.714286  1.071429  1.200000  1.090909 
dram[4]:  1.200000  1.200000  1.200000  1.333333  1.250000  1.100000  1.066667  1.625000  1.500000  1.000000  1.250000  1.600000  1.000000  1.166667  1.000000  1.375000 
dram[5]:  1.125000  1.222222  1.500000  1.071429  2.000000  1.100000  1.384615  1.200000  1.071429  1.111111  1.000000  1.166667  1.100000  1.000000  1.000000  1.230769 
dram[6]:  1.600000  1.000000  1.500000  1.000000  1.000000  1.250000  1.125000  1.000000  1.181818  1.222222  1.200000  1.000000  1.250000  1.000000  1.500000  1.111111 
dram[7]:  1.111111  1.500000  1.000000  1.400000  1.363636  1.200000  1.230769  1.272727  1.111111  1.100000  1.000000  1.111111  1.142857  1.181818  1.307692  1.083333 
dram[8]:  1.000000  1.400000  1.250000  1.750000  1.250000  1.461538  1.133333  1.375000  1.333333  1.200000  1.000000  1.000000  1.083333  1.214286  1.000000  1.142857 
dram[9]:  1.000000  1.125000  1.272727  1.071429  1.416667  1.333333  1.100000  1.222222  1.181818  1.000000  1.363636  1.444444  1.400000  1.250000  1.166667  1.125000 
dram[10]:  1.272727  1.300000  1.000000  1.000000  1.153846  1.285714  1.117647  1.125000  1.315789  1.100000  1.125000  1.000000  1.000000  1.133333  1.133333  1.176471 
dram[11]:  1.142857  1.055556  1.050000  1.272727  1.000000  1.000000  1.125000  1.400000  1.700000  1.153846  1.076923  1.000000  1.272727  1.117647  1.333333  1.187500 
average row locality = 2329/1961 = 1.187659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7        11        23        23        14        21        12        18        10        12        10         4        19        16        12        13 
dram[1]:        22         9         9         9        16        13        20        17         9         8        20        16        14        14        10         1 
dram[2]:        17         8         9         7         7        10        11        13        17        14        13         5        10        14        16        14 
dram[3]:        16        15         2        15        12        12        20        12         5         9         7        16        12        15         6        12 
dram[4]:         6        12        18         8        15        11        16        13         9        14         5         8         7         7         9        11 
dram[5]:         9        11         9        15        10        11        18        18        15        10         8        14        11        10         7        16 
dram[6]:         8         8         9         8        12        15         9         4        13        11        12         7        10         9        18        20 
dram[7]:        10         6         9         7        15         6        16        14        10        11        15        10        16        13        17        13 
dram[8]:         7         7        15         7        15        19        17        11        12        12         9        16        13        17        11         8 
dram[9]:         1         9        14        15        17         4        11        11        13         7        15        13         7        10        14         9 
dram[10]:        14        13         5        10        15         9        19         9        25        11         9        12        14        17        17        20 
dram[11]:         8        19        21        14        15         9         9        14        17        15        14         4        14        19         8        19 
total dram reads = 2329
bank skew: 25/1 = 25.00
chip skew: 225/169 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1275       763       669       728       606       625       772       513       878       556       713      1547       962       711       603       933
dram[1]:        627       760       895      1213       704       870       717       506     26629       838       760       581       672       490      1063      3656
dram[2]:        526       815       995      1116      1167       973       631       701       664       636       968      1291       697       700      1269      1378
dram[3]:        855       661      2786       764       761       913       551       726      1144       997       799       598       869       925      1119      1164
dram[4]:       1553       579       859       892       480       996       665       796       739       678      1108       724      1262       885      1059       982
dram[5]:       1427       821      1215       940       946       875       547       592       829       793      1285       859       812       635      1216       844
dram[6]:        860      1049      1544      1071       784       768       489      1512       756       724      1050       961       825      1053       857       900
dram[7]:        662      1361     11550      1300       513      1231       735       609       712       934       695       581       767       677       904      1236
dram[8]:       1099      1176      1220      2371       900       626       525       873       711       841      1110       741       804       631      1273      1597
dram[9]:       7948       875      1420      1630       757       959       984       786       818      1519       662       579      1324       982       831       583
dram[10]:        516       610      3998      1485       637       962       525      1134       749       605      1364       849       827       632       535       472
dram[11]:        657       702       883      1280       695       650      1326       648       632       707       747      1706       883       670      1394       738
maximum mf latency per bank:
dram[0]:        382       436       532       462       410       449       375       438       375       426       531       387       434       425       382       414
dram[1]:        401       372       421       399       446       441       389       385       447       397       405       387       423       388       513       351
dram[2]:        544       448       400       386       379       408       410       396       412       406       380       396       530       405       450       539
dram[3]:        394       397       391       499       432       406       436       403       364       437       415       512       532       392       486       411
dram[4]:        397       406       507       394       415       399       455       394       401       392       377       399       407       379       545       464
dram[5]:        388       391       392       402       370       412       385       390       406       428       395       435       405       419       391       519
dram[6]:        401       434       375       516       438       400       437       388       381       401       388       365       399       389       393       470
dram[7]:        449       400       393       383       430       503       421       400       377       406       414       379       405       413       402       398
dram[8]:        409       369       469       390       423       460       413       420       401       414       414       400       386       406       403       397
dram[9]:        381       533       536       396       393       373       419       396       420       404       438       386       429       402       389       372
dram[10]:        443       527       378       376       409       440       512       414       542       418       402       401       399       416       411       530
dram[11]:        493       461       433       522       425       445       411       431       421       452       472       425       429       510       406       440

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513175 n_act=188 n_pre=172 n_ref_event=0 n_req=225 n_rd=225 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001752
n_activity=11824 dram_eff=0.07612
bk0: 7a 513525i bk1: 11a 513356i bk2: 23a 512677i bk3: 23a 512675i bk4: 14a 512996i bk5: 21a 512921i bk6: 12a 513354i bk7: 18a 513040i bk8: 10a 513415i bk9: 12a 513289i bk10: 10a 513258i bk11: 4a 513546i bk12: 19a 512862i bk13: 16a 513014i bk14: 12a 513283i bk15: 13a 513184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173333
Row_Buffer_Locality_read = 0.173333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470668
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001752 
total_CMD = 513756 
util_bw = 900 
Wasted_Col = 3599 
Wasted_Row = 2497 
Idle = 506760 

BW Util Bottlenecks: 
RCDc_limit = 4136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513175 
Read = 225 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 225 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.006885 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513217 n_act=175 n_pre=159 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001612
n_activity=11439 dram_eff=0.07238
bk0: 22a 512891i bk1: 9a 513421i bk2: 9a 513366i bk3: 9a 513352i bk4: 16a 513097i bk5: 13a 513104i bk6: 20a 512915i bk7: 17a 513116i bk8: 9a 513403i bk9: 8a 513355i bk10: 20a 512715i bk11: 16a 512997i bk12: 14a 513133i bk13: 14a 513276i bk14: 10a 513314i bk15: 1a 513723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.154589
Row_Buffer_Locality_read = 0.154589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444875
Bank_Level_Parallism_Col = 1.150984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115665 

BW Util details:
bwutil = 0.001612 
total_CMD = 513756 
util_bw = 828 
Wasted_Col = 3446 
Wasted_Row = 2271 
Idle = 507211 

BW Util Bottlenecks: 
RCDc_limit = 3931 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513217 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 159 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 207 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.001049 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003711 
queue_avg = 0.001002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513288 n_act=151 n_pre=135 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00144
n_activity=9152 dram_eff=0.08086
bk0: 17a 513106i bk1: 8a 513446i bk2: 9a 513385i bk3: 7a 513406i bk4: 7a 513438i bk5: 10a 513339i bk6: 11a 513246i bk7: 13a 513309i bk8: 17a 512995i bk9: 14a 513356i bk10: 13a 513178i bk11: 5a 513563i bk12: 10a 513349i bk13: 14a 513045i bk14: 16a 513133i bk15: 14a 513111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.189189
Row_Buffer_Locality_read = 0.189189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460929
Bank_Level_Parallism_Col = 1.184261
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152591 

BW Util details:
bwutil = 0.001440 
total_CMD = 513756 
util_bw = 740 
Wasted_Col = 2841 
Wasted_Row = 1996 
Idle = 508179 

BW Util Bottlenecks: 
RCDc_limit = 3332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513288 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 185 
Row_Bus_Util =  0.000557 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000911 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.006410 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513280 n_act=158 n_pre=142 n_ref_event=0 n_req=186 n_rd=186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001448
n_activity=9565 dram_eff=0.07778
bk0: 16a 512975i bk1: 15a 513096i bk2: 2a 513642i bk3: 15a 513047i bk4: 12a 513160i bk5: 12a 513341i bk6: 20a 512740i bk7: 12a 513045i bk8: 5a 513663i bk9: 9a 513303i bk10: 7a 513466i bk11: 16a 513070i bk12: 12a 513433i bk13: 15a 513048i bk14: 6a 513439i bk15: 12a 513246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150538
Row_Buffer_Locality_read = 0.150538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572175
Bank_Level_Parallism_Col = 1.204489
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149626 

BW Util details:
bwutil = 0.001448 
total_CMD = 513756 
util_bw = 744 
Wasted_Col = 2912 
Wasted_Row = 1997 
Idle = 508103 

BW Util Bottlenecks: 
RCDc_limit = 3408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513280 
Read = 186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 186 
Row_Bus_Util =  0.000584 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.021008 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513328 n_act=140 n_pre=124 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001316
n_activity=8437 dram_eff=0.08012
bk0: 6a 513529i bk1: 12a 513249i bk2: 18a 512963i bk3: 8a 513466i bk4: 15a 513095i bk5: 11a 513232i bk6: 16a 512944i bk7: 13a 513338i bk8: 9a 513440i bk9: 14a 513082i bk10: 5a 513564i bk11: 8a 513513i bk12: 7a 513438i bk13: 7a 513494i bk14: 9a 513288i bk15: 11a 513269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171598
Row_Buffer_Locality_read = 0.171598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498448
Bank_Level_Parallism_Col = 1.199370
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149703 

BW Util details:
bwutil = 0.001316 
total_CMD = 513756 
util_bw = 676 
Wasted_Col = 2590 
Wasted_Row = 1811 
Idle = 508679 

BW Util Bottlenecks: 
RCDc_limit = 3020 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513328 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 169 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000833 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.011682 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513258 n_act=164 n_pre=148 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001495
n_activity=10510 dram_eff=0.07307
bk0: 9a 513360i bk1: 11a 513318i bk2: 9a 513457i bk3: 15a 513061i bk4: 10a 513513i bk5: 11a 513287i bk6: 18a 513110i bk7: 18a 513020i bk8: 15a 513041i bk9: 10a 513301i bk10: 8a 513366i bk11: 14a 513059i bk12: 11a 513162i bk13: 10a 513182i bk14: 7a 513430i bk15: 16a 513148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.151042
Row_Buffer_Locality_read = 0.151042
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451866
Bank_Level_Parallism_Col = 1.166326
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125766 

BW Util details:
bwutil = 0.001495 
total_CMD = 513756 
util_bw = 768 
Wasted_Col = 3159 
Wasted_Row = 2137 
Idle = 507692 

BW Util Bottlenecks: 
RCDc_limit = 3641 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513258 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 164 
n_pre = 148 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 312 
issued_total_col = 192 
Row_Bus_Util =  0.000607 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.012048 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000420433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513305 n_act=149 n_pre=133 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=9795 dram_eff=0.07065
bk0: 8a 513466i bk1: 8a 513294i bk2: 9a 513416i bk3: 8a 513372i bk4: 12a 513124i bk5: 15a 513149i bk6: 9a 513378i bk7: 4a 513583i bk8: 13a 513166i bk9: 11a 513252i bk10: 12a 513275i bk11: 7a 513437i bk12: 10a 513384i bk13: 9a 513318i bk14: 18a 513146i bk15: 20a 512789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150289
Row_Buffer_Locality_read = 0.150289
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397164
Bank_Level_Parallism_Col = 1.150776
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123535 

BW Util details:
bwutil = 0.001347 
total_CMD = 513756 
util_bw = 692 
Wasted_Col = 2930 
Wasted_Row = 2111 
Idle = 508023 

BW Util Bottlenecks: 
RCDc_limit = 3319 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513305 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 149 
n_pre = 133 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 282 
issued_total_col = 173 
Row_Bus_Util =  0.000549 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000878 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.008869 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513268 n_act=160 n_pre=144 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001464
n_activity=10432 dram_eff=0.07209
bk0: 10a 513258i bk1: 6a 513572i bk2: 9a 513310i bk3: 7a 513525i bk4: 15a 513172i bk5: 6a 513534i bk6: 16a 513114i bk7: 14a 513176i bk8: 10a 513331i bk9: 11a 513287i bk10: 15a 513008i bk11: 10a 513302i bk12: 16a 512980i bk13: 13a 513134i bk14: 17a 513102i bk15: 13a 513167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148936
Row_Buffer_Locality_read = 0.148936
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426026
Bank_Level_Parallism_Col = 1.149926
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111340 

BW Util details:
bwutil = 0.001464 
total_CMD = 513756 
util_bw = 752 
Wasted_Col = 3141 
Wasted_Row = 2141 
Idle = 507722 

BW Util Bottlenecks: 
RCDc_limit = 3558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513268 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 188 
Row_Bus_Util =  0.000592 
CoL_Bus_Util = 0.000366 
Either_Row_CoL_Bus_Util = 0.000950 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.008197 
queue_avg = 0.000870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000870063
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513258 n_act=164 n_pre=148 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001526
n_activity=9212 dram_eff=0.08511
bk0: 7a 513413i bk1: 7a 513537i bk2: 15a 513113i bk3: 7a 513534i bk4: 15a 513168i bk5: 19a 512974i bk6: 17a 512993i bk7: 11a 513273i bk8: 12a 513272i bk9: 12a 513272i bk10: 9a 513328i bk11: 16a 512933i bk12: 13a 513182i bk13: 17a 513049i bk14: 11a 513171i bk15: 8a 513385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.163265
Row_Buffer_Locality_read = 0.163265
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.649739
Bank_Level_Parallism_Col = 1.225352
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172382 

BW Util details:
bwutil = 0.001526 
total_CMD = 513756 
util_bw = 784 
Wasted_Col = 2914 
Wasted_Row = 1766 
Idle = 508292 

BW Util Bottlenecks: 
RCDc_limit = 3517 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513258 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 164 
n_pre = 148 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 312 
issued_total_col = 196 
Row_Bus_Util =  0.000607 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.020080 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513331 n_act=140 n_pre=124 n_ref_event=0 n_req=170 n_rd=170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=9081 dram_eff=0.07488
bk0: 1a 513685i bk1: 9a 513337i bk2: 14a 513151i bk3: 15a 513052i bk4: 17a 513151i bk5: 4a 513614i bk6: 11a 513196i bk7: 11a 513281i bk8: 13a 513184i bk9: 7a 513325i bk10: 15a 513147i bk11: 13a 513321i bk12: 7a 513525i bk13: 10a 513282i bk14: 14a 513142i bk15: 9a 513375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182353
Row_Buffer_Locality_read = 0.182353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524871
Bank_Level_Parallism_Col = 1.186851
Bank_Level_Parallism_Ready = 1.005650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150519 

BW Util details:
bwutil = 0.001324 
total_CMD = 513756 
util_bw = 680 
Wasted_Col = 2636 
Wasted_Row = 1824 
Idle = 508616 

BW Util Bottlenecks: 
RCDc_limit = 3047 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513331 
Read = 170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 170 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000827 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.021176 
queue_avg = 0.000804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803884
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513178 n_act=191 n_pre=175 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001705
n_activity=11270 dram_eff=0.07773
bk0: 14a 513200i bk1: 13a 513234i bk2: 5a 513526i bk3: 10a 513292i bk4: 15a 513088i bk5: 9a 513423i bk6: 19a 512857i bk7: 9a 513356i bk8: 25a 512818i bk9: 11a 513259i bk10: 9a 513372i bk11: 12a 513180i bk12: 14a 513042i bk13: 17a 512959i bk14: 17a 512985i bk15: 20a 512855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127854
Row_Buffer_Locality_read = 0.127854
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527682
Bank_Level_Parallism_Col = 1.188732
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145711 

BW Util details:
bwutil = 0.001705 
total_CMD = 513756 
util_bw = 876 
Wasted_Col = 3565 
Wasted_Row = 2250 
Idle = 507065 

BW Util Bottlenecks: 
RCDc_limit = 4185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513178 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 219 
Row_Bus_Util =  0.000712 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.001125 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.012111 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000669579
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=513756 n_nop=513197 n_act=188 n_pre=172 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001705
n_activity=10435 dram_eff=0.08395
bk0: 8a 513259i bk1: 19a 512717i bk2: 21a 512686i bk3: 14a 513135i bk4: 15a 512948i bk5: 9a 513193i bk6: 9a 513271i bk7: 14a 513121i bk8: 17a 513231i bk9: 15a 513063i bk10: 14a 512980i bk11: 4a 513563i bk12: 14a 513071i bk13: 19a 512823i bk14: 8a 513458i bk15: 19a 512828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141553
Row_Buffer_Locality_read = 0.141553
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.819346
Bank_Level_Parallism_Col = 1.259747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211148 

BW Util details:
bwutil = 0.001705 
total_CMD = 513756 
util_bw = 876 
Wasted_Col = 3249 
Wasted_Row = 2128 
Idle = 507503 

BW Util Bottlenecks: 
RCDc_limit = 3953 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 513756 
n_nop = 513197 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 219 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.035778 
queue_avg = 0.003626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00362624

========= L2 cache stats =========
L2_cache_bank[0]: Access = 305, Miss = 111, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 300, Miss = 122, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1485, Miss = 124, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 234, Miss = 91, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 309, Miss = 108, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 292, Miss = 93, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 251, Miss = 88, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 114, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 271, Miss = 93, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 248, Miss = 92, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 113, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 304, Miss = 99, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 289, Miss = 90, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 764, Miss = 116, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 88, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 343, Miss = 111, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 347, Miss = 107, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 354, Miss = 100, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 299, Miss = 86, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 360, Miss = 126, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 286, Miss = 109, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 335, Miss = 114, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 328, Miss = 121, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8926
L2_total_cache_misses = 2511
L2_total_cache_miss_rate = 0.2813
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 678
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8926
icnt_total_pkts_simt_to_mem=8926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8926
Req_Network_cycles = 200341
Req_Network_injected_packets_per_cycle =       0.0446 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0066
Req_Bank_Level_Parallism =       1.0659
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 8926
Reply_Network_cycles = 200341
Reply_Network_injected_packets_per_cycle =        0.0446
Reply_Network_conflicts_per_cycle =        0.0181
Reply_Network_conflicts_per_cycle_util =       0.4295
Reply_Bank_Level_Parallism =       1.0563
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 583 (inst/sec)
gpgpu_simulation_rate = 986 (cycle/sec)
gpgpu_silicon_slowdown = 1384381x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 111694
gpu_sim_insn = 136623
gpu_ipc =       1.2232
gpu_tot_sim_cycle = 312035
gpu_tot_sim_insn = 255169
gpu_tot_ipc =       0.8178
gpu_tot_issued_cta = 11
gpu_occupancy = 14.3861% 
gpu_tot_occupancy = 12.1389% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1337
partiton_level_parallism_total  =       0.0765
partiton_level_parallism_util =       1.3254
partiton_level_parallism_util_total  =       1.2148
L2_BW  =       5.8390 GB/Sec
L2_BW_total  =       3.3396 GB/Sec
gpu_total_sim_rate=799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 966, Miss = 303, Miss_rate = 0.314, Pending_hits = 32, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2901, Miss = 1063, Miss_rate = 0.366, Pending_hits = 129, Reservation_fails = 97
	L1D_cache_core[5]: Access = 6703, Miss = 2246, Miss_rate = 0.335, Pending_hits = 289, Reservation_fails = 807
	L1D_cache_core[6]: Access = 5116, Miss = 1575, Miss_rate = 0.308, Pending_hits = 204, Reservation_fails = 234
	L1D_cache_core[7]: Access = 4812, Miss = 2117, Miss_rate = 0.440, Pending_hits = 240, Reservation_fails = 905
	L1D_cache_core[8]: Access = 5541, Miss = 2406, Miss_rate = 0.434, Pending_hits = 238, Reservation_fails = 819
	L1D_cache_core[9]: Access = 5946, Miss = 2421, Miss_rate = 0.407, Pending_hits = 301, Reservation_fails = 889
	L1D_cache_core[10]: Access = 6071, Miss = 2590, Miss_rate = 0.427, Pending_hits = 242, Reservation_fails = 765
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 38252
	L1D_total_cache_misses = 14791
	L1D_total_cache_miss_rate = 0.3867
	L1D_total_cache_pending_hits = 1692
	L1D_total_cache_reservation_fails = 4518
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1692
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2044
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2474
ctas_completed 11, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 1162176
gpgpu_n_tot_w_icount = 36318
gpgpu_n_stall_shd_mem = 19547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22153
gpgpu_n_mem_write_global = 1704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 52872
gpgpu_n_store_insn = 4122
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12928
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6619
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:693	W0_Idle:917006	W0_Scoreboard:845491	W1:11213	W2:4104	W3:2898	W4:2325	W5:1927	W6:2054	W7:1398	W8:983	W9:898	W10:436	W11:403	W12:445	W13:293	W14:310	W15:356	W16:159	W17:391	W18:437	W19:366	W20:222	W21:224	W22:292	W23:285	W24:116	W25:326	W26:260	W27:209	W28:123	W29:108	W30:88	W31:55	W32:2614
single_issue_nums: WS0:10428	WS1:8448	WS2:7148	WS3:10294	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 110288 {8:13786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68160 {40:1704,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 334680 {40:8367,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 551440 {40:13786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13632 {8:1704,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 334680 {40:8367,}
maxmflatency = 684 
max_icnt2mem_latency = 220 
maxmrqlatency = 287 
max_icnt2sh_latency = 33 
averagemflatency = 261 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:5028 	36 	91 	195 	261 	214 	170 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17755 	5870 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7993 	285 	84 	5 	14786 	508 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21872 	1511 	387 	86 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	240 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         2         2         2         2         3         4         3         3         1         2         3         2         2         2 
dram[1]:         3         3         2         2         2         2         3         4         3         3         3         4         2         3         2         2 
dram[2]:         3         3         2         2         2         3         2         3         2         6         2         2         2         2         3         2 
dram[3]:         2         3         2         2         2         2         2         3         4         2         2         3         2         2         3         2 
dram[4]:         2         2         2         2         3         2         2         3         3         3         2         4         2         2         2         3 
dram[5]:         2         3         2         2         4         2         3         2         2         2         3         2         2         2         2         2 
dram[6]:         3         1         2         2         1         3         2         2         3         2         3         2         3         2         3         2 
dram[7]:         2         2         1         2         2         2         3         2         2         3         2         2         3         2         3         2 
dram[8]:         2         3         2         3         3         3         3         2         2         2         3         3         2         3         2         2 
dram[9]:         2         2         3         3         4         2         2         2         2         2         2         3         3         3         2         2 
dram[10]:         2         2         2         2         2         2         3         2         2         2         2         2         2         2         2         2 
dram[11]:         2         2         2         2         1         1         2         2         4         3         3         2         2         2         2         3 
maximum service time to same row:
dram[0]:     14778      6004      7664     15917      7915     12173      9841     15920     23263      5938      7804     15191     10698      7537     13858      6041 
dram[1]:     11327     30285      6060      6410      6701     16337     27636     23774     25808      5996      6055      7786      8524     17127     18903     14066 
dram[2]:      8833     12721      9077      6466      8878     16309      6203      9213      6005     21432      7984      6043      7385      7111      6762     10071 
dram[3]:     28736     37146      9951      6024     33549     12305      6969      9893     16833      8410      7726     11331     19184      6849     19352      6045 
dram[4]:     67549     79081     31463      6044      8197     16559     12270     32349     17923      8656      6271      7986      8307     20774      6510     11760 
dram[5]:      6066     10551      7624      6902      8025      5998     23272      9329      8380      8058      8540      7779      7839     14136      8649     11333 
dram[6]:     13130      6050     15586     19924      8623      9040     13952     12125     10054     16820     13244     23504      6512      8109     33592     13242 
dram[7]:      6608     34079     11324      7188     22614     16404     14775      8326      6413      6500      8390      9671      7476      6476      9366     10384 
dram[8]:      6078     23497     20186      8238      5923     14640     37120      6056     10901     20351     10070      6865     11334     13455     12693     24503 
dram[9]:      5976      8742     20519     21197     35006     44868      8631     15968     20684     27681     12623     16895     12026      6615      6915     10678 
dram[10]:     16441      7755     10868     10665      7597     10507     10112      6906      8721     11323     12333      9548     20356      7334     10811     12952 
dram[11]:      7555     10641      7643     11467     20023      6759      8558     13211     29122     11214     10711     12303     10782     16545      7004     11723 
average row accesses per activate:
dram[0]:  1.277778  1.285714  1.073171  1.125000  1.166667  1.214286  1.294118  1.222222  1.277778  1.166667  1.000000  1.055556  1.160000  1.114286  1.062500  1.166667 
dram[1]:  1.233333  1.285714  1.230769  1.086957  1.137931  1.026316  1.135135  1.200000  1.166667  1.173913  1.102564  1.185185  1.114286  1.151515  1.153846  1.105263 
dram[2]:  1.228571  1.166667  1.137931  1.090909  1.037037  1.107143  1.041667  1.320000  1.060606  1.444444  1.125000  1.111111  1.187500  1.068966  1.375000  1.093750 
dram[3]:  1.250000  1.235294  1.083333  1.117647  1.037037  1.222222  1.090909  1.073171  1.388889  1.095238  1.095238  1.222222  1.250000  1.071429  1.166667  1.080000 
dram[4]:  1.238095  1.200000  1.296296  1.160000  1.142857  1.080000  1.060606  1.411765  1.290323  1.125000  1.041667  1.133333  1.181818  1.058824  1.111111  1.238095 
dram[5]:  1.081081  1.190476  1.142857  1.078947  1.272727  1.058824  1.259259  1.166667  1.058824  1.111111  1.190476  1.217391  1.057143  1.081081  1.032258  1.178571 
dram[6]:  1.200000  1.000000  1.181818  1.153846  1.000000  1.138889  1.166667  1.111111  1.193548  1.148148  1.241379  1.115385  1.214286  1.038462  1.320000  1.083333 
dram[7]:  1.117647  1.068966  1.000000  1.120000  1.222222  1.105263  1.240000  1.135135  1.148148  1.194444  1.080000  1.125000  1.115385  1.280000  1.148148  1.121212 
dram[8]:  1.075000  1.105263  1.129032  1.444444  1.185185  1.250000  1.086957  1.160000  1.240000  1.120000  1.121212  1.080000  1.033333  1.363636  1.105263  1.103448 
dram[9]:  1.100000  1.051282  1.272727  1.228571  1.304348  1.142857  1.130435  1.142857  1.137931  1.150000  1.162162  1.166667  1.250000  1.242424  1.074074  1.037037 
dram[10]:  1.138889  1.160000  1.137931  1.096774  1.166667  1.153846  1.131579  1.090909  1.290323  1.130435  1.062500  1.120000  1.027778  1.129032  1.068966  1.117647 
dram[11]:  1.172414  1.024390  1.090909  1.185185  1.000000  1.000000  1.080000  1.176471  1.175000  1.090909  1.090909  1.071429  1.115385  1.071429  1.181818  1.181818 
average row locality = 6064/5300 = 1.144151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        27        44        45        35        34        22        33        23        28        14        19        29        39        34        35 
dram[1]:        37        27        16        25        33        39        42        30        35        27        43        32        39        38        30        21 
dram[2]:        43        35        33        24        28        31        25        33        35        26        36        20        38        31        33        35 
dram[3]:        40        42        13        38        28        33        36        44        25        23        23        33        35        30        21        27 
dram[4]:        26        36        35        29        32        27        35        24        40        36        25        34        26        18        30        26 
dram[5]:        40        25        24        41        28        36        34        42        36        30        25        28        37        40        32        33 
dram[6]:        24        26        26        30        33        41        35        20        37        31        36        29        34        27        33        39 
dram[7]:        38        31        16        28        33        21        31        42        31        43        27        36        29        32        31        37 
dram[8]:        43        21        35        26        32        40        25        29        31        28        37        27        31        30        21        32 
dram[9]:        11        41        28        43        30        16        26        32        33        23        43        42        45        41        29        28 
dram[10]:        41        29        33        34        28        15        43        36        40        26        17        28        37        35        31        38 
dram[11]:        34        42        36        32        33        25        27        40        47        36        36        30        29        30        26        39 
total dram reads = 6064
bank skew: 47/11 = 4.27
chip skew: 542/479 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        949       997       683       742       778       777      1053       649      1013       738       960      1131      1259       688      1030      1172
dram[1]:        757       827      1080      1179       789       829       771       729      7395       989       843       773       688       544      1226      1410
dram[2]:        591       794       795       894       819       907       807       741       831       789       989       969       666       824      1410      1392
dram[3]:        802       661      1491       662       792      1018       667       627       910       802       886       867       810      1140      1570      1559
dram[4]:       1040       561       954       754       686      1013       682       902       748       715       760       728      1075      1132      1301      1491
dram[5]:        880       980      1173       854       911       865       700       722       855       774      1119      1074       883       663      1169      1191
dram[6]:        890       923      1373       763       771       712       658      1173       745       716       889       876       908      1049      1209      1211
dram[7]:        585       908     38614       893       753       890       822       728       772       842       853       729       929       877      1200      1206
dram[8]:        720      1095       915      1273       920       707       817       807       822      1004       829       849       865       795      1530      1324
dram[9]:       1782       796      1264      1174       853       952       971       876       753      1227       664       552       832       827      1303       894
dram[10]:        567       978      1284       931       845      1406       665       905       955       779      1719       873       715       776       959       760
dram[11]:        643       778       905      1098       697       734       981       706       638       733       769       939       954       901      1376       996
maximum mf latency per bank:
dram[0]:        484       521       532       533       455       522       426       529       511       437       531       506       544       486       579       539
dram[1]:        403       517       474       515       472       443       541       438       520       470       478       484       492       502       513       562
dram[2]:        544       498       578       560       470       542       492       571       507       470       526       538       530       543       521       539
dram[3]:        456       583       541       506       499       434       506       478       557       461       535       520       536       506       543       508
dram[4]:        504       433       521       509       474       552       552       521       534       476       503       538       529       483       545       472
dram[5]:        549       462       522       497       512       475       612       510       542       562       602       435       595       684       589       519
dram[6]:        538       562       476       516       560       478       527       541       564       460       492       539       644       653       522       542
dram[7]:        486       514       492       449       570       537       430       498       466       540       531       562       510       529       439       488
dram[8]:        559       457       504       592       548       460       449       541       447       552       470       483       521       434       519       542
dram[9]:        454       533       536       525       530       546       526       584       467       461       564       540       662       586       541       516
dram[10]:        532       527       490       502       443       440       545       454       542       541       402       525       499       546       516       536
dram[11]:        525       465       517       522       495       519       580       616       544       453       540       528       499       510       491       554

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798915 n_act=420 n_pre=404 n_ref_event=0 n_req=484 n_rd=484 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002419
n_activity=23054 dram_eff=0.08398
bk0: 23a 798981i bk1: 27a 799010i bk2: 44a 797879i bk3: 45a 797759i bk4: 35a 798464i bk5: 34a 798474i bk6: 22a 799213i bk7: 33a 798704i bk8: 23a 798913i bk9: 28a 798765i bk10: 14a 799467i bk11: 19a 799227i bk12: 29a 798747i bk13: 39a 798298i bk14: 34a 798266i bk15: 35a 798354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136364
Row_Buffer_Locality_read = 0.136364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.842038
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.001972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002419 
total_CMD = 800190 
util_bw = 1936 
Wasted_Col = 7240 
Wasted_Row = 4859 
Idle = 786155 

BW Util Bottlenecks: 
RCDc_limit = 8768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798915 
Read = 484 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 420 
n_pre = 404 
n_ref = 0 
n_req = 484 
total_req = 484 

Dual Bus Interface Util: 
issued_total_row = 824 
issued_total_col = 484 
Row_Bus_Util =  0.001030 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.001593 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.025882 
queue_avg = 0.006142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00614229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798832 n_act=448 n_pre=432 n_ref_event=0 n_req=514 n_rd=514 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002569
n_activity=25453 dram_eff=0.08078
bk0: 37a 798599i bk1: 27a 798960i bk2: 16a 799458i bk3: 25a 798976i bk4: 33a 798592i bk5: 39a 798049i bk6: 42a 798121i bk7: 30a 798792i bk8: 35a 798340i bk9: 27a 798797i bk10: 43a 797882i bk11: 32a 798620i bk12: 39a 798007i bk13: 38a 798180i bk14: 30a 798728i bk15: 21a 798739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128405
Row_Buffer_Locality_read = 0.128405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.798524
Bank_Level_Parallism_Col = 1.234026
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181870 

BW Util details:
bwutil = 0.002569 
total_CMD = 800190 
util_bw = 2056 
Wasted_Col = 7971 
Wasted_Row = 5324 
Idle = 784839 

BW Util Bottlenecks: 
RCDc_limit = 9550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798832 
Read = 514 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 448 
n_pre = 432 
n_ref = 0 
n_req = 514 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 880 
issued_total_col = 514 
Row_Bus_Util =  0.001100 
CoL_Bus_Util = 0.000642 
Either_Row_CoL_Bus_Util = 0.001697 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.026510 
queue_avg = 0.007046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00704583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798881 n_act=439 n_pre=423 n_ref_event=0 n_req=506 n_rd=506 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002529
n_activity=23355 dram_eff=0.08666
bk0: 43a 798077i bk1: 35a 798474i bk2: 33a 798192i bk3: 24a 798735i bk4: 28a 798451i bk5: 31a 798206i bk6: 25a 798539i bk7: 33a 798276i bk8: 35a 798213i bk9: 26a 798956i bk10: 36a 797987i bk11: 20a 798709i bk12: 38a 798023i bk13: 31a 798558i bk14: 33a 798566i bk15: 35a 797966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134387
Row_Buffer_Locality_read = 0.134387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.132173
Bank_Level_Parallism_Col = 1.289754
Bank_Level_Parallism_Ready = 1.001876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234152 

BW Util details:
bwutil = 0.002529 
total_CMD = 800190 
util_bw = 2024 
Wasted_Col = 7348 
Wasted_Row = 5011 
Idle = 785807 

BW Util Bottlenecks: 
RCDc_limit = 9045 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798881 
Read = 506 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 439 
n_pre = 423 
n_ref = 0 
n_req = 506 
total_req = 506 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 506 
Row_Bus_Util =  0.001077 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.045073 
queue_avg = 0.010990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0109899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798927 n_act=426 n_pre=410 n_ref_event=0 n_req=491 n_rd=491 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002454
n_activity=23043 dram_eff=0.08523
bk0: 40a 798296i bk1: 42a 798110i bk2: 13a 799389i bk3: 38a 798067i bk4: 28a 798662i bk5: 33a 798746i bk6: 36a 798081i bk7: 44a 797603i bk8: 25a 798622i bk9: 23a 798749i bk10: 23a 798895i bk11: 33a 798391i bk12: 35a 798328i bk13: 30a 798601i bk14: 21a 799049i bk15: 27a 798577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132383
Row_Buffer_Locality_read = 0.132383
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.056413
Bank_Level_Parallism_Col = 1.299639
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240434 

BW Util details:
bwutil = 0.002454 
total_CMD = 800190 
util_bw = 1964 
Wasted_Col = 7044 
Wasted_Row = 4813 
Idle = 786369 

BW Util Bottlenecks: 
RCDc_limit = 8740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798927 
Read = 491 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 426 
n_pre = 410 
n_ref = 0 
n_req = 491 
total_req = 491 

Dual Bus Interface Util: 
issued_total_row = 836 
issued_total_col = 491 
Row_Bus_Util =  0.001045 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.001578 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.050673 
queue_avg = 0.008587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00858671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798953 n_act=410 n_pre=394 n_ref_event=0 n_req=479 n_rd=479 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002394
n_activity=21374 dram_eff=0.08964
bk0: 26a 798760i bk1: 36a 798554i bk2: 35a 798505i bk3: 29a 798701i bk4: 32a 798522i bk5: 27a 798608i bk6: 35a 798111i bk7: 24a 799218i bk8: 40a 798210i bk9: 36a 798380i bk10: 25a 798950i bk11: 34a 798291i bk12: 26a 798817i bk13: 18a 799190i bk14: 30a 798763i bk15: 26a 798892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144050
Row_Buffer_Locality_read = 0.144050
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968971
Bank_Level_Parallism_Col = 1.308112
Bank_Level_Parallism_Ready = 1.004000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221789 

BW Util details:
bwutil = 0.002394 
total_CMD = 800190 
util_bw = 1916 
Wasted_Col = 6713 
Wasted_Row = 4539 
Idle = 787022 

BW Util Bottlenecks: 
RCDc_limit = 8358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798953 
Read = 479 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 410 
n_pre = 394 
n_ref = 0 
n_req = 479 
total_req = 479 

Dual Bus Interface Util: 
issued_total_row = 804 
issued_total_col = 479 
Row_Bus_Util =  0.001005 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.001546 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.037187 
queue_avg = 0.008371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00837051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798757 n_act=473 n_pre=457 n_ref_event=0 n_req=531 n_rd=531 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002654
n_activity=24763 dram_eff=0.08577
bk0: 40a 797635i bk1: 25a 798844i bk2: 24a 798548i bk3: 41a 797817i bk4: 28a 798867i bk5: 36a 797829i bk6: 34a 798099i bk7: 42a 797863i bk8: 36a 797640i bk9: 30a 798209i bk10: 25a 798431i bk11: 28a 798810i bk12: 37a 797522i bk13: 40a 797444i bk14: 32a 797905i bk15: 33a 798422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111111
Row_Buffer_Locality_read = 0.111111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.319260
Bank_Level_Parallism_Col = 1.304269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.242762 

BW Util details:
bwutil = 0.002654 
total_CMD = 800190 
util_bw = 2124 
Wasted_Col = 7801 
Wasted_Row = 5136 
Idle = 785129 

BW Util Bottlenecks: 
RCDc_limit = 9751 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798757 
Read = 531 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 473 
n_pre = 457 
n_ref = 0 
n_req = 531 
total_req = 531 

Dual Bus Interface Util: 
issued_total_row = 930 
issued_total_col = 531 
Row_Bus_Util =  0.001162 
CoL_Bus_Util = 0.000664 
Either_Row_CoL_Bus_Util = 0.001791 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.019539 
queue_avg = 0.026962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0269623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798903 n_act=441 n_pre=425 n_ref_event=0 n_req=501 n_rd=501 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002504
n_activity=23536 dram_eff=0.08515
bk0: 24a 798805i bk1: 26a 798708i bk2: 26a 798723i bk3: 30a 798451i bk4: 33a 797741i bk5: 41a 797946i bk6: 35a 798269i bk7: 20a 798724i bk8: 37a 798192i bk9: 31a 798307i bk10: 36a 798282i bk11: 29a 798387i bk12: 34a 798072i bk13: 27a 798077i bk14: 33a 798411i bk15: 39a 797989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123752
Row_Buffer_Locality_read = 0.123752
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.222754
Bank_Level_Parallism_Col = 1.305569
Bank_Level_Parallism_Ready = 1.005693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246973 

BW Util details:
bwutil = 0.002504 
total_CMD = 800190 
util_bw = 2004 
Wasted_Col = 7272 
Wasted_Row = 4971 
Idle = 785943 

BW Util Bottlenecks: 
RCDc_limit = 9017 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798903 
Read = 501 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 441 
n_pre = 425 
n_ref = 0 
n_req = 501 
total_req = 501 

Dual Bus Interface Util: 
issued_total_row = 866 
issued_total_col = 501 
Row_Bus_Util =  0.001082 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.001608 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.062160 
queue_avg = 0.015745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.015745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798854 n_act=443 n_pre=427 n_ref_event=0 n_req=506 n_rd=506 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002529
n_activity=24920 dram_eff=0.08122
bk0: 38a 797964i bk1: 31a 798354i bk2: 16a 799183i bk3: 28a 798698i bk4: 33a 798484i bk5: 21a 799090i bk6: 31a 798858i bk7: 42a 798130i bk8: 31a 798642i bk9: 43a 798097i bk10: 27a 798796i bk11: 36a 798105i bk12: 29a 798639i bk13: 32a 798318i bk14: 31a 798694i bk15: 37a 798214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124506
Row_Buffer_Locality_read = 0.124506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.843298
Bank_Level_Parallism_Col = 1.249077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205374 

BW Util details:
bwutil = 0.002529 
total_CMD = 800190 
util_bw = 2024 
Wasted_Col = 7733 
Wasted_Row = 5513 
Idle = 784920 

BW Util Bottlenecks: 
RCDc_limit = 9282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798854 
Read = 506 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 443 
n_pre = 427 
n_ref = 0 
n_req = 506 
total_req = 506 

Dual Bus Interface Util: 
issued_total_row = 870 
issued_total_col = 506 
Row_Bus_Util =  0.001087 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.001670 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.029940 
queue_avg = 0.006963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00696335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798930 n_act=423 n_pre=407 n_ref_event=0 n_req=488 n_rd=488 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002439
n_activity=22552 dram_eff=0.08656
bk0: 43a 797852i bk1: 21a 799011i bk2: 35a 798478i bk3: 26a 798971i bk4: 32a 798807i bk5: 40a 798229i bk6: 25a 798883i bk7: 29a 798698i bk8: 31a 798632i bk9: 28a 798660i bk10: 37a 798092i bk11: 27a 798780i bk12: 31a 798538i bk13: 30a 798936i bk14: 21a 799145i bk15: 32a 798652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133197
Row_Buffer_Locality_read = 0.133197
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.889084
Bank_Level_Parallism_Col = 1.268260
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216422 

BW Util details:
bwutil = 0.002439 
total_CMD = 800190 
util_bw = 1952 
Wasted_Col = 7203 
Wasted_Row = 4609 
Idle = 786426 

BW Util Bottlenecks: 
RCDc_limit = 8803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798930 
Read = 488 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 423 
n_pre = 407 
n_ref = 0 
n_req = 488 
total_req = 488 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 488 
Row_Bus_Util =  0.001037 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.001575 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.046032 
queue_avg = 0.007628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00762819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798879 n_act=440 n_pre=424 n_ref_event=0 n_req=511 n_rd=511 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002554
n_activity=22988 dram_eff=0.08892
bk0: 11a 799489i bk1: 41a 797611i bk2: 28a 798843i bk3: 43a 798139i bk4: 30a 798455i bk5: 16a 799204i bk6: 26a 798674i bk7: 32a 798066i bk8: 33a 798240i bk9: 23a 799052i bk10: 43a 797659i bk11: 42a 797871i bk12: 45a 797385i bk13: 41a 797709i bk14: 29a 798227i bk15: 28a 798412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140900
Row_Buffer_Locality_read = 0.140900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.268621
Bank_Level_Parallism_Col = 1.319014
Bank_Level_Parallism_Ready = 1.005597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273249 

BW Util details:
bwutil = 0.002554 
total_CMD = 800190 
util_bw = 2044 
Wasted_Col = 7126 
Wasted_Row = 4795 
Idle = 786225 

BW Util Bottlenecks: 
RCDc_limit = 8910 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798879 
Read = 511 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 440 
n_pre = 424 
n_ref = 0 
n_req = 511 
total_req = 511 

Dual Bus Interface Util: 
issued_total_row = 864 
issued_total_col = 511 
Row_Bus_Util =  0.001080 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.001638 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.048818 
queue_avg = 0.021234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0212337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798837 n_act=454 n_pre=438 n_ref_event=0 n_req=511 n_rd=511 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002554
n_activity=23969 dram_eff=0.08528
bk0: 41a 798277i bk1: 29a 798639i bk2: 33a 798405i bk3: 34a 798230i bk4: 28a 798824i bk5: 15a 799513i bk6: 43a 797788i bk7: 36a 798077i bk8: 40a 798366i bk9: 26a 798659i bk10: 17a 799368i bk11: 28a 798621i bk12: 37a 798282i bk13: 35a 798300i bk14: 31a 798504i bk15: 38a 798216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111546
Row_Buffer_Locality_read = 0.111546
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.945541
Bank_Level_Parallism_Col = 1.276625
Bank_Level_Parallism_Ready = 1.001876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.002554 
total_CMD = 800190 
util_bw = 2044 
Wasted_Col = 7670 
Wasted_Row = 4888 
Idle = 785588 

BW Util Bottlenecks: 
RCDc_limit = 9421 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798837 
Read = 511 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 454 
n_pre = 438 
n_ref = 0 
n_req = 511 
total_req = 511 

Dual Bus Interface Util: 
issued_total_row = 892 
issued_total_col = 511 
Row_Bus_Util =  0.001115 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.001691 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.036955 
queue_avg = 0.007707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00770692
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=800190 n_nop=798755 n_act=490 n_pre=474 n_ref_event=0 n_req=542 n_rd=542 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002709
n_activity=24886 dram_eff=0.08712
bk0: 34a 798369i bk1: 42a 797544i bk2: 36a 798161i bk3: 32a 798345i bk4: 33a 797963i bk5: 25a 798180i bk6: 27a 798141i bk7: 40a 797660i bk8: 47a 797752i bk9: 36a 798243i bk10: 36a 797856i bk11: 30a 798674i bk12: 29a 798627i bk13: 30a 798659i bk14: 26a 798843i bk15: 39a 797998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095941
Row_Buffer_Locality_read = 0.095941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.189780
Bank_Level_Parallism_Col = 1.312829
Bank_Level_Parallism_Ready = 1.001761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.252636 

BW Util details:
bwutil = 0.002709 
total_CMD = 800190 
util_bw = 2168 
Wasted_Col = 7977 
Wasted_Row = 5234 
Idle = 784811 

BW Util Bottlenecks: 
RCDc_limit = 10009 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 800190 
n_nop = 798755 
Read = 542 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 490 
n_pre = 474 
n_ref = 0 
n_req = 542 
total_req = 542 

Dual Bus Interface Util: 
issued_total_row = 964 
issued_total_col = 542 
Row_Bus_Util =  0.001205 
CoL_Bus_Util = 0.000677 
Either_Row_CoL_Bus_Util = 0.001793 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.049477 
queue_avg = 0.016517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0165173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 782, Miss = 240, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 796, Miss = 276, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1998, Miss = 291, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 763, Miss = 255, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 834, Miss = 291, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 796, Miss = 255, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 741, Miss = 241, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 867, Miss = 290, Miss_rate = 0.334, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 813, Miss = 269, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 250, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 875, Miss = 273, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 870, Miss = 291, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 866, Miss = 274, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 813, Miss = 259, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 3725, Miss = 252, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 870, Miss = 286, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 836, Miss = 275, Miss_rate = 0.329, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 840, Miss = 253, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 855, Miss = 265, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 860, Miss = 286, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 887, Miss = 290, Miss_rate = 0.327, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 784, Miss = 261, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 805, Miss = 288, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 848, Miss = 294, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 23857
L2_total_cache_misses = 6505
L2_total_cache_miss_rate = 0.2727
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23857
icnt_total_pkts_simt_to_mem=23857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23857
Req_Network_cycles = 312035
Req_Network_injected_packets_per_cycle =       0.0765 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0305
Req_Bank_Level_Parallism =       1.2148
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 23857
Reply_Network_cycles = 312035
Reply_Network_injected_packets_per_cycle =        0.0765
Reply_Network_conflicts_per_cycle =        0.0261
Reply_Network_conflicts_per_cycle_util =       0.4073
Reply_Bank_Level_Parallism =       1.1945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 19 sec (319 sec)
gpgpu_simulation_rate = 799 (inst/sec)
gpgpu_simulation_rate = 978 (cycle/sec)
gpgpu_silicon_slowdown = 1395705x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (10,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 129871
gpu_sim_insn = 369844
gpu_ipc =       2.8478
gpu_tot_sim_cycle = 441906
gpu_tot_sim_insn = 625013
gpu_tot_ipc =       1.4144
gpu_tot_issued_cta = 21
gpu_occupancy = 13.2848% 
gpu_tot_occupancy = 12.8740% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3511
partiton_level_parallism_total  =       0.1572
partiton_level_parallism_util =       1.7337
partiton_level_parallism_util_total  =       1.5119
L2_BW  =      15.3365 GB/Sec
L2_BW_total  =       6.8653 GB/Sec
gpu_total_sim_rate=1250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 163, Miss = 57, Miss_rate = 0.350, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 966, Miss = 303, Miss_rate = 0.314, Pending_hits = 32, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2901, Miss = 1063, Miss_rate = 0.366, Pending_hits = 129, Reservation_fails = 97
	L1D_cache_core[5]: Access = 6703, Miss = 2246, Miss_rate = 0.335, Pending_hits = 289, Reservation_fails = 807
	L1D_cache_core[6]: Access = 5116, Miss = 1575, Miss_rate = 0.308, Pending_hits = 204, Reservation_fails = 234
	L1D_cache_core[7]: Access = 4812, Miss = 2117, Miss_rate = 0.440, Pending_hits = 240, Reservation_fails = 905
	L1D_cache_core[8]: Access = 5541, Miss = 2406, Miss_rate = 0.434, Pending_hits = 238, Reservation_fails = 819
	L1D_cache_core[9]: Access = 5946, Miss = 2421, Miss_rate = 0.407, Pending_hits = 301, Reservation_fails = 889
	L1D_cache_core[10]: Access = 6071, Miss = 2590, Miss_rate = 0.427, Pending_hits = 242, Reservation_fails = 765
	L1D_cache_core[11]: Access = 5415, Miss = 2794, Miss_rate = 0.516, Pending_hits = 205, Reservation_fails = 844
	L1D_cache_core[12]: Access = 5728, Miss = 2894, Miss_rate = 0.505, Pending_hits = 234, Reservation_fails = 841
	L1D_cache_core[13]: Access = 6282, Miss = 3196, Miss_rate = 0.509, Pending_hits = 234, Reservation_fails = 974
	L1D_cache_core[14]: Access = 5456, Miss = 2844, Miss_rate = 0.521, Pending_hits = 234, Reservation_fails = 951
	L1D_cache_core[15]: Access = 6092, Miss = 3098, Miss_rate = 0.509, Pending_hits = 225, Reservation_fails = 932
	L1D_cache_core[16]: Access = 6541, Miss = 3174, Miss_rate = 0.485, Pending_hits = 247, Reservation_fails = 888
	L1D_cache_core[17]: Access = 6699, Miss = 3342, Miss_rate = 0.499, Pending_hits = 281, Reservation_fails = 982
	L1D_cache_core[18]: Access = 8062, Miss = 3700, Miss_rate = 0.459, Pending_hits = 305, Reservation_fails = 1117
	L1D_cache_core[19]: Access = 8110, Miss = 3625, Miss_rate = 0.447, Pending_hits = 302, Reservation_fails = 946
	L1D_cache_core[20]: Access = 5728, Miss = 2484, Miss_rate = 0.434, Pending_hits = 176, Reservation_fails = 249
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 102365
	L1D_total_cache_misses = 45942
	L1D_total_cache_miss_rate = 0.4488
	L1D_total_cache_pending_hits = 4135
	L1D_total_cache_reservation_fails = 13242
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4135
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5138

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4959
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8283
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3297120
gpgpu_n_tot_w_icount = 103035
gpgpu_n_stall_shd_mem = 51030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64318
gpgpu_n_mem_write_global = 5138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 136974
gpgpu_n_store_insn = 10992
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34032
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1596	W0_Idle:2412232	W0_Scoreboard:2502869	W1:37577	W2:12703	W3:8380	W4:6199	W5:4922	W6:4647	W7:3567	W8:2431	W9:2022	W10:1229	W11:952	W12:1014	W13:894	W14:782	W15:704	W16:773	W17:865	W18:867	W19:803	W20:737	W21:590	W22:655	W23:748	W24:514	W25:680	W26:719	W27:412	W28:370	W29:303	W30:187	W31:198	W32:5591
single_issue_nums: WS0:28447	WS1:26923	WS2:21687	WS3:25978	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336128 {8:42016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 205520 {40:5138,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 892080 {40:22302,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1680640 {40:42016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41104 {8:5138,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 892080 {40:22302,}
maxmflatency = 1383 
max_icnt2mem_latency = 307 
maxmrqlatency = 654 
max_icnt2sh_latency = 33 
averagemflatency = 273 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 2 
mrq_lat_table:12549 	82 	214 	438 	625 	670 	867 	1149 	792 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51732 	14956 	2659 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19873 	1433 	657 	232 	45370 	1243 	547 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	64611 	3965 	752 	127 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	359 	44 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         3         3         5         4         4         4         3         3         3         4         3         2         3         4 
dram[1]:         3         3         2         2         4         2         3         4         3         3         4         4         3         3         3         3 
dram[2]:         4         4         3         2         3         3         2         3         3         6         2         3         4         3         3         2 
dram[3]:         4         4         2         4         4         4         2         3         4         2         2         3         3         2         3         3 
dram[4]:         4         4         3         3         3         2         3         3         4         3         5         4         3         4         5         4 
dram[5]:         2         3         4         3         4         3         3         2         6         3         3         2         3         4         2         5 
dram[6]:         3         3         3         3         2         3         2         2         3         3         3         4         3         3         3         4 
dram[7]:         5         3         3         3         3         3         3         3         2         3         3         3         3         2         4         3 
dram[8]:         3         4         3         3         3         3         3         3         2         2         3         3         2         4         3         4 
dram[9]:         4         2         3         3         4         3         4         4         2         3         4         3         3         3         3         3 
dram[10]:         3         2         4         3         3         3         3         5         4         4         3         2         2         3         5         4 
dram[11]:         2         3         3         3         2         2         3         4         4         3         4         3         3         3         3         3 
maximum service time to same row:
dram[0]:     14778      6004     14195     15917      7915     12173     47107     15920     23884     24124     28025     15191     16056     10290     13858      6940 
dram[1]:     11327     58146      6060     13772      6701     16337     27636     23774     25808      5996     23470     31705     39643     21695     18903     14066 
dram[2]:     12452     15148     16958      6466     24291     27600      6203     10950      8198     30029      7984     28162     10025      7111      6762     39248 
dram[3]:     28736     37146     18908     16846     33549     12305     19221     19058     16833      8410     14135     12161     19184     13708     45708      6045 
dram[4]:     67549     79081     31463      6044      8197     24747     12698     32349     35001      9804     12905     22873      8307     20774      8326     47253 
dram[5]:      6066     10551      9893     17752      9863      5998     23272     46641     15720     11584     24215      7779     17612     61452      8649     18507 
dram[6]:     13130      6050     15586     19924     18196      9473     17183     59398     10054     16820     13244     23504     18195     56954     41349     13242 
dram[7]:      6691     38056     61581      7188     22614     19996     30068     57708      7012     13020      9580      9671     63689     24936      9366     19753 
dram[8]:     23197     23497     20186      8238      6284     32625     37120     21254     10901     20351     55017     20462     11334     13455     12693     37887 
dram[9]:      7199     15118     39718     21197     35006     44868     38299     32991     21876     27681     12623     25253     31235      9360     14754     10678 
dram[10]:     22223      7755     10868     10665      7870     14679     65874      6906     38167     14848     26778     11583     20356     45678     10811     12952 
dram[11]:     16203     10641     15587     11467     20023     10844      9695     15055     29122     33456     10711     12303     13434     16545      7004     11723 
average row accesses per activate:
dram[0]:  1.156626  1.172414  1.080808  1.104651  1.231707  1.202247  1.322034  1.158537  1.125000  1.098592  1.075758  1.171429  1.164384  1.072917  1.158537  1.191781 
dram[1]:  1.188235  1.152778  1.121212  1.144737  1.134146  1.112360  1.152778  1.181818  1.129412  1.111111  1.120879  1.105263  1.152941  1.083333  1.131579  1.089552 
dram[2]:  1.193182  1.146667  1.135135  1.111111  1.110000  1.133333  1.052632  1.234568  1.111111  1.157895  1.125000  1.089552  1.272727  1.066667  1.281250  1.063830 
dram[3]:  1.287500  1.139535  1.080000  1.134021  1.132530  1.187500  1.092105  1.085106  1.189655  1.128205  1.101266  1.283784  1.260870  1.128571  1.141176  1.082192 
dram[4]:  1.191781  1.151899  1.166667  1.105263  1.100000  1.047619  1.113402  1.202899  1.243902  1.122222  1.200000  1.116279  1.176471  1.184615  1.329114  1.188889 
dram[5]:  1.075949  1.173913  1.160714  1.077922  1.178571  1.128205  1.132530  1.120482  1.135135  1.158537  1.229508  1.092105  1.112360  1.232558  1.089109  1.262500 
dram[6]:  1.183333  1.125000  1.148148  1.077922  1.060241  1.132653  1.142857  1.145161  1.173469  1.177215  1.190476  1.138298  1.128571  1.073171  1.202381  1.168539 
dram[7]:  1.125000  1.121951  1.111111  1.108434  1.169811  1.157143  1.090909  1.163043  1.106667  1.146789  1.126761  1.271605  1.101449  1.178082  1.232877  1.160494 
dram[8]:  1.148148  1.107143  1.094737  1.156626  1.126984  1.137931  1.115942  1.171053  1.166667  1.065934  1.129032  1.103896  1.100000  1.246154  1.092105  1.151515 
dram[9]:  1.106667  1.057471  1.172840  1.175000  1.126437  1.155172  1.193548  1.213592  1.157895  1.197368  1.131868  1.157895  1.173913  1.152174  1.087500  1.078125 
dram[10]:  1.180851  1.094595  1.240506  1.103448  1.138889  1.104167  1.194444  1.100000  1.233766  1.159420  1.084507  1.120000  1.036145  1.119048  1.164557  1.131868 
dram[11]:  1.126761  1.091954  1.119048  1.170213  1.071429  1.086957  1.195402  1.181818  1.121212  1.126761  1.096386  1.101124  1.123595  1.200000  1.148649  1.184783 
average row locality = 17436/15240 = 1.144094
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        68       107        95       101       107        78        95        72        78        71        82        85       103        95        87 
dram[1]:       101        83        74        87        93        99        83        91        96        79       102        84        98        65        86        73 
dram[2]:       105        86        84        80       111        85        79       100        90        88        81        73        98        80        82        99 
dram[3]:       102        98        53       110        94        94        83       102        69        88        87        94        87        79        97        79 
dram[4]:        86        91        98       105        77        88       108        83       102       101       107        96        79        77       105       107 
dram[5]:        85        81        65        83        98        88        94        93        84        95        74        83        99       106       110       101 
dram[6]:        71        99        93        82        86       111        96        71       115        93        75       107        79        88        99       104 
dram[7]:        98        89        50        92       124        81        72       106        83       125        80       103        76        85        90        93 
dram[8]:        93        93       104        96        71        99        77        89        91        97       105        85        77        81        83        76 
dram[9]:        82        92        95        94        98        67       111       125        88        91       103        88       108       105        86        68 
dram[10]:       111        81        98        96        82        53        86       121        95        80        77        84        86        94        92       103 
dram[11]:        80        95        94       110        90        75       104       117       111        79        91        98       100        96        85       108 
total dram reads = 17406
bank skew: 125/50 = 2.50
chip skew: 1533/1394 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[3]:         1         0         1         0         0         1         0         0         0         0         0         1         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0         1         2         0         0         0         0         0         0         0         0         0         2         0 
dram[7]:         1         3         0         0         0         0         0         1         0         0         0         0         0         1         0         1 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         0         0         0         0         0         0         0         0         0         0         0         0         1         1         1 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         1 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        856      1162       880       814      1262      1079       982       906       985       908       931       960      1118       819       934      1139
dram[1]:        866       912       996      1095      1055      1105       896       731     17841      1062       995       941       782       842      1096      1029
dram[2]:        785       891       985       937      1041      1236       898       729       913       820       954       944       789       945      1116      1103
dram[3]:        932       768      1447       877      1093      1316       836       784      1039       756       837       902       900      1070       957      1178
dram[4]:       1069       674      1016       859      1322      1225       734       909      1042       796       762       913      1163      1085      1032       996
dram[5]:        964      1002      1353      1110      1064      1292       774       878       983       861      1063      1095       852       790       968      1104
dram[6]:        979       829      1271       862       992       997       934      1006       887       770      1152       896       985      1009      1019      1032
dram[7]:        745       882     13450       888       944      1108       884       972       927       859       913       923      1040       974      1141      1020
dram[8]:        829       904      1024      1108      1307      1031       871       829       912       868       825       918      1024       810       994      1228
dram[9]:        954       892      1153      1247      1011      1191       844       843       866      1046       741       686       903       854      1150       936
dram[10]:        738      1139      1223      1036      1120      1778       893       893       953       814      1255       862       878       782       888       824
dram[11]:        849       940      1027      1053      1047      1162       802       820       757       974       878       946       845      1034      1075       876
maximum mf latency per bank:
dram[0]:       1201       856      1136       909      1383      1073      1091      1298       960      1079       888       932       965       850      1160       994
dram[1]:        989      1015      1021       991       935       867       855       956       697       731       794       832       993       780       876       926
dram[2]:        942       978       828       923       658       702       904       755       768       894       614       649       749       622       974       804
dram[3]:       1101       808       847      1081      1071       989       944      1065       908      1058       875       759      1071       942      1020       894
dram[4]:        890       659      1137       888       771       648      1041       899      1148      1042       874      1042       925       949       936       730
dram[5]:        837       808       841       722       904       795       612       686       883       907       818       870       837       914      1070       997
dram[6]:        894      1014       804       822       647       913       897       848      1059       943       878       922       788      1061      1053      1023
dram[7]:        900      1076       655      1009      1104      1109       905      1006       989      1174       916      1077       843       814      1266       976
dram[8]:        622       979       649       953       915       904       741       999       992       936       976       720       905       683       791       698
dram[9]:        965       854      1045      1036       664       645       912       985       868      1073       919       799       752       941       996       934
dram[10]:       1127       874       971       930       784       708       876       812       816       772      1015       969       773      1020       796       796
dram[11]:        917       794       998      1147       995      1032       977      1029       932       926       744       950       910      1193       853       972

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129594 n_act=1235 n_pre=1219 n_ref_event=0 n_req=1420 n_rd=1420 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005012
n_activity=61422 dram_eff=0.09248
bk0: 96a 1126037i bk1: 68a 1128515i bk2: 107a 1125357i bk3: 95a 1126104i bk4: 101a 1126147i bk5: 107a 1125724i bk6: 78a 1127907i bk7: 95a 1126496i bk8: 72a 1127892i bk9: 78a 1127437i bk10: 71a 1127952i bk11: 82a 1127778i bk12: 85a 1128022i bk13: 103a 1126349i bk14: 95a 1126411i bk15: 87a 1127272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131690
Row_Buffer_Locality_read = 0.131690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.718925
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005012 
total_CMD = 1133238 
util_bw = 5680 
Wasted_Col = 19753 
Wasted_Row = 13372 
Idle = 1094433 

BW Util Bottlenecks: 
RCDc_limit = 24684 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1133238 
n_nop = 1129594 
Read = 1420 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1235 
n_pre = 1219 
n_ref = 0 
n_req = 1420 
total_req = 1420 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 1420 
Row_Bus_Util =  0.002165 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.003216 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.063117 
queue_avg = 0.155118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155118
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129594 n_act=1231 n_pre=1215 n_ref_event=0 n_req=1395 n_rd=1394 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.004924
n_activity=61813 dram_eff=0.09027
bk0: 101a 1126880i bk1: 83a 1127450i bk2: 74a 1127723i bk3: 87a 1127361i bk4: 93a 1127120i bk5: 99a 1126844i bk6: 83a 1127380i bk7: 91a 1127375i bk8: 96a 1127342i bk9: 79a 1128095i bk10: 102a 1126806i bk11: 84a 1127522i bk12: 98a 1126291i bk13: 65a 1128455i bk14: 86a 1127408i bk15: 73a 1127457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117563
Row_Buffer_Locality_read = 0.116930
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.552302
Bank_Level_Parallism_Col = 1.320396
Bank_Level_Parallism_Ready = 1.006152
write_to_read_ratio_blp_rw_average = 0.000044
GrpLevelPara = 1.261023 

BW Util details:
bwutil = 0.004924 
total_CMD = 1133238 
util_bw = 5580 
Wasted_Col = 20011 
Wasted_Row = 13242 
Idle = 1094405 

BW Util Bottlenecks: 
RCDc_limit = 24867 
RCDWRc_limit = 0 
WTRc_limit = 1 
RTWc_limit = 0 
CCDLc_limit = 614 
rwq = 0 
CCDLc_limit_alone = 614 
WTRc_limit_alone = 1 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1133238 
n_nop = 1129594 
Read = 1394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 1231 
n_pre = 1215 
n_ref = 0 
n_req = 1395 
total_req = 1395 

Dual Bus Interface Util: 
issued_total_row = 2446 
issued_total_col = 1395 
Row_Bus_Util =  0.002158 
CoL_Bus_Util = 0.001231 
Either_Row_CoL_Bus_Util = 0.003216 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.054061 
queue_avg = 0.104016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129504 n_act=1248 n_pre=1232 n_ref_event=0 n_req=1423 n_rd=1421 n_rd_L2_A=0 n_write=0 n_wr_bk=2 bw_util=0.005023
n_activity=61530 dram_eff=0.09251
bk0: 105a 1126510i bk1: 86a 1127263i bk2: 84a 1127676i bk3: 80a 1127695i bk4: 111a 1126041i bk5: 85a 1127625i bk6: 79a 1127357i bk7: 100a 1126992i bk8: 90a 1127497i bk9: 88a 1127443i bk10: 81a 1128236i bk11: 73a 1128252i bk12: 98a 1127320i bk13: 80a 1128054i bk14: 82a 1127875i bk15: 99a 1126480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123682
Row_Buffer_Locality_read = 0.123856
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.503327
Bank_Level_Parallism_Col = 1.319668
Bank_Level_Parallism_Ready = 1.003984
write_to_read_ratio_blp_rw_average = 0.002409
GrpLevelPara = 1.265852 

BW Util details:
bwutil = 0.005023 
total_CMD = 1133238 
util_bw = 5692 
Wasted_Col = 20214 
Wasted_Row = 13302 
Idle = 1094030 

BW Util Bottlenecks: 
RCDc_limit = 25192 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 1133238 
n_nop = 1129504 
Read = 1421 
Write = 0 
L2_Alloc = 0 
L2_WB = 2 
n_act = 1248 
n_pre = 1232 
n_ref = 0 
n_req = 1423 
total_req = 1423 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 1423 
Row_Bus_Util =  0.002188 
CoL_Bus_Util = 0.001256 
Either_Row_CoL_Bus_Util = 0.003295 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.045260 
queue_avg = 0.091132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0911318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129544 n_act=1232 n_pre=1216 n_ref_event=0 n_req=1420 n_rd=1416 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.005012
n_activity=60378 dram_eff=0.09407
bk0: 102a 1126919i bk1: 98a 1127104i bk2: 53a 1128842i bk3: 110a 1125717i bk4: 94a 1126640i bk5: 94a 1126907i bk6: 83a 1127327i bk7: 102a 1125911i bk8: 69a 1128136i bk9: 88a 1126970i bk10: 87a 1127266i bk11: 94a 1127843i bk12: 87a 1127328i bk13: 79a 1128270i bk14: 97a 1126707i bk15: 79a 1127093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132394
Row_Buffer_Locality_read = 0.132768
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.658953
Bank_Level_Parallism_Col = 1.345608
Bank_Level_Parallism_Ready = 1.003353
write_to_read_ratio_blp_rw_average = 0.003895
GrpLevelPara = 1.277694 

BW Util details:
bwutil = 0.005012 
total_CMD = 1133238 
util_bw = 5680 
Wasted_Col = 19575 
Wasted_Row = 13015 
Idle = 1094968 

BW Util Bottlenecks: 
RCDc_limit = 24438 
RCDWRc_limit = 48 
WTRc_limit = 34 
RTWc_limit = 64 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 32 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 1133238 
n_nop = 1129544 
Read = 1416 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 1232 
n_pre = 1216 
n_ref = 0 
n_req = 1420 
total_req = 1420 

Dual Bus Interface Util: 
issued_total_row = 2448 
issued_total_col = 1420 
Row_Bus_Util =  0.002160 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.003260 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.047103 
queue_avg = 0.120556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129465 n_act=1301 n_pre=1285 n_ref_event=0 n_req=1513 n_rd=1510 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.00534
n_activity=61470 dram_eff=0.09845
bk0: 86a 1127211i bk1: 91a 1127594i bk2: 98a 1126291i bk3: 105a 1126057i bk4: 77a 1128023i bk5: 88a 1127255i bk6: 108a 1125438i bk7: 83a 1128041i bk8: 102a 1126112i bk9: 101a 1126018i bk10: 107a 1126357i bk11: 96a 1126245i bk12: 79a 1127484i bk13: 77a 1127905i bk14: 105a 1126951i bk15: 107a 1127146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140119
Row_Buffer_Locality_read = 0.140397
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.694309
Bank_Level_Parallism_Col = 1.368801
Bank_Level_Parallism_Ready = 1.014013
write_to_read_ratio_blp_rw_average = 0.003567
GrpLevelPara = 1.289742 

BW Util details:
bwutil = 0.005340 
total_CMD = 1133238 
util_bw = 6052 
Wasted_Col = 20114 
Wasted_Row = 13441 
Idle = 1093631 

BW Util Bottlenecks: 
RCDc_limit = 25442 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 819 
rwq = 0 
CCDLc_limit_alone = 819 
WTRc_limit_alone = 0 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 1133238 
n_nop = 1129465 
Read = 1510 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 1301 
n_pre = 1285 
n_ref = 0 
n_req = 1513 
total_req = 1513 

Dual Bus Interface Util: 
issued_total_row = 2586 
issued_total_col = 1513 
Row_Bus_Util =  0.002282 
CoL_Bus_Util = 0.001335 
Either_Row_CoL_Bus_Util = 0.003329 
Issued_on_Two_Bus_Simul_Util = 0.000288 
issued_two_Eff = 0.086403 
queue_avg = 0.128838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129507 n_act=1259 n_pre=1243 n_ref_event=0 n_req=1441 n_rd=1439 n_rd_L2_A=0 n_write=0 n_wr_bk=2 bw_util=0.005086
n_activity=63027 dram_eff=0.09145
bk0: 85a 1126767i bk1: 81a 1127759i bk2: 65a 1128401i bk3: 83a 1127984i bk4: 98a 1127024i bk5: 88a 1127210i bk6: 94a 1127336i bk7: 93a 1127728i bk8: 84a 1126994i bk9: 95a 1126905i bk10: 74a 1128330i bk11: 83a 1127305i bk12: 99a 1126472i bk13: 106a 1126350i bk14: 110a 1125434i bk15: 101a 1126765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126995
Row_Buffer_Locality_read = 0.126477
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.563972
Bank_Level_Parallism_Col = 1.329934
Bank_Level_Parallism_Ready = 1.006662
write_to_read_ratio_blp_rw_average = 0.000686
GrpLevelPara = 1.261848 

BW Util details:
bwutil = 0.005086 
total_CMD = 1133238 
util_bw = 5764 
Wasted_Col = 20290 
Wasted_Row = 13722 
Idle = 1093462 

BW Util Bottlenecks: 
RCDc_limit = 25320 
RCDWRc_limit = 15 
WTRc_limit = 1 
RTWc_limit = 0 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 1 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1133238 
n_nop = 1129507 
Read = 1439 
Write = 0 
L2_Alloc = 0 
L2_WB = 2 
n_act = 1259 
n_pre = 1243 
n_ref = 0 
n_req = 1441 
total_req = 1441 

Dual Bus Interface Util: 
issued_total_row = 2502 
issued_total_col = 1441 
Row_Bus_Util =  0.002208 
CoL_Bus_Util = 0.001272 
Either_Row_CoL_Bus_Util = 0.003292 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.056821 
queue_avg = 0.111432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129482 n_act=1294 n_pre=1278 n_ref_event=0 n_req=1474 n_rd=1469 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.005203
n_activity=62418 dram_eff=0.09446
bk0: 71a 1128096i bk1: 99a 1126601i bk2: 93a 1126951i bk3: 82a 1127375i bk4: 86a 1127044i bk5: 111a 1125880i bk6: 96a 1126515i bk7: 71a 1127734i bk8: 115a 1125374i bk9: 93a 1126953i bk10: 75a 1128018i bk11: 107a 1125855i bk12: 79a 1127531i bk13: 88a 1126061i bk14: 99a 1126388i bk15: 104a 1126430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123474
Row_Buffer_Locality_read = 0.123213
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 2.725630
Bank_Level_Parallism_Col = 1.348998
Bank_Level_Parallism_Ready = 1.011757
write_to_read_ratio_blp_rw_average = 0.003680
GrpLevelPara = 1.282717 

BW Util details:
bwutil = 0.005203 
total_CMD = 1133238 
util_bw = 5896 
Wasted_Col = 20410 
Wasted_Row = 13366 
Idle = 1093566 

BW Util Bottlenecks: 
RCDc_limit = 25623 
RCDWRc_limit = 54 
WTRc_limit = 1 
RTWc_limit = 36 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 1 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 1133238 
n_nop = 1129482 
Read = 1469 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 1294 
n_pre = 1278 
n_ref = 0 
n_req = 1474 
total_req = 1474 

Dual Bus Interface Util: 
issued_total_row = 2572 
issued_total_col = 1474 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.001301 
Either_Row_CoL_Bus_Util = 0.003314 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.077210 
queue_avg = 0.120539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129482 n_act=1264 n_pre=1248 n_ref_event=0 n_req=1454 n_rd=1447 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.005132
n_activity=61772 dram_eff=0.09415
bk0: 98a 1126450i bk1: 89a 1126333i bk2: 50a 1129901i bk3: 92a 1126764i bk4: 124a 1125020i bk5: 81a 1127046i bk6: 72a 1128201i bk7: 106a 1126008i bk8: 83a 1127212i bk9: 125a 1124693i bk10: 80a 1127309i bk11: 103a 1126446i bk12: 76a 1128414i bk13: 85a 1128066i bk14: 90a 1127044i bk15: 93a 1126840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130674
Row_Buffer_Locality_read = 0.130615
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.640114
Bank_Level_Parallism_Col = 1.334802
Bank_Level_Parallism_Ready = 1.003302
write_to_read_ratio_blp_rw_average = 0.006116
GrpLevelPara = 1.267012 

BW Util details:
bwutil = 0.005132 
total_CMD = 1133238 
util_bw = 5816 
Wasted_Col = 20210 
Wasted_Row = 13697 
Idle = 1093515 

BW Util Bottlenecks: 
RCDc_limit = 25089 
RCDWRc_limit = 78 
WTRc_limit = 1 
RTWc_limit = 84 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 1 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 1133238 
n_nop = 1129482 
Read = 1447 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 1454 
total_req = 1454 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 1454 
Row_Bus_Util =  0.002217 
CoL_Bus_Util = 0.001283 
Either_Row_CoL_Bus_Util = 0.003314 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.055911 
queue_avg = 0.141142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141142
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129494 n_act=1254 n_pre=1238 n_ref_event=0 n_req=1417 n_rd=1417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005002
n_activity=63298 dram_eff=0.08954
bk0: 93a 1127584i bk1: 93a 1126737i bk2: 104a 1127093i bk3: 96a 1126963i bk4: 71a 1128454i bk5: 99a 1126815i bk6: 77a 1128384i bk7: 89a 1127140i bk8: 91a 1127167i bk9: 97a 1126560i bk10: 105a 1126470i bk11: 85a 1127463i bk12: 77a 1127732i bk13: 81a 1128744i bk14: 83a 1127684i bk15: 76a 1129126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115032
Row_Buffer_Locality_read = 0.115032
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.413761
Bank_Level_Parallism_Col = 1.311987
Bank_Level_Parallism_Ready = 1.004003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265425 

BW Util details:
bwutil = 0.005002 
total_CMD = 1133238 
util_bw = 5668 
Wasted_Col = 20542 
Wasted_Row = 13681 
Idle = 1093347 

BW Util Bottlenecks: 
RCDc_limit = 25420 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1133238 
n_nop = 1129494 
Read = 1417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1254 
n_pre = 1238 
n_ref = 0 
n_req = 1417 
total_req = 1417 

Dual Bus Interface Util: 
issued_total_row = 2492 
issued_total_col = 1417 
Row_Bus_Util =  0.002199 
CoL_Bus_Util = 0.001250 
Either_Row_CoL_Bus_Util = 0.003304 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.044071 
queue_avg = 0.102567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129407 n_act=1312 n_pre=1296 n_ref_event=0 n_req=1505 n_rd=1501 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.005312
n_activity=63040 dram_eff=0.09549
bk0: 82a 1126900i bk1: 92a 1126343i bk2: 95a 1126339i bk3: 94a 1126830i bk4: 98a 1126283i bk5: 67a 1128550i bk6: 111a 1125687i bk7: 125a 1124949i bk8: 88a 1126747i bk9: 91a 1127008i bk10: 103a 1126100i bk11: 88a 1127493i bk12: 108a 1125641i bk13: 105a 1125406i bk14: 86a 1126342i bk15: 68a 1127700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128904
Row_Buffer_Locality_read = 0.128581
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.823970
Bank_Level_Parallism_Col = 1.359836
Bank_Level_Parallism_Ready = 1.010842
write_to_read_ratio_blp_rw_average = 0.003715
GrpLevelPara = 1.304634 

BW Util details:
bwutil = 0.005312 
total_CMD = 1133238 
util_bw = 6020 
Wasted_Col = 20481 
Wasted_Row = 13502 
Idle = 1093235 

BW Util Bottlenecks: 
RCDc_limit = 25918 
RCDWRc_limit = 39 
WTRc_limit = 43 
RTWc_limit = 54 
CCDLc_limit = 679 
rwq = 0 
CCDLc_limit_alone = 673 
WTRc_limit_alone = 41 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 1133238 
n_nop = 1129407 
Read = 1501 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 1312 
n_pre = 1296 
n_ref = 0 
n_req = 1505 
total_req = 1505 

Dual Bus Interface Util: 
issued_total_row = 2608 
issued_total_col = 1505 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.001328 
Either_Row_CoL_Bus_Util = 0.003381 
Issued_on_Two_Bus_Simul_Util = 0.000249 
issued_two_Eff = 0.073610 
queue_avg = 0.132048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132048
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129453 n_act=1265 n_pre=1249 n_ref_event=0 n_req=1439 n_rd=1439 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005079
n_activity=62961 dram_eff=0.09142
bk0: 111a 1126245i bk1: 81a 1127368i bk2: 98a 1127240i bk3: 96a 1126624i bk4: 82a 1127745i bk5: 53a 1129695i bk6: 86a 1127481i bk7: 121a 1125334i bk8: 95a 1127905i bk9: 80a 1128068i bk10: 77a 1127608i bk11: 84a 1127439i bk12: 86a 1127572i bk13: 94a 1126839i bk14: 92a 1127473i bk15: 103a 1126995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120917
Row_Buffer_Locality_read = 0.120917
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.479485
Bank_Level_Parallism_Col = 1.316904
Bank_Level_Parallism_Ready = 1.006631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263305 

BW Util details:
bwutil = 0.005079 
total_CMD = 1133238 
util_bw = 5756 
Wasted_Col = 20631 
Wasted_Row = 13484 
Idle = 1093367 

BW Util Bottlenecks: 
RCDc_limit = 25561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 571 
rwq = 0 
CCDLc_limit_alone = 571 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1133238 
n_nop = 1129453 
Read = 1439 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 1439 
total_req = 1439 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 1439 
Row_Bus_Util =  0.002218 
CoL_Bus_Util = 0.001270 
Either_Row_CoL_Bus_Util = 0.003340 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.044386 
queue_avg = 0.105108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105108
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1133238 n_nop=1129358 n_act=1352 n_pre=1336 n_ref_event=0 n_req=1535 n_rd=1533 n_rd_L2_A=0 n_write=0 n_wr_bk=2 bw_util=0.005418
n_activity=64490 dram_eff=0.09521
bk0: 80a 1127023i bk1: 95a 1126487i bk2: 94a 1126441i bk3: 110a 1125390i bk4: 90a 1126118i bk5: 75a 1127006i bk6: 104a 1125652i bk7: 117a 1124972i bk8: 111a 1125744i bk9: 79a 1127702i bk10: 91a 1126867i bk11: 98a 1126787i bk12: 100a 1126042i bk13: 96a 1126350i bk14: 85a 1127550i bk15: 108a 1125604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119218
Row_Buffer_Locality_read = 0.119374
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.836178
Bank_Level_Parallism_Col = 1.362642
Bank_Level_Parallism_Ready = 1.007495
write_to_read_ratio_blp_rw_average = 0.002293
GrpLevelPara = 1.297158 

BW Util details:
bwutil = 0.005418 
total_CMD = 1133238 
util_bw = 6140 
Wasted_Col = 20951 
Wasted_Row = 13678 
Idle = 1092469 

BW Util Bottlenecks: 
RCDc_limit = 26637 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 42 
CCDLc_limit = 781 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 1133238 
n_nop = 1129358 
Read = 1533 
Write = 0 
L2_Alloc = 0 
L2_WB = 2 
n_act = 1352 
n_pre = 1336 
n_ref = 0 
n_req = 1535 
total_req = 1535 

Dual Bus Interface Util: 
issued_total_row = 2688 
issued_total_col = 1535 
Row_Bus_Util =  0.002372 
CoL_Bus_Util = 0.001355 
Either_Row_CoL_Bus_Util = 0.003424 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.088402 
queue_avg = 0.138044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2366, Miss = 753, Miss_rate = 0.318, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 2366, Miss = 763, Miss_rate = 0.322, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 10464, Miss = 781, Miss_rate = 0.075, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2257, Miss = 709, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2400, Miss = 782, Miss_rate = 0.326, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2346, Miss = 743, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2283, Miss = 724, Miss_rate = 0.317, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2444, Miss = 796, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2622, Miss = 814, Miss_rate = 0.310, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 2427, Miss = 800, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 2475, Miss = 758, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2615, Miss = 778, Miss_rate = 0.298, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 2616, Miss = 762, Miss_rate = 0.291, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 2391, Miss = 803, Miss_rate = 0.336, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 5263, Miss = 720, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 2489, Miss = 818, Miss_rate = 0.329, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 2393, Miss = 749, Miss_rate = 0.313, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 2422, Miss = 764, Miss_rate = 0.315, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 2533, Miss = 819, Miss_rate = 0.323, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 2420, Miss = 778, Miss_rate = 0.321, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 2515, Miss = 775, Miss_rate = 0.308, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 2452, Miss = 760, Miss_rate = 0.310, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 2326, Miss = 803, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 2571, Miss = 826, Miss_rate = 0.321, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 69456
L2_total_cache_misses = 18578
L2_total_cache_miss_rate = 0.2675
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=69456
icnt_total_pkts_simt_to_mem=69456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69456
Req_Network_cycles = 441906
Req_Network_injected_packets_per_cycle =       0.1572 
Req_Network_conflicts_per_cycle =       0.0134
Req_Network_conflicts_per_cycle_util =       0.1292
Req_Bank_Level_Parallism =       1.5119
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0025
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0065

Reply_Network_injected_packets_num = 69456
Reply_Network_cycles = 441906
Reply_Network_injected_packets_per_cycle =        0.1572
Reply_Network_conflicts_per_cycle =        0.0407
Reply_Network_conflicts_per_cycle_util =       0.3860
Reply_Bank_Level_Parallism =       1.4911
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 20 sec (500 sec)
gpgpu_simulation_rate = 1250 (inst/sec)
gpgpu_simulation_rate = 883 (cycle/sec)
gpgpu_silicon_slowdown = 1545866x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (27,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 9: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 185145
gpu_sim_insn = 1085979
gpu_ipc =       5.8656
gpu_tot_sim_cycle = 627051
gpu_tot_sim_insn = 1710992
gpu_tot_ipc =       2.7286
gpu_tot_issued_cta = 48
gpu_occupancy = 14.9087% 
gpu_tot_occupancy = 14.1976% 
max_total_param_size = 0
gpu_stall_dramfull = 15557
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8787
partiton_level_parallism_total  =       0.3702
partiton_level_parallism_util =       3.3888
partiton_level_parallism_util_total  =       2.4710
L2_BW  =      38.3833 GB/Sec
L2_BW_total  =      16.1714 GB/Sec
gpu_total_sim_rate=1905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6726, Miss = 3865, Miss_rate = 0.575, Pending_hits = 221, Reservation_fails = 1492
	L1D_cache_core[1]: Access = 6727, Miss = 3972, Miss_rate = 0.590, Pending_hits = 233, Reservation_fails = 1279
	L1D_cache_core[2]: Access = 8122, Miss = 4715, Miss_rate = 0.581, Pending_hits = 225, Reservation_fails = 1784
	L1D_cache_core[3]: Access = 8331, Miss = 4450, Miss_rate = 0.534, Pending_hits = 263, Reservation_fails = 1368
	L1D_cache_core[4]: Access = 10135, Miss = 5785, Miss_rate = 0.571, Pending_hits = 364, Reservation_fails = 1972
	L1D_cache_core[5]: Access = 13775, Miss = 6559, Miss_rate = 0.476, Pending_hits = 512, Reservation_fails = 2461
	L1D_cache_core[6]: Access = 13434, Miss = 6415, Miss_rate = 0.478, Pending_hits = 412, Reservation_fails = 2058
	L1D_cache_core[7]: Access = 12830, Miss = 6974, Miss_rate = 0.544, Pending_hits = 480, Reservation_fails = 2864
	L1D_cache_core[8]: Access = 13015, Miss = 7081, Miss_rate = 0.544, Pending_hits = 471, Reservation_fails = 3048
	L1D_cache_core[9]: Access = 13315, Miss = 6720, Miss_rate = 0.505, Pending_hits = 534, Reservation_fails = 2691
	L1D_cache_core[10]: Access = 13674, Miss = 7434, Miss_rate = 0.544, Pending_hits = 460, Reservation_fails = 2846
	L1D_cache_core[11]: Access = 13774, Miss = 7751, Miss_rate = 0.563, Pending_hits = 437, Reservation_fails = 2720
	L1D_cache_core[12]: Access = 14748, Miss = 8361, Miss_rate = 0.567, Pending_hits = 472, Reservation_fails = 2652
	L1D_cache_core[13]: Access = 14764, Miss = 8177, Miss_rate = 0.554, Pending_hits = 476, Reservation_fails = 2302
	L1D_cache_core[14]: Access = 13361, Miss = 7654, Miss_rate = 0.573, Pending_hits = 475, Reservation_fails = 2657
	L1D_cache_core[15]: Access = 14538, Miss = 8274, Miss_rate = 0.569, Pending_hits = 483, Reservation_fails = 2362
	L1D_cache_core[16]: Access = 15310, Miss = 8429, Miss_rate = 0.551, Pending_hits = 491, Reservation_fails = 2508
	L1D_cache_core[17]: Access = 12158, Miss = 6168, Miss_rate = 0.507, Pending_hits = 458, Reservation_fails = 1467
	L1D_cache_core[18]: Access = 8062, Miss = 3700, Miss_rate = 0.459, Pending_hits = 305, Reservation_fails = 1117
	L1D_cache_core[19]: Access = 8110, Miss = 3625, Miss_rate = 0.447, Pending_hits = 302, Reservation_fails = 946
	L1D_cache_core[20]: Access = 5728, Miss = 2484, Miss_rate = 0.434, Pending_hits = 176, Reservation_fails = 249
	L1D_cache_core[21]: Access = 5932, Miss = 3477, Miss_rate = 0.586, Pending_hits = 219, Reservation_fails = 1289
	L1D_cache_core[22]: Access = 5434, Miss = 3083, Miss_rate = 0.567, Pending_hits = 214, Reservation_fails = 1384
	L1D_cache_core[23]: Access = 6823, Miss = 3970, Miss_rate = 0.582, Pending_hits = 212, Reservation_fails = 1815
	L1D_cache_core[24]: Access = 6496, Miss = 3837, Miss_rate = 0.591, Pending_hits = 221, Reservation_fails = 1561
	L1D_cache_core[25]: Access = 6822, Miss = 4006, Miss_rate = 0.587, Pending_hits = 211, Reservation_fails = 1898
	L1D_cache_core[26]: Access = 6688, Miss = 4071, Miss_rate = 0.609, Pending_hits = 214, Reservation_fails = 1873
	L1D_cache_core[27]: Access = 6072, Miss = 3487, Miss_rate = 0.574, Pending_hits = 206, Reservation_fails = 1778
	L1D_cache_core[28]: Access = 6265, Miss = 3673, Miss_rate = 0.586, Pending_hits = 230, Reservation_fails = 1346
	L1D_cache_core[29]: Access = 6944, Miss = 4202, Miss_rate = 0.605, Pending_hits = 224, Reservation_fails = 1552
	L1D_total_cache_accesses = 298113
	L1D_total_cache_misses = 162399
	L1D_total_cache_miss_rate = 0.5448
	L1D_total_cache_pending_hits = 10201
	L1D_total_cache_reservation_fails = 57339
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10201
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 276101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14653
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 192
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
560, 621, 567, 889, 860, 1020, 934, 771, 
gpgpu_n_tot_thrd_icount = 9030336
gpgpu_n_tot_w_icount = 282198
gpgpu_n_stall_shd_mem = 158193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 210138
gpgpu_n_mem_write_global = 22012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 390950
gpgpu_n_store_insn = 33525
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 97280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 103463
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54730
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3881	W0_Idle:6300257	W0_Scoreboard:7775468	W1:99349	W2:33626	W3:21855	W4:16847	W5:14856	W6:12988	W7:10228	W8:8023	W9:6510	W10:4621	W11:3410	W12:3174	W13:2182	W14:2330	W15:2547	W16:2078	W17:2436	W18:1981	W19:2015	W20:2211	W21:1829	W22:2065	W23:2104	W24:1756	W25:1752	W26:1558	W27:1220	W28:1079	W29:938	W30:693	W31:440	W32:13497
single_issue_nums: WS0:76725	WS1:66761	WS2:62751	WS3:75961	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136896 {8:142112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 880480 {40:22012,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2721040 {40:68026,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5684480 {40:142112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 176096 {8:22012,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2721040 {40:68026,}
maxmflatency = 3279 
max_icnt2mem_latency = 1286 
maxmrqlatency = 1255 
max_icnt2sh_latency = 50 
averagemflatency = 355 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 70 
avg_icnt2sh_latency = 2 
mrq_lat_table:39755 	373 	820 	1712 	2765 	2530 	3282 	5269 	5562 	1445 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	146035 	64895 	9726 	8862 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43706 	5717 	3809 	3173 	138735 	15975 	14492 	4883 	1599 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	197435 	24243 	8495 	1833 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	511 	67 	3 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         3         4         5         4         4         4         3         3         3         4         3         5         5         4 
dram[1]:         4         3         4         4         4         4         3         4         4         3         6         4         3         4         3         3 
dram[2]:         4         4         3         3         4         4         4         4         4         6         5         4         5         4         3         4 
dram[3]:         4         6         3         4         4         4         3         5         4         3         8         5         4         3         4         3 
dram[4]:         4         4         4         6         5         4         3         3         6         4         6         6         5         4         5         4 
dram[5]:         4         5         4         5         4         7         3         3         6         5        14         3         3         4         4         5 
dram[6]:         3         3         3         3         3         3         4         3         4         3         5         4         8         4         3         4 
dram[7]:         5         4         5         4         4         3         3         3         3         5         4         5         6         3         4         3 
dram[8]:         3         4         6         6         3         4         4         4         3         4         9         6         6         4         5         4 
dram[9]:         4         4         3         3         4         3         4         4         5         3         4         3         6         3         4         4 
dram[10]:         3         3         4         4         3         3         4         5         4         4         6         6         3         5         5         5 
dram[11]:         4         3         3         4         3         3         4         4         4         3         4         3         5         4         3         4 
maximum service time to same row:
dram[0]:     27245     19773     56167     15917     24585     36156     47107     27110     23884     39470     30107     48225     16519     10290     13858     16347 
dram[1]:     17027     58146     26766     30181     90254     16337     27636     23774     97764     40120     23470     31705     39643     21695     23305     68844 
dram[2]:     38849     18697     32361     20979     24291     39367     30953     38347     65287     30029     68837     32535     48213     33456      7425     39248 
dram[3]:     28736     37146     24066     16846     33549     29773     95377    102848     76495     32972     30508     47515     61056     29157     45708     72892 
dram[4]:     67549     79081     31463     16894     93177     24747     43077     35716     35001     29986     12905    104810     18702     20774     13137     78018 
dram[5]:     20554     13872     43777     80644     39351     25284     23272     46641     59860     22401     35151     15240     17612     61452     41007     38932 
dram[6]:     13130     19703     68558     58331     22554     11225     42855     59398     49290     92624     20836     37052     18195     56954     63949     53369 
dram[7]:     90889     41270     61581     82952     32890     44597     77535    100958     29478     39218     20210     50091     63689     29513      9366     19753 
dram[8]:     72390     38635     20186     17529      6284     32625     37120     21254     21049     53046    110426     59211     34260     56230     51057     37887 
dram[9]:     10384     85024     39718     21197     50664     80995     38299     85558     33705     53452     15901     45686     57570     89386     17470     86428 
dram[10]:     22746      7755     10868     51001     25201     14679     65874     83684     50869     14848     67208     14492     20356     45678     22697     23010 
dram[11]:     45565     77136     37394     23570     34007     29955     26129     29630     32639     47015     10711     87349     66750     52609     14608     24808 
average row accesses per activate:
dram[0]:  1.145763  1.164000  1.082803  1.152824  1.194631  1.201987  1.168539  1.131673  1.095406  1.137931  1.125000  1.109718  1.148515  1.118590  1.112628  1.142349 
dram[1]:  1.166113  1.116608  1.172161  1.156584  1.132841  1.090253  1.153846  1.132890  1.188153  1.144737  1.130841  1.121406  1.155477  1.112782  1.139706  1.059480 
dram[2]:  1.130872  1.146758  1.132867  1.114478  1.166144  1.080000  1.097744  1.127341  1.135231  1.145329  1.123778  1.135231  1.130435  1.110345  1.172414  1.151724 
dram[3]:  1.174603  1.124590  1.116105  1.106164  1.076667  1.154286  1.106667  1.113773  1.113879  1.150877  1.150000  1.186441  1.150470  1.173502  1.152824  1.122302 
dram[4]:  1.175781  1.146853  1.177852  1.124620  1.157718  1.102894  1.125806  1.100649  1.166667  1.121711  1.148789  1.097859  1.142349  1.136986  1.195205  1.124542 
dram[5]:  1.129371  1.174419  1.140684  1.155932  1.111111  1.132258  1.112903  1.128617  1.106529  1.192440  1.161716  1.097315  1.116438  1.129252  1.115854  1.175676 
dram[6]:  1.116105  1.137681  1.141379  1.157706  1.087108  1.117021  1.134276  1.111111  1.182759  1.105442  1.127660  1.123810  1.162544  1.131387  1.164336  1.193676 
dram[7]:  1.113475  1.116838  1.100840  1.152778  1.130841  1.147727  1.103306  1.140575  1.113879  1.193548  1.147541  1.196787  1.121864  1.137457  1.172662  1.075163 
dram[8]:  1.149660  1.122378  1.111486  1.192029  1.119048  1.118012  1.142857  1.133333  1.158228  1.102310  1.135447  1.122699  1.110738  1.168421  1.121495  1.113971 
dram[9]:  1.097826  1.128289  1.135458  1.113139  1.116923  1.134694  1.135888  1.136213  1.164794  1.169675  1.130719  1.108974  1.165541  1.122924  1.156667  1.117021 
dram[10]:  1.141935  1.112676  1.181208  1.134831  1.110000  1.094737  1.153025  1.094077  1.205036  1.110390  1.105802  1.133551  1.113333  1.125413  1.167213  1.125000 
dram[11]:  1.136364  1.122517  1.132450  1.132492  1.089109  1.110170  1.133333  1.122187  1.152299  1.151408  1.071429  1.119601  1.090090  1.168459  1.135593  1.153061 
average row locality = 63553/56022 = 1.134429
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       306       263       308       319       325       324       291       292       280       294       308       326       324       314       304       292 
dram[1]:       329       293       283       295       279       271       287       317       319       317       331       325       309       278       278       264 
dram[2]:       317       309       299       309       338       297       269       275       293       304       308       291       314       294       273       299 
dram[3]:       342       315       267       291       288       368       302       332       282       306       338       312       328       330       311       280 
dram[4]:       279       308       316       336       316       303       320       306       289       315       298       330       297       295       318       277 
dram[5]:       293       271       271       307       325       322       323       326       294       315       317       304       299       308       332       314 
dram[6]:       268       285       294       303       275       283       294       270       316       299       295       323       303       288       307       276 
dram[7]:       299       302       237       305       338       272       244       327       280       344       261       277       284       297       295       295 
dram[8]:       307       292       301       298       247       327       292       295       331       307       350       323       301       308       324       272 
dram[9]:       276       312       270       271       327       254       302       312       289       300       324       319       318       307       318       291 
dram[10]:       323       291       321       277       305       284       295       292       311       313       295       314       303       312       326       276 
dram[11]:       300       310       309       327       304       240       316       321       357       302       287       310       333       299       304       304 
total dram reads = 58012
bank skew: 368/237 = 1.55
chip skew: 4992/4657 = 1.07
number of total write accesses:
dram[0]:        35        31        43        39        54        59        27        29        37        39        39        32        30        42        31        47 
dram[1]:        25        25        49        40        47        50        34        30        23        34        35        29        21        21        46        29 
dram[2]:        21        32        36        35        57        50        26        28        29        29        43        33        28        32        54        42 
dram[3]:        37        32        44        44        52        56        31        41        34        26        32        42        45        47        51        53 
dram[4]:        24        23        47        46        48        64        33        34        33        29        38        30        30        43        46        47 
dram[5]:        36        35        41        48        54        51        23        29        30        34        38        26        34        27        43        48 
dram[6]:        36        32        52        29        56        50        29        22        30        32        29        38        29        25        30        32 
dram[7]:        20        27        34        39        36        44        26        32        37        28        20        24        33        40        49        50 
dram[8]:        33        31        46        46        51        51        30        31        38        32        52        50        35        26        52        44 
dram[9]:        31        34        28        48        57        36        26        31        27        26        28        31        32        32        41        32 
dram[10]:        38        30        50        40        45        48        34        22        25        34        33        36        35        30        40        29 
dram[11]:        31        36        46        46        46        38        24        32        53        30        30        31        38        29        41        52 
total dram writes = 7056
bank skew: 64/20 = 3.20
chip skew: 667/538 = 1.24
average mf latency per bank:
dram[0]:       1253      1549      1064      1005      1179      1060      1123      1139      1004      1060      1014      1199      1211      1015      1315      1393
dram[1]:       1377      1221      1115      1195      1071      1043      1044      1002      5993      1163      1121      1080      1142      1121      1534      1454
dram[2]:       1156      1202      1033      1027      1049      1032      1092       917      1098      1105       949      1031       986       997      1250      1406
dram[3]:       1325      1195      1139      1015      1027      1261      1026      1012      1062      1003      1170      1047       997      1023      1449      1341
dram[4]:       1538      1257      1141       998      1267      1060       915      1058      1291      1043      1019       998      1155      1196      1372      1323
dram[5]:       1269      1373      1149      1099       929      1152       961      1078      1057      1129      1064      1305      1049      1008      1275      1406
dram[6]:       1237      1190      1130      1015       976      1018      1122      1073      1070       938       979       962      1037      1085      1463      1465
dram[7]:       1328      1307     25786      1019      1082      1148       988      1218      1016      1064      1173      1278      1071      1020      1434      1323
dram[8]:       1265      1280      1198      1224      1081      1018      1060      1003      1029      1002       980      1177      1033      1108      1294      1771
dram[9]:       1410      1272      1160      1019      1065      1129      1100      1026      1135      1088      1003       912      1034       968      1526      1225
dram[10]:       1125      1377      1244      1194      1070      1216      1019      1096      1143       988      1205      1060      1036       968      1425      1409
dram[11]:       1216      1322      1016      1153      1108      1175      1081      1070       951      1137       944      1103       924      1171      1353      1302
maximum mf latency per bank:
dram[0]:       2734      3085      3035      2789      2568      2698      2537      2441      2587      2791      2812      2863      2920      2291      2693      2733
dram[1]:       2993      2327      2811      3132      2830      2401      2989      2614      2931      2755      2461      2392      3135      2816      3087      2606
dram[2]:       2263      2454      2225      2633      2500      2361      2595      2314      2648      2705      2304      2331      2261      2355      2042      2696
dram[3]:       2690      2631      2421      2590      2614      3279      2510      2940      2558      3024      2908      2814      2768      2711      2973      2599
dram[4]:       3234      2501      3049      2471      3150      2266      2806      2120      2633      2533      2545      2145      2961      2729      3240      2355
dram[5]:       2525      2648      2210      2437      2541      2920      2630      2735      2303      2896      2039      2792      2309      2671      2233      2520
dram[6]:       2314      2411      2377      2582      2837      2127      2694      2155      2528      2201      2349      2139      2766      2033      2384      2147
dram[7]:       2326      2757      2700      2959      2621      2851      2469      2927      2482      2816      2860      2706      2330      2439      2537      2437
dram[8]:       2823      2341      2651      2839      2840      2336      2430      2598      2510      2436      2641      2840      2731      2605      2679      3082
dram[9]:       2911      2274      2500      2082      3156      2771      2712      2137      2801      2233      2704      2262      2743      2101      2828      2040
dram[10]:       2443      2252      2632      2653      2788      2784      2638      2468      2654      2363      2656      2581      2575      2526      2494      2546
dram[11]:       2744      2427      2470      2510      2530      2576      2859      2623      2833      2676      2223      2626      2346      2428      2117      2375

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1593920 n_act=4695 n_pre=4679 n_ref_event=0 n_req=5345 n_rd=4870 n_rd_L2_A=0 n_write=0 n_wr_bk=614 bw_util=0.01364
n_activity=163138 dram_eff=0.1345
bk0: 306a 1579638i bk1: 263a 1582739i bk2: 308a 1578528i bk3: 319a 1579139i bk4: 325a 1579234i bk5: 324a 1579013i bk6: 291a 1581812i bk7: 292a 1581100i bk8: 280a 1582420i bk9: 294a 1580078i bk10: 308a 1578470i bk11: 326a 1578228i bk12: 324a 1580015i bk13: 314a 1580523i bk14: 304a 1580971i bk15: 292a 1581514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121983
Row_Buffer_Locality_read = 0.126489
Row_Buffer_Locality_write = 0.075789
Bank_Level_Parallism = 3.804500
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.074464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013641 
total_CMD = 1608035 
util_bw = 21936 
Wasted_Col = 66700 
Wasted_Row = 32455 
Idle = 1486944 

BW Util Bottlenecks: 
RCDc_limit = 81367 
RCDWRc_limit = 4478 
WTRc_limit = 10820 
RTWc_limit = 11199 
CCDLc_limit = 3288 
rwq = 0 
CCDLc_limit_alone = 2562 
WTRc_limit_alone = 10528 
RTWc_limit_alone = 10765 

Commands details: 
total_CMD = 1608035 
n_nop = 1593920 
Read = 4870 
Write = 0 
L2_Alloc = 0 
L2_WB = 614 
n_act = 4695 
n_pre = 4679 
n_ref = 0 
n_req = 5345 
total_req = 5484 

Dual Bus Interface Util: 
issued_total_row = 9374 
issued_total_col = 5484 
Row_Bus_Util =  0.005829 
CoL_Bus_Util = 0.003410 
Either_Row_CoL_Bus_Util = 0.008778 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.052639 
queue_avg = 0.630658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594396 n_act=4575 n_pre=4559 n_ref_event=0 n_req=5198 n_rd=4775 n_rd_L2_A=0 n_write=0 n_wr_bk=538 bw_util=0.01322
n_activity=159247 dram_eff=0.1335
bk0: 329a 1579649i bk1: 293a 1582786i bk2: 283a 1582235i bk3: 295a 1580219i bk4: 279a 1583466i bk5: 271a 1583409i bk6: 287a 1581670i bk7: 317a 1580105i bk8: 319a 1581930i bk9: 317a 1580391i bk10: 331a 1580035i bk11: 325a 1580371i bk12: 309a 1580148i bk13: 278a 1582917i bk14: 278a 1581471i bk15: 264a 1582320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119854
Row_Buffer_Locality_read = 0.124398
Row_Buffer_Locality_write = 0.068558
Bank_Level_Parallism = 3.764343
Bank_Level_Parallism_Col = 1.634060
Bank_Level_Parallism_Ready = 1.072158
write_to_read_ratio_blp_rw_average = 0.107598
GrpLevelPara = 1.476592 

BW Util details:
bwutil = 0.013216 
total_CMD = 1608035 
util_bw = 21252 
Wasted_Col = 64152 
Wasted_Row = 31723 
Idle = 1490908 

BW Util Bottlenecks: 
RCDc_limit = 79483 
RCDWRc_limit = 4053 
WTRc_limit = 10278 
RTWc_limit = 10554 
CCDLc_limit = 3350 
rwq = 0 
CCDLc_limit_alone = 2656 
WTRc_limit_alone = 9991 
RTWc_limit_alone = 10147 

Commands details: 
total_CMD = 1608035 
n_nop = 1594396 
Read = 4775 
Write = 0 
L2_Alloc = 0 
L2_WB = 538 
n_act = 4575 
n_pre = 4559 
n_ref = 0 
n_req = 5198 
total_req = 5313 

Dual Bus Interface Util: 
issued_total_row = 9134 
issued_total_col = 5313 
Row_Bus_Util =  0.005680 
CoL_Bus_Util = 0.003304 
Either_Row_CoL_Bus_Util = 0.008482 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.059242 
queue_avg = 0.582048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.582048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594162 n_act=4625 n_pre=4609 n_ref_event=0 n_req=5231 n_rd=4789 n_rd_L2_A=0 n_write=0 n_wr_bk=575 bw_util=0.01334
n_activity=162424 dram_eff=0.1321
bk0: 317a 1581129i bk1: 309a 1581125i bk2: 299a 1583017i bk3: 309a 1580672i bk4: 338a 1579647i bk5: 297a 1582483i bk6: 269a 1583257i bk7: 275a 1584140i bk8: 293a 1582402i bk9: 304a 1581452i bk10: 308a 1581180i bk11: 291a 1582418i bk12: 314a 1581158i bk13: 294a 1583581i bk14: 273a 1584533i bk15: 299a 1581994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116039
Row_Buffer_Locality_read = 0.120902
Row_Buffer_Locality_write = 0.063348
Bank_Level_Parallism = 3.570164
Bank_Level_Parallism_Col = 1.605623
Bank_Level_Parallism_Ready = 1.075478
write_to_read_ratio_blp_rw_average = 0.112573
GrpLevelPara = 1.466704 

BW Util details:
bwutil = 0.013343 
total_CMD = 1608035 
util_bw = 21456 
Wasted_Col = 66135 
Wasted_Row = 32576 
Idle = 1487868 

BW Util Bottlenecks: 
RCDc_limit = 80889 
RCDWRc_limit = 4318 
WTRc_limit = 11344 
RTWc_limit = 10127 
CCDLc_limit = 3109 
rwq = 0 
CCDLc_limit_alone = 2452 
WTRc_limit_alone = 11066 
RTWc_limit_alone = 9748 

Commands details: 
total_CMD = 1608035 
n_nop = 1594162 
Read = 4789 
Write = 0 
L2_Alloc = 0 
L2_WB = 575 
n_act = 4625 
n_pre = 4609 
n_ref = 0 
n_req = 5231 
total_req = 5364 

Dual Bus Interface Util: 
issued_total_row = 9234 
issued_total_col = 5364 
Row_Bus_Util =  0.005742 
CoL_Bus_Util = 0.003336 
Either_Row_CoL_Bus_Util = 0.008627 
Issued_on_Two_Bus_Simul_Util = 0.000451 
issued_two_Eff = 0.052260 
queue_avg = 0.522521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.522521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1593572 n_act=4859 n_pre=4843 n_ref_event=0 n_req=5522 n_rd=4992 n_rd_L2_A=0 n_write=0 n_wr_bk=667 bw_util=0.01408
n_activity=164692 dram_eff=0.1374
bk0: 342a 1578473i bk1: 315a 1580765i bk2: 267a 1582903i bk3: 291a 1581604i bk4: 288a 1580648i bk5: 368a 1574956i bk6: 302a 1580098i bk7: 332a 1576172i bk8: 282a 1581303i bk9: 306a 1579854i bk10: 338a 1576693i bk11: 312a 1580764i bk12: 328a 1577616i bk13: 330a 1578897i bk14: 311a 1579864i bk15: 280a 1582237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120065
Row_Buffer_Locality_read = 0.124599
Row_Buffer_Locality_write = 0.077358
Bank_Level_Parallism = 3.855441
Bank_Level_Parallism_Col = 1.709363
Bank_Level_Parallism_Ready = 1.107101
write_to_read_ratio_blp_rw_average = 0.121313
GrpLevelPara = 1.526476 

BW Util details:
bwutil = 0.014077 
total_CMD = 1608035 
util_bw = 22636 
Wasted_Col = 66979 
Wasted_Row = 32682 
Idle = 1485738 

BW Util Bottlenecks: 
RCDc_limit = 82563 
RCDWRc_limit = 4825 
WTRc_limit = 13609 
RTWc_limit = 12898 
CCDLc_limit = 3683 
rwq = 0 
CCDLc_limit_alone = 2782 
WTRc_limit_alone = 13217 
RTWc_limit_alone = 12389 

Commands details: 
total_CMD = 1608035 
n_nop = 1593572 
Read = 4992 
Write = 0 
L2_Alloc = 0 
L2_WB = 667 
n_act = 4859 
n_pre = 4843 
n_ref = 0 
n_req = 5522 
total_req = 5659 

Dual Bus Interface Util: 
issued_total_row = 9702 
issued_total_col = 5659 
Row_Bus_Util =  0.006033 
CoL_Bus_Util = 0.003519 
Either_Row_CoL_Bus_Util = 0.008994 
Issued_on_Two_Bus_Simul_Util = 0.000558 
issued_two_Eff = 0.062089 
queue_avg = 0.645309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.645309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594007 n_act=4724 n_pre=4708 n_ref_event=0 n_req=5382 n_rd=4903 n_rd_L2_A=0 n_write=0 n_wr_bk=615 bw_util=0.01373
n_activity=163540 dram_eff=0.135
bk0: 279a 1582583i bk1: 308a 1581953i bk2: 316a 1579575i bk3: 336a 1578870i bk4: 316a 1580213i bk5: 303a 1579281i bk6: 320a 1580027i bk7: 306a 1580603i bk8: 289a 1580928i bk9: 315a 1579150i bk10: 298a 1582034i bk11: 330a 1579637i bk12: 297a 1581170i bk13: 295a 1580022i bk14: 318a 1580009i bk15: 277a 1583455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122259
Row_Buffer_Locality_read = 0.127881
Row_Buffer_Locality_write = 0.064718
Bank_Level_Parallism = 3.759222
Bank_Level_Parallism_Col = 1.672761
Bank_Level_Parallism_Ready = 1.095106
write_to_read_ratio_blp_rw_average = 0.112643
GrpLevelPara = 1.499994 

BW Util details:
bwutil = 0.013726 
total_CMD = 1608035 
util_bw = 22072 
Wasted_Col = 65828 
Wasted_Row = 33103 
Idle = 1487032 

BW Util Bottlenecks: 
RCDc_limit = 81085 
RCDWRc_limit = 4478 
WTRc_limit = 12760 
RTWc_limit = 11422 
CCDLc_limit = 3361 
rwq = 0 
CCDLc_limit_alone = 2626 
WTRc_limit_alone = 12417 
RTWc_limit_alone = 11030 

Commands details: 
total_CMD = 1608035 
n_nop = 1594007 
Read = 4903 
Write = 0 
L2_Alloc = 0 
L2_WB = 615 
n_act = 4724 
n_pre = 4708 
n_ref = 0 
n_req = 5382 
total_req = 5518 

Dual Bus Interface Util: 
issued_total_row = 9432 
issued_total_col = 5518 
Row_Bus_Util =  0.005866 
CoL_Bus_Util = 0.003432 
Either_Row_CoL_Bus_Util = 0.008724 
Issued_on_Two_Bus_Simul_Util = 0.000573 
issued_two_Eff = 0.065726 
queue_avg = 0.618265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.618265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1593947 n_act=4751 n_pre=4735 n_ref_event=0 n_req=5394 n_rd=4921 n_rd_L2_A=0 n_write=0 n_wr_bk=597 bw_util=0.01373
n_activity=165727 dram_eff=0.1332
bk0: 293a 1580912i bk1: 271a 1583134i bk2: 271a 1583125i bk3: 307a 1580830i bk4: 325a 1579611i bk5: 322a 1579377i bk6: 323a 1580683i bk7: 326a 1579739i bk8: 294a 1580272i bk9: 315a 1580509i bk10: 317a 1580216i bk11: 304a 1579637i bk12: 299a 1580389i bk13: 308a 1580900i bk14: 332a 1578397i bk15: 314a 1581414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119392
Row_Buffer_Locality_read = 0.125584
Row_Buffer_Locality_write = 0.054968
Bank_Level_Parallism = 3.701700
Bank_Level_Parallism_Col = 1.602077
Bank_Level_Parallism_Ready = 1.079721
write_to_read_ratio_blp_rw_average = 0.105276
GrpLevelPara = 1.445845 

BW Util details:
bwutil = 0.013726 
total_CMD = 1608035 
util_bw = 22072 
Wasted_Col = 67451 
Wasted_Row = 33402 
Idle = 1485110 

BW Util Bottlenecks: 
RCDc_limit = 82322 
RCDWRc_limit = 4592 
WTRc_limit = 11747 
RTWc_limit = 9861 
CCDLc_limit = 3357 
rwq = 0 
CCDLc_limit_alone = 2623 
WTRc_limit_alone = 11408 
RTWc_limit_alone = 9466 

Commands details: 
total_CMD = 1608035 
n_nop = 1593947 
Read = 4921 
Write = 0 
L2_Alloc = 0 
L2_WB = 597 
n_act = 4751 
n_pre = 4735 
n_ref = 0 
n_req = 5394 
total_req = 5518 

Dual Bus Interface Util: 
issued_total_row = 9486 
issued_total_col = 5518 
Row_Bus_Util =  0.005899 
CoL_Bus_Util = 0.003432 
Either_Row_CoL_Bus_Util = 0.008761 
Issued_on_Two_Bus_Simul_Util = 0.000570 
issued_two_Eff = 0.065020 
queue_avg = 0.586440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594643 n_act=4504 n_pre=4488 n_ref_event=0 n_req=5118 n_rd=4679 n_rd_L2_A=0 n_write=0 n_wr_bk=551 bw_util=0.01301
n_activity=159826 dram_eff=0.1309
bk0: 268a 1582439i bk1: 285a 1581874i bk2: 294a 1581135i bk3: 303a 1583821i bk4: 275a 1580061i bk5: 283a 1581475i bk6: 294a 1581767i bk7: 270a 1584456i bk8: 316a 1580790i bk9: 299a 1581535i bk10: 295a 1583272i bk11: 323a 1581716i bk12: 303a 1581536i bk13: 288a 1581600i bk14: 307a 1580763i bk15: 276a 1584028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120360
Row_Buffer_Locality_read = 0.126523
Row_Buffer_Locality_write = 0.054670
Bank_Level_Parallism = 3.706932
Bank_Level_Parallism_Col = 1.625597
Bank_Level_Parallism_Ready = 1.073095
write_to_read_ratio_blp_rw_average = 0.107616
GrpLevelPara = 1.476782 

BW Util details:
bwutil = 0.013010 
total_CMD = 1608035 
util_bw = 20920 
Wasted_Col = 63805 
Wasted_Row = 31714 
Idle = 1491596 

BW Util Bottlenecks: 
RCDc_limit = 78106 
RCDWRc_limit = 4222 
WTRc_limit = 10867 
RTWc_limit = 9966 
CCDLc_limit = 3163 
rwq = 0 
CCDLc_limit_alone = 2433 
WTRc_limit_alone = 10537 
RTWc_limit_alone = 9566 

Commands details: 
total_CMD = 1608035 
n_nop = 1594643 
Read = 4679 
Write = 0 
L2_Alloc = 0 
L2_WB = 551 
n_act = 4504 
n_pre = 4488 
n_ref = 0 
n_req = 5118 
total_req = 5230 

Dual Bus Interface Util: 
issued_total_row = 8992 
issued_total_col = 5230 
Row_Bus_Util =  0.005592 
CoL_Bus_Util = 0.003252 
Either_Row_CoL_Bus_Util = 0.008328 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.061977 
queue_avg = 0.546027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.546027
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594691 n_act=4477 n_pre=4461 n_ref_event=0 n_req=5083 n_rd=4657 n_rd_L2_A=0 n_write=0 n_wr_bk=539 bw_util=0.01293
n_activity=159955 dram_eff=0.1299
bk0: 299a 1583022i bk1: 302a 1580074i bk2: 237a 1584990i bk3: 305a 1580802i bk4: 338a 1578486i bk5: 272a 1581685i bk6: 244a 1585888i bk7: 327a 1579176i bk8: 280a 1581376i bk9: 344a 1578578i bk10: 261a 1584606i bk11: 277a 1583842i bk12: 284a 1583819i bk13: 297a 1583163i bk14: 295a 1580828i bk15: 295a 1580716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119221
Row_Buffer_Locality_read = 0.123900
Row_Buffer_Locality_write = 0.068075
Bank_Level_Parallism = 3.697246
Bank_Level_Parallism_Col = 1.602244
Bank_Level_Parallism_Ready = 1.074701
write_to_read_ratio_blp_rw_average = 0.104136
GrpLevelPara = 1.451031 

BW Util details:
bwutil = 0.012925 
total_CMD = 1608035 
util_bw = 20784 
Wasted_Col = 64166 
Wasted_Row = 32077 
Idle = 1491008 

BW Util Bottlenecks: 
RCDc_limit = 78171 
RCDWRc_limit = 4065 
WTRc_limit = 10784 
RTWc_limit = 9747 
CCDLc_limit = 2987 
rwq = 0 
CCDLc_limit_alone = 2372 
WTRc_limit_alone = 10506 
RTWc_limit_alone = 9410 

Commands details: 
total_CMD = 1608035 
n_nop = 1594691 
Read = 4657 
Write = 0 
L2_Alloc = 0 
L2_WB = 539 
n_act = 4477 
n_pre = 4461 
n_ref = 0 
n_req = 5083 
total_req = 5196 

Dual Bus Interface Util: 
issued_total_row = 8938 
issued_total_col = 5196 
Row_Bus_Util =  0.005558 
CoL_Bus_Util = 0.003231 
Either_Row_CoL_Bus_Util = 0.008298 
Issued_on_Two_Bus_Simul_Util = 0.000491 
issued_two_Eff = 0.059203 
queue_avg = 0.599190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.59919
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1593682 n_act=4759 n_pre=4743 n_ref_event=0 n_req=5389 n_rd=4875 n_rd_L2_A=0 n_write=0 n_wr_bk=648 bw_util=0.01374
n_activity=165374 dram_eff=0.1336
bk0: 307a 1580373i bk1: 292a 1581648i bk2: 301a 1581405i bk3: 298a 1582138i bk4: 247a 1583953i bk5: 327a 1578876i bk6: 292a 1582284i bk7: 295a 1580855i bk8: 331a 1578735i bk9: 307a 1582081i bk10: 350a 1577823i bk11: 323a 1578394i bk12: 301a 1580489i bk13: 308a 1582293i bk14: 324a 1578396i bk15: 272a 1582600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116905
Row_Buffer_Locality_read = 0.122256
Row_Buffer_Locality_write = 0.066148
Bank_Level_Parallism = 3.689108
Bank_Level_Parallism_Col = 1.613037
Bank_Level_Parallism_Ready = 1.080470
write_to_read_ratio_blp_rw_average = 0.115535
GrpLevelPara = 1.469080 

BW Util details:
bwutil = 0.013739 
total_CMD = 1608035 
util_bw = 22092 
Wasted_Col = 67607 
Wasted_Row = 32651 
Idle = 1485685 

BW Util Bottlenecks: 
RCDc_limit = 82060 
RCDWRc_limit = 4877 
WTRc_limit = 12068 
RTWc_limit = 11404 
CCDLc_limit = 3136 
rwq = 0 
CCDLc_limit_alone = 2404 
WTRc_limit_alone = 11729 
RTWc_limit_alone = 11011 

Commands details: 
total_CMD = 1608035 
n_nop = 1593682 
Read = 4875 
Write = 0 
L2_Alloc = 0 
L2_WB = 648 
n_act = 4759 
n_pre = 4743 
n_ref = 0 
n_req = 5389 
total_req = 5523 

Dual Bus Interface Util: 
issued_total_row = 9502 
issued_total_col = 5523 
Row_Bus_Util =  0.005909 
CoL_Bus_Util = 0.003435 
Either_Row_CoL_Bus_Util = 0.008926 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.046819 
queue_avg = 0.594238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.594238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594362 n_act=4605 n_pre=4589 n_ref_event=0 n_req=5217 n_rd=4790 n_rd_L2_A=0 n_write=0 n_wr_bk=540 bw_util=0.01326
n_activity=161915 dram_eff=0.1317
bk0: 276a 1582014i bk1: 312a 1579192i bk2: 270a 1586633i bk3: 271a 1582592i bk4: 327a 1577616i bk5: 254a 1583784i bk6: 302a 1581679i bk7: 312a 1581865i bk8: 289a 1582325i bk9: 300a 1581960i bk10: 324a 1578811i bk11: 319a 1579275i bk12: 318a 1580089i bk13: 307a 1579819i bk14: 318a 1578977i bk15: 291a 1582580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117500
Row_Buffer_Locality_read = 0.122129
Row_Buffer_Locality_write = 0.065574
Bank_Level_Parallism = 3.752274
Bank_Level_Parallism_Col = 1.622559
Bank_Level_Parallism_Ready = 1.076250
write_to_read_ratio_blp_rw_average = 0.105407
GrpLevelPara = 1.477946 

BW Util details:
bwutil = 0.013258 
total_CMD = 1608035 
util_bw = 21320 
Wasted_Col = 64764 
Wasted_Row = 32520 
Idle = 1489431 

BW Util Bottlenecks: 
RCDc_limit = 80207 
RCDWRc_limit = 4146 
WTRc_limit = 10477 
RTWc_limit = 9948 
CCDLc_limit = 3086 
rwq = 0 
CCDLc_limit_alone = 2504 
WTRc_limit_alone = 10261 
RTWc_limit_alone = 9582 

Commands details: 
total_CMD = 1608035 
n_nop = 1594362 
Read = 4790 
Write = 0 
L2_Alloc = 0 
L2_WB = 540 
n_act = 4605 
n_pre = 4589 
n_ref = 0 
n_req = 5217 
total_req = 5330 

Dual Bus Interface Util: 
issued_total_row = 9194 
issued_total_col = 5330 
Row_Bus_Util =  0.005718 
CoL_Bus_Util = 0.003315 
Either_Row_CoL_Bus_Util = 0.008503 
Issued_on_Two_Bus_Simul_Util = 0.000529 
issued_two_Eff = 0.062239 
queue_avg = 0.586280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58628
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1594057 n_act=4670 n_pre=4654 n_ref_event=0 n_req=5285 n_rd=4838 n_rd_L2_A=0 n_write=0 n_wr_bk=569 bw_util=0.01345
n_activity=165929 dram_eff=0.1303
bk0: 323a 1579600i bk1: 291a 1582671i bk2: 321a 1579589i bk3: 277a 1582167i bk4: 305a 1580515i bk5: 284a 1581708i bk6: 295a 1580780i bk7: 292a 1581413i bk8: 311a 1582479i bk9: 313a 1579856i bk10: 295a 1581190i bk11: 314a 1579412i bk12: 303a 1581133i bk13: 312a 1580041i bk14: 326a 1580516i bk15: 276a 1584632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116367
Row_Buffer_Locality_read = 0.123811
Row_Buffer_Locality_write = 0.035794
Bank_Level_Parallism = 3.663646
Bank_Level_Parallism_Col = 1.600262
Bank_Level_Parallism_Ready = 1.078539
write_to_read_ratio_blp_rw_average = 0.105355
GrpLevelPara = 1.454523 

BW Util details:
bwutil = 0.013450 
total_CMD = 1608035 
util_bw = 21628 
Wasted_Col = 66842 
Wasted_Row = 33330 
Idle = 1486235 

BW Util Bottlenecks: 
RCDc_limit = 81265 
RCDWRc_limit = 4497 
WTRc_limit = 11171 
RTWc_limit = 9845 
CCDLc_limit = 3185 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 10865 
RTWc_limit_alone = 9457 

Commands details: 
total_CMD = 1608035 
n_nop = 1594057 
Read = 4838 
Write = 0 
L2_Alloc = 0 
L2_WB = 569 
n_act = 4670 
n_pre = 4654 
n_ref = 0 
n_req = 5285 
total_req = 5407 

Dual Bus Interface Util: 
issued_total_row = 9324 
issued_total_col = 5407 
Row_Bus_Util =  0.005798 
CoL_Bus_Util = 0.003362 
Either_Row_CoL_Bus_Util = 0.008693 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.053870 
queue_avg = 0.587954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.587954
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1608035 n_nop=1593756 n_act=4785 n_pre=4769 n_ref_event=0 n_req=5389 n_rd=4923 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.01375
n_activity=163563 dram_eff=0.1351
bk0: 300a 1580996i bk1: 310a 1580508i bk2: 309a 1579808i bk3: 327a 1577729i bk4: 304a 1578683i bk5: 240a 1585279i bk6: 316a 1579361i bk7: 321a 1579298i bk8: 357a 1576356i bk9: 302a 1581582i bk10: 287a 1581729i bk11: 310a 1581473i bk12: 333a 1577967i bk13: 299a 1581707i bk14: 304a 1581155i bk15: 304a 1580057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112080
Row_Buffer_Locality_read = 0.117408
Row_Buffer_Locality_write = 0.055794
Bank_Level_Parallism = 3.774587
Bank_Level_Parallism_Col = 1.585253
Bank_Level_Parallism_Ready = 1.062683
write_to_read_ratio_blp_rw_average = 0.107168
GrpLevelPara = 1.463325 

BW Util details:
bwutil = 0.013746 
total_CMD = 1608035 
util_bw = 22104 
Wasted_Col = 67483 
Wasted_Row = 32291 
Idle = 1486157 

BW Util Bottlenecks: 
RCDc_limit = 82641 
RCDWRc_limit = 4667 
WTRc_limit = 11512 
RTWc_limit = 9688 
CCDLc_limit = 3139 
rwq = 0 
CCDLc_limit_alone = 2503 
WTRc_limit_alone = 11160 
RTWc_limit_alone = 9404 

Commands details: 
total_CMD = 1608035 
n_nop = 1593756 
Read = 4923 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4785 
n_pre = 4769 
n_ref = 0 
n_req = 5389 
total_req = 5526 

Dual Bus Interface Util: 
issued_total_row = 9554 
issued_total_col = 5526 
Row_Bus_Util =  0.005941 
CoL_Bus_Util = 0.003436 
Either_Row_CoL_Bus_Util = 0.008880 
Issued_on_Two_Bus_Simul_Util = 0.000498 
issued_two_Eff = 0.056096 
queue_avg = 0.601639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.601639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8079, Miss = 2602, Miss_rate = 0.322, Pending_hits = 23, Reservation_fails = 859
L2_cache_bank[1]: Access = 8127, Miss = 2584, Miss_rate = 0.318, Pending_hits = 28, Reservation_fails = 1318
L2_cache_bank[2]: Access = 16277, Miss = 2579, Miss_rate = 0.158, Pending_hits = 23, Reservation_fails = 1127
L2_cache_bank[3]: Access = 8077, Miss = 2516, Miss_rate = 0.312, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 8058, Miss = 2575, Miss_rate = 0.320, Pending_hits = 18, Reservation_fails = 900
L2_cache_bank[5]: Access = 8221, Miss = 2538, Miss_rate = 0.309, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 8115, Miss = 2626, Miss_rate = 0.324, Pending_hits = 29, Reservation_fails = 909
L2_cache_bank[7]: Access = 8037, Miss = 2702, Miss_rate = 0.336, Pending_hits = 21, Reservation_fails = 800
L2_cache_bank[8]: Access = 8410, Miss = 2601, Miss_rate = 0.309, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 8590, Miss = 2638, Miss_rate = 0.307, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[10]: Access = 8431, Miss = 2618, Miss_rate = 0.311, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 8899, Miss = 2631, Miss_rate = 0.296, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 8163, Miss = 2505, Miss_rate = 0.307, Pending_hits = 24, Reservation_fails = 750
L2_cache_bank[13]: Access = 7969, Miss = 2483, Miss_rate = 0.312, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 33330, Miss = 2401, Miss_rate = 0.072, Pending_hits = 19, Reservation_fails = 63
L2_cache_bank[15]: Access = 8332, Miss = 2575, Miss_rate = 0.309, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 8246, Miss = 2613, Miss_rate = 0.317, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 8293, Miss = 2586, Miss_rate = 0.312, Pending_hits = 22, Reservation_fails = 1515
L2_cache_bank[18]: Access = 8523, Miss = 2588, Miss_rate = 0.304, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 8040, Miss = 2518, Miss_rate = 0.313, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[20]: Access = 8771, Miss = 2639, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[21]: Access = 8362, Miss = 2515, Miss_rate = 0.301, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[22]: Access = 7954, Miss = 2666, Miss_rate = 0.335, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[23]: Access = 8846, Miss = 2577, Miss_rate = 0.291, Pending_hits = 24, Reservation_fails = 164
L2_total_cache_accesses = 232150
L2_total_cache_misses = 61876
L2_total_cache_miss_rate = 0.2665
L2_total_cache_pending_hits = 503
L2_total_cache_reservation_fails = 8405
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8405
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=232150
icnt_total_pkts_simt_to_mem=232150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 232150
Req_Network_cycles = 627051
Req_Network_injected_packets_per_cycle =       0.3702 
Req_Network_conflicts_per_cycle =       0.2988
Req_Network_conflicts_per_cycle_util =       1.9926
Req_Bank_Level_Parallism =       2.4687
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2708
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0395

Reply_Network_injected_packets_num = 232150
Reply_Network_cycles = 627051
Reply_Network_injected_packets_per_cycle =        0.3702
Reply_Network_conflicts_per_cycle =        0.1477
Reply_Network_conflicts_per_cycle_util =       0.9710
Reply_Bank_Level_Parallism =       2.4344
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0135
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0123
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 58 sec (898 sec)
gpgpu_simulation_rate = 1905 (inst/sec)
gpgpu_simulation_rate = 698 (cycle/sec)
gpgpu_silicon_slowdown = 1955587x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (89,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 266128
gpu_sim_insn = 3374117
gpu_ipc =      12.6785
gpu_tot_sim_cycle = 893179
gpu_tot_sim_insn = 5085109
gpu_tot_ipc =       5.6933
gpu_tot_issued_cta = 137
gpu_occupancy = 46.8042% 
gpu_tot_occupancy = 33.4315% 
max_total_param_size = 0
gpu_stall_dramfull = 464261
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4283
partiton_level_parallism_total  =       0.9834
partiton_level_parallism_util =       5.3302
partiton_level_parallism_util_total  =       4.0819
L2_BW  =     106.0672 GB/Sec
L2_BW_total  =      42.9564 GB/Sec
gpu_total_sim_rate=2728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 29346, Miss = 22910, Miss_rate = 0.781, Pending_hits = 828, Reservation_fails = 47994
	L1D_cache_core[1]: Access = 28799, Miss = 22654, Miss_rate = 0.787, Pending_hits = 684, Reservation_fails = 52797
	L1D_cache_core[2]: Access = 29406, Miss = 23314, Miss_rate = 0.793, Pending_hits = 857, Reservation_fails = 48209
	L1D_cache_core[3]: Access = 30679, Miss = 23111, Miss_rate = 0.753, Pending_hits = 871, Reservation_fails = 50305
	L1D_cache_core[4]: Access = 32499, Miss = 25199, Miss_rate = 0.775, Pending_hits = 1007, Reservation_fails = 50034
	L1D_cache_core[5]: Access = 37253, Miss = 26045, Miss_rate = 0.699, Pending_hits = 1170, Reservation_fails = 49303
	L1D_cache_core[6]: Access = 35824, Miss = 25292, Miss_rate = 0.706, Pending_hits = 1015, Reservation_fails = 52421
	L1D_cache_core[7]: Access = 35233, Miss = 25952, Miss_rate = 0.737, Pending_hits = 1009, Reservation_fails = 50991
	L1D_cache_core[8]: Access = 34126, Miss = 25230, Miss_rate = 0.739, Pending_hits = 1010, Reservation_fails = 50471
	L1D_cache_core[9]: Access = 35226, Miss = 25427, Miss_rate = 0.722, Pending_hits = 1176, Reservation_fails = 50726
	L1D_cache_core[10]: Access = 35192, Miss = 25536, Miss_rate = 0.726, Pending_hits = 926, Reservation_fails = 50041
	L1D_cache_core[11]: Access = 34657, Miss = 25466, Miss_rate = 0.735, Pending_hits = 1072, Reservation_fails = 48860
	L1D_cache_core[12]: Access = 36511, Miss = 26624, Miss_rate = 0.729, Pending_hits = 1062, Reservation_fails = 49175
	L1D_cache_core[13]: Access = 36736, Miss = 26904, Miss_rate = 0.732, Pending_hits = 1107, Reservation_fails = 49248
	L1D_cache_core[14]: Access = 34853, Miss = 25377, Miss_rate = 0.728, Pending_hits = 1083, Reservation_fails = 50507
	L1D_cache_core[15]: Access = 34897, Miss = 25538, Miss_rate = 0.732, Pending_hits = 1131, Reservation_fails = 48686
	L1D_cache_core[16]: Access = 28620, Miss = 19162, Miss_rate = 0.670, Pending_hits = 961, Reservation_fails = 28162
	L1D_cache_core[17]: Access = 26829, Miss = 18064, Miss_rate = 0.673, Pending_hits = 844, Reservation_fails = 26249
	L1D_cache_core[18]: Access = 28381, Miss = 20787, Miss_rate = 0.732, Pending_hits = 956, Reservation_fails = 47294
	L1D_cache_core[19]: Access = 28496, Miss = 20960, Miss_rate = 0.736, Pending_hits = 914, Reservation_fails = 47467
	L1D_cache_core[20]: Access = 25480, Miss = 19590, Miss_rate = 0.769, Pending_hits = 683, Reservation_fails = 49053
	L1D_cache_core[21]: Access = 24799, Miss = 19717, Miss_rate = 0.795, Pending_hits = 871, Reservation_fails = 48031
	L1D_cache_core[22]: Access = 24890, Miss = 19814, Miss_rate = 0.796, Pending_hits = 811, Reservation_fails = 49342
	L1D_cache_core[23]: Access = 26962, Miss = 21095, Miss_rate = 0.782, Pending_hits = 814, Reservation_fails = 50045
	L1D_cache_core[24]: Access = 26904, Miss = 20702, Miss_rate = 0.769, Pending_hits = 805, Reservation_fails = 47693
	L1D_cache_core[25]: Access = 26734, Miss = 20971, Miss_rate = 0.784, Pending_hits = 876, Reservation_fails = 48931
	L1D_cache_core[26]: Access = 28362, Miss = 22043, Miss_rate = 0.777, Pending_hits = 867, Reservation_fails = 49261
	L1D_cache_core[27]: Access = 26469, Miss = 20891, Miss_rate = 0.789, Pending_hits = 725, Reservation_fails = 47243
	L1D_cache_core[28]: Access = 27311, Miss = 21780, Miss_rate = 0.797, Pending_hits = 798, Reservation_fails = 50153
	L1D_cache_core[29]: Access = 28063, Miss = 22129, Miss_rate = 0.789, Pending_hits = 660, Reservation_fails = 49090
	L1D_total_cache_accesses = 919537
	L1D_total_cache_misses = 688284
	L1D_total_cache_miss_rate = 0.7485
	L1D_total_cache_pending_hits = 27593
	L1D_total_cache_reservation_fails = 1437782
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 590970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1437348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27593
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 844959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74578

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 90
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1386507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 434
ctas_completed 137, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
1317, 1176, 1618, 1296, 1415, 1732, 2067, 2730, 533, 1285, 1210, 892, 1011, 791, 652, 871, 800, 641, 1602, 553, 521, 1053, 794, 1121, 
gpgpu_n_tot_thrd_icount = 26548512
gpgpu_n_tot_w_icount = 829641
gpgpu_n_stall_shd_mem = 966079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 803805
gpgpu_n_mem_write_global = 74578
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1161503
gpgpu_n_store_insn = 92141
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 279552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 814689
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 151390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:923065	W0_Idle:11490711	W0_Scoreboard:21774927	W1:288387	W2:101737	W3:67019	W4:53353	W5:43699	W6:36492	W7:27673	W8:21493	W9:16315	W10:12654	W11:9491	W12:8038	W13:6934	W14:7833	W15:7680	W16:6632	W17:6904	W18:5733	W19:5903	W20:7049	W21:6641	W22:6377	W23:7343	W24:6033	W25:5014	W26:4549	W27:3431	W28:3090	W29:2818	W30:2412	W31:1628	W32:39286
single_issue_nums: WS0:205274	WS1:202222	WS2:202040	WS3:220105	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4930440 {8:616305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2983120 {40:74578,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 7500000 {40:187500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24652200 {40:616305,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 596624 {8:74578,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 7500000 {40:187500,}
maxmflatency = 7543 
max_icnt2mem_latency = 4839 
maxmrqlatency = 2348 
max_icnt2sh_latency = 77 
averagemflatency = 684 
avg_icnt2mem_latency = 255 
avg_mrq_latency = 121 
avg_icnt2sh_latency = 4 
mrq_lat_table:120707 	1893 	4131 	8668 	15307 	18745 	25394 	37210 	41284 	13894 	307 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	286032 	248389 	214401 	75728 	41131 	12702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70852 	10257 	7006 	6707 	322878 	75178 	101323 	144668 	100861 	32329 	6299 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	628660 	134100 	76196 	33667 	5698 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	674 	88 	58 	8 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         7         4         6         5         4         4         4         4         5         6         7         7         6        11        12 
dram[1]:         6         5         6         4         9         5         5         4         6         4         6         5         5         4         7         5 
dram[2]:         5         6         4         9         5         5         4         5         4         6         5         4         6         5        16         7 
dram[3]:        10         6         4         4         4         6         5         5         4         3         8         6         4         5         7         5 
dram[4]:         4         4         4         6         5         5         6         3         6         6         6         7         6         6         5         8 
dram[5]:         8         5         4         5         4         7         4         5         6         5        14         6         6         4         5         5 
dram[6]:         5         4         5         4         4         9         4         6         6         3         8         5         8         4         6         6 
dram[7]:         6         9         6         4         4         5         4         3         4         5         4         6         6         4         4         7 
dram[8]:         4         4         6         9         4         7         6         4         6         4         9         8         6         4         9         4 
dram[9]:         9         6         5         6         4         5         4         5         5         5         7         6         6         4         5         8 
dram[10]:         5         4         4         5         4         4         4         5         6         6         6         6         7         7         5         9 
dram[11]:         4         6         5         4         4         4         4         8         5         7         4         6         5         4         5         9 
maximum service time to same row:
dram[0]:     49800     36174     56167     28638     25462     37673     47107     27110     37634     39470     65426     48225     52595     65641     33880     26910 
dram[1]:     17027     58146     26766     82636     90254     42602     27636     23774     97764     42988     23470     36641    103951     21695     77283     68844 
dram[2]:     38849     18697     32361     21952     28162     39367     30953     38347     65287     32405     68837     32535     48213     33456     12241     39248 
dram[3]:     40849     54685     24066     24590     64354     71239     95377    102848     76495     32972     41092     47515     61056     29157     45708     72892 
dram[4]:     67549     79081     31463     54372     93177     29274     43077     35716     37273     29986     26394    104810     18702     21171     71228     78018 
dram[5]:     20554     50231     43777     80644     56112     44276     23272     46641     59860     22401     35151     15240     28474     68722     90492     38932 
dram[6]:     17468     23013     68558     58331     35482     11225     42855     59398     49290     92624     35117     37052     18195     56954     77904     53369 
dram[7]:     90889     74945     61581     82952     32890     44597     91012    100958     56184     39218     23253     50723     89180     31798     35121     35679 
dram[8]:     72390     42419     20186     49991     41143     54997     51283     25712     42497     55555    110426     59211     42230     56230     94380     64957 
dram[9]:     42373     85024     39718     21197     50664     80995     38299     88929     53893     75175     15901     45686     57570     89386     85514     86428 
dram[10]:     22746     61169     42857     51001     25201     14679     65874     83684     50869     43620     67208     29419     33532     45678     22697     23010 
dram[11]:     45565     77136     61721     23570     92117     37319     26129     43340     34413     47015     39874     87349     70208     52609     19961     24808 
average row accesses per activate:
dram[0]:  1.136147  1.157320  1.107527  1.156226  1.147517  1.125823  1.122433  1.123247  1.107752  1.137880  1.160000  1.129335  1.148669  1.141087  1.148997  1.141967 
dram[1]:  1.140741  1.134902  1.161775  1.123100  1.153846  1.132987  1.107919  1.157394  1.171853  1.136225  1.133050  1.122126  1.126172  1.121951  1.131618  1.106495 
dram[2]:  1.133381  1.158832  1.127502  1.126234  1.159772  1.128671  1.116904  1.143582  1.140736  1.129395  1.133525  1.140514  1.149821  1.156610  1.141095  1.133615 
dram[3]:  1.150929  1.119967  1.096257  1.072993  1.076347  1.116208  1.079096  1.108108  1.108168  1.117415  1.140339  1.156943  1.114323  1.126357  1.125490  1.126149 
dram[4]:  1.129848  1.112828  1.118819  1.114789  1.140730  1.110151  1.122690  1.113276  1.122807  1.140935  1.126427  1.138773  1.130435  1.117729  1.130192  1.113372 
dram[5]:  1.147352  1.127373  1.107535  1.120000  1.129491  1.114985  1.122781  1.107728  1.111278  1.134066  1.155639  1.124082  1.104545  1.120214  1.120855  1.122196 
dram[6]:  1.140187  1.119184  1.134375  1.114907  1.098193  1.103648  1.093465  1.097199  1.138113  1.106551  1.141054  1.116154  1.133185  1.112397  1.120219  1.140625 
dram[7]:  1.139553  1.146341  1.110362  1.117298  1.152332  1.094370  1.098919  1.100980  1.082400  1.144345  1.104793  1.141833  1.116261  1.113619  1.133174  1.108066 
dram[8]:  1.124805  1.109804  1.110065  1.181154  1.116707  1.097147  1.148629  1.139678  1.129804  1.096849  1.128170  1.127436  1.119424  1.118513  1.125360  1.108855 
dram[9]:  1.108509  1.129644  1.137600  1.131455  1.119911  1.116564  1.094281  1.108521  1.112613  1.147059  1.097913  1.125094  1.113063  1.109008  1.129496  1.138801 
dram[10]:  1.115165  1.114200  1.137636  1.119969  1.123881  1.101720  1.095315  1.100241  1.134891  1.108745  1.107116  1.122939  1.121986  1.122538  1.118755  1.144275 
dram[11]:  1.134741  1.173484  1.117199  1.132756  1.085627  1.101818  1.116031  1.163399  1.121424  1.156228  1.099925  1.188425  1.141343  1.125731  1.124642  1.142648 
average row locality = 287550/255415 = 1.125815
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1202      1354      1220      1318      1316      1302      1275      1309      1199      1294      1356      1333      1324      1412      1371      1421 
dram[1]:      1305      1232      1400      1265      1322      1305      1194      1344      1413      1271      1364      1330      1346      1260      1313      1246 
dram[2]:      1339      1402      1299      1390      1378      1385      1197      1358      1378      1366      1335      1372      1378      1477      1260      1370 
dram[3]:      1315      1149      1220      1115      1199      1245      1291      1179      1267      1193      1377      1185      1443      1230      1207      1138 
dram[4]:      1134      1226      1301      1361      1300      1314      1295      1293      1254      1370      1176      1396      1252      1371      1204      1299 
dram[5]:      1262      1184      1208      1266      1278      1271      1284      1203      1264      1324      1309      1341      1225      1229      1283      1224 
dram[6]:      1220      1160      1242      1232      1168      1110      1222      1115      1273      1186      1310      1220      1291      1152      1215      1236 
dram[7]:      1223      1222      1116      1301      1347      1165      1108      1246      1147      1290      1129      1225      1249      1204      1188      1198 
dram[8]:      1227      1200      1333      1239      1198      1193      1348      1268      1322      1212      1390      1268      1380      1236      1328      1139 
dram[9]:      1213      1265      1226      1243      1282      1237      1223      1292      1271      1286      1163      1276      1241      1246      1176      1216 
dram[10]:      1320      1256      1249      1242      1285      1251      1144      1159      1266      1239      1223      1268      1358      1294      1314      1280 
dram[11]:      1337      1432      1266      1354      1212      1293      1237      1356      1364      1404      1254      1536      1359      1314      1338      1321 
total dram reads = 244426
bank skew: 1536/1108 = 1.39
chip skew: 21684/19352 = 1.12
number of total write accesses:
dram[0]:       345       353       309       302       370       358       315       329       338       333       328       309       321       335       362       359 
dram[1]:       371       330       321       297       358       351       347       369       366       325       329       325       279       293       354       323 
dram[2]:       342       349       310       318       402       367       337       336       340       374       319       339       326       316       331       367 
dram[3]:       361       327       319       302       359       360       350       332       337       333       340       296       329       316       341       340 
dram[4]:       301       328       317       309       399       363       360       363       328       376       288       329       320       333       342       360 
dram[5]:       355       363       293       324       368       385       358       339       306       317       327       259       310       319       354       352 
dram[6]:       358       329       293       292       348       358       337       334       357       333       340       329       310       270       340       349 
dram[7]:       334       362       286       287       385       330       317       337       291       374       313       288       307       313       358       328 
dram[8]:       316       326       291       317       318       369       370       327       329       319       361       324       345       276       368       348 
dram[9]:       328       339       301       281       365       346       321       365       324       354       276       299       303       298       369       346 
dram[10]:       364       342       322       305       358       364       341       320       351       331       324       308       315       335       356       330 
dram[11]:       343       372       289       313       340       344       340       362       361       358       278       327       358       309       349       370 
total dram writes = 64049
bank skew: 402/259 = 1.55
chip skew: 5473/5210 = 1.05
average mf latency per bank:
dram[0]:       1719      1949      1741      1972      1881      1940      1806      2046      1920      2047      1821      2013      1856      1944      1772      1860
dram[1]:       2153      1834      2127      1857      2169      1937      1903      1762     22989      1944      2232      1918      2007      1733      2105      1675
dram[2]:       1803      2323      1962      2250      2011      2241      2007      2213      2138      2447      1975      2426      2000      2199      1979      2489
dram[3]:       1589      1615      1521      1623      1616      1759      1505      1572      1681      1660      1736      1730      1508      1574      1645      1583
dram[4]:       1697      1792      1547      1793      1698      1795      1534      1707      1773      1907      1717      1936      1579      1695      1660      1680
dram[5]:       1674      1691      1766      1735      1753      1682      1614      1583      1842      1813      1888      1933      1617      1508      1722      1714
dram[6]:       1658      1570      1832      1656      1656      1570      1616      1549      1814      1725      1816      1553      1668      1618      1732      1604
dram[7]:       1724      1679      6596      1794      1657      1732      1609      1856      1775      1799      1624      1953      1556      1698      1625      1767
dram[8]:       1662      1609      1774      1896      1799      1609      1649      1622      1750      1746      1605      1934      1555      1581      1574      1846
dram[9]:       1732      1701      1858      1892      1709      1823      1823      1736      1846      1947      1633      1803      1686      1673      1637      1673
dram[10]:       1579      1810      1747      1968      1663      1715      1569      1825      1656      1837      1734      1867      1608      1640      1571      1786
dram[11]:       1629      2177      1620      2147      1631      2299      1572      2352      1755      2333      1586      2603      1554      2418      1585      2264
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5409      6344      5724      6225      5732      6601      5386      6071      5470      6231      5602      6382      5325
dram[2]:       6322      7072      5992      7150      6179      6570      5741      6940      6514      7543      6535      7239      5773      6699      5939      7296
dram[3]:       5823      5400      5591      5167      5198      5217      5589      5529      5385      5125      5412      5131      5741      5187      5400      5176
dram[4]:       5639      6783      5455      7055      5224      6872      5126      7081      5043      6199      5234      6895      4886      6518      5397      6795
dram[5]:       6190      5621      6061      6103      5911      5466      5698      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5330      6688      5511      5629      5040      6348      4874      6331      5185      5759      5172      6040      5180      6398      5235
dram[7]:       5589      6224      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5394      5274      5708      5815      6457      5658      5385      5420      5802
dram[9]:       5846      6827      6007      7001      5787      6646      5955      6179      5905      6740      5405      6319      5662      6196      5326      6482
dram[10]:       6416      6990      5911      6445      5670      6500      5698      6451      5614      5880      6103      6333      5997      6311      6251      6531
dram[11]:       4924      6530      5180      6173      5372      6343      4562      6629      5065      6609      5203      6674      5176      6451      5049      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2226060 n_act=21687 n_pre=21671 n_ref_event=0 n_req=24661 n_rd=21006 n_rd_L2_A=0 n_write=0 n_wr_bk=5366 bw_util=0.04605
n_activity=452524 dram_eff=0.2331
bk0: 1202a 2127391i bk1: 1354a 2110971i bk2: 1220a 2127438i bk3: 1318a 2116032i bk4: 1316a 2113227i bk5: 1302a 2119576i bk6: 1275a 2119193i bk7: 1309a 2118941i bk8: 1199a 2128244i bk9: 1294a 2118493i bk10: 1356a 2112714i bk11: 1333a 2112332i bk12: 1324a 2115188i bk13: 1412a 2105204i bk14: 1371a 2111032i bk15: 1421a 2106335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120676
Row_Buffer_Locality_read = 0.118157
Row_Buffer_Locality_write = 0.135157
Bank_Level_Parallism = 7.343831
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.232548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046054 
total_CMD = 2290510 
util_bw = 105488 
Wasted_Col = 222824 
Wasted_Row = 59021 
Idle = 1903177 

BW Util Bottlenecks: 
RCDc_limit = 307820 
RCDWRc_limit = 28180 
WTRc_limit = 109015 
RTWc_limit = 88502 
CCDLc_limit = 21849 
rwq = 0 
CCDLc_limit_alone = 14797 
WTRc_limit_alone = 105370 
RTWc_limit_alone = 85095 

Commands details: 
total_CMD = 2290510 
n_nop = 2226060 
Read = 21006 
Write = 0 
L2_Alloc = 0 
L2_WB = 5366 
n_act = 21687 
n_pre = 21671 
n_ref = 0 
n_req = 24661 
total_req = 26372 

Dual Bus Interface Util: 
issued_total_row = 43358 
issued_total_col = 26372 
Row_Bus_Util =  0.018929 
CoL_Bus_Util = 0.011514 
Either_Row_CoL_Bus_Util = 0.028138 
Issued_on_Two_Bus_Simul_Util = 0.002305 
issued_two_Eff = 0.081924 
queue_avg = 3.954240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2226194 n_act=21606 n_pre=21590 n_ref_event=0 n_req=24532 n_rd=20910 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.04584
n_activity=446095 dram_eff=0.2354
bk0: 1305a 2121775i bk1: 1232a 2121966i bk2: 1400a 2109710i bk3: 1265a 2116994i bk4: 1322a 2112427i bk5: 1305a 2113660i bk6: 1194a 2124751i bk7: 1344a 2111758i bk8: 1413a 2107936i bk9: 1271a 2118099i bk10: 1364a 2109128i bk11: 1330a 2114811i bk12: 1346a 2108136i bk13: 1260a 2117266i bk14: 1313a 2113215i bk15: 1246a 2117984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119273
Row_Buffer_Locality_read = 0.116738
Row_Buffer_Locality_write = 0.133904
Bank_Level_Parallism = 7.497208
Bank_Level_Parallism_Col = 2.331700
Bank_Level_Parallism_Ready = 1.241318
write_to_read_ratio_blp_rw_average = 0.187920
GrpLevelPara = 1.953020 

BW Util details:
bwutil = 0.045838 
total_CMD = 2290510 
util_bw = 104992 
Wasted_Col = 220649 
Wasted_Row = 56857 
Idle = 1908012 

BW Util Bottlenecks: 
RCDc_limit = 307082 
RCDWRc_limit = 27450 
WTRc_limit = 109502 
RTWc_limit = 88225 
CCDLc_limit = 21195 
rwq = 0 
CCDLc_limit_alone = 14332 
WTRc_limit_alone = 105929 
RTWc_limit_alone = 84935 

Commands details: 
total_CMD = 2290510 
n_nop = 2226194 
Read = 20910 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 21606 
n_pre = 21590 
n_ref = 0 
n_req = 24532 
total_req = 26248 

Dual Bus Interface Util: 
issued_total_row = 43196 
issued_total_col = 26248 
Row_Bus_Util =  0.018859 
CoL_Bus_Util = 0.011459 
Either_Row_CoL_Bus_Util = 0.028079 
Issued_on_Two_Bus_Simul_Util = 0.002239 
issued_two_Eff = 0.079731 
queue_avg = 3.995634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99563
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2224303 n_act=22256 n_pre=22240 n_ref_event=0 n_req=25347 n_rd=21684 n_rd_L2_A=0 n_write=0 n_wr_bk=5473 bw_util=0.04743
n_activity=450830 dram_eff=0.241
bk0: 1339a 2103493i bk1: 1402a 2102589i bk2: 1299a 2109876i bk3: 1390a 2102660i bk4: 1378a 2103209i bk5: 1385a 2103488i bk6: 1197a 2113619i bk7: 1358a 2108501i bk8: 1378a 2101902i bk9: 1366a 2100665i bk10: 1335a 2108849i bk11: 1372a 2102973i bk12: 1378a 2102585i bk13: 1477a 2098261i bk14: 1260a 2114035i bk15: 1370a 2103746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121987
Row_Buffer_Locality_read = 0.119950
Row_Buffer_Locality_write = 0.134043
Bank_Level_Parallism = 7.805524
Bank_Level_Parallism_Col = 2.383663
Bank_Level_Parallism_Ready = 1.250432
write_to_read_ratio_blp_rw_average = 0.194638
GrpLevelPara = 1.985420 

BW Util details:
bwutil = 0.047425 
total_CMD = 2290510 
util_bw = 108628 
Wasted_Col = 223538 
Wasted_Row = 55769 
Idle = 1902575 

BW Util Bottlenecks: 
RCDc_limit = 314437 
RCDWRc_limit = 27636 
WTRc_limit = 114639 
RTWc_limit = 94626 
CCDLc_limit = 22712 
rwq = 0 
CCDLc_limit_alone = 15260 
WTRc_limit_alone = 110798 
RTWc_limit_alone = 91015 

Commands details: 
total_CMD = 2290510 
n_nop = 2224303 
Read = 21684 
Write = 0 
L2_Alloc = 0 
L2_WB = 5473 
n_act = 22256 
n_pre = 22240 
n_ref = 0 
n_req = 25347 
total_req = 27157 

Dual Bus Interface Util: 
issued_total_row = 44496 
issued_total_col = 27157 
Row_Bus_Util =  0.019426 
CoL_Bus_Util = 0.011856 
Either_Row_CoL_Bus_Util = 0.028905 
Issued_on_Two_Bus_Simul_Util = 0.002378 
issued_two_Eff = 0.082257 
queue_avg = 4.324723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2228044 n_act=20969 n_pre=20953 n_ref_event=0 n_req=23370 n_rd=19753 n_rd_L2_A=0 n_write=0 n_wr_bk=5342 bw_util=0.04382
n_activity=453477 dram_eff=0.2214
bk0: 1315a 2134896i bk1: 1149a 2151069i bk2: 1220a 2143858i bk3: 1115a 2150296i bk4: 1199a 2137701i bk5: 1245a 2139073i bk6: 1291a 2131419i bk7: 1179a 2144224i bk8: 1267a 2136901i bk9: 1193a 2143331i bk10: 1377a 2128937i bk11: 1185a 2150745i bk12: 1443a 2124330i bk13: 1230a 2143839i bk14: 1207a 2144176i bk15: 1138a 2154590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.102739
Row_Buffer_Locality_read = 0.102162
Row_Buffer_Locality_write = 0.105889
Bank_Level_Parallism = 6.307582
Bank_Level_Parallism_Col = 2.214388
Bank_Level_Parallism_Ready = 1.218623
write_to_read_ratio_blp_rw_average = 0.184566
GrpLevelPara = 1.869808 

BW Util details:
bwutil = 0.043824 
total_CMD = 2290510 
util_bw = 100380 
Wasted_Col = 224594 
Wasted_Row = 61838 
Idle = 1903698 

BW Util Bottlenecks: 
RCDc_limit = 302529 
RCDWRc_limit = 29220 
WTRc_limit = 108761 
RTWc_limit = 80930 
CCDLc_limit = 20034 
rwq = 0 
CCDLc_limit_alone = 13562 
WTRc_limit_alone = 105251 
RTWc_limit_alone = 77968 

Commands details: 
total_CMD = 2290510 
n_nop = 2228044 
Read = 19753 
Write = 0 
L2_Alloc = 0 
L2_WB = 5342 
n_act = 20969 
n_pre = 20953 
n_ref = 0 
n_req = 23370 
total_req = 25095 

Dual Bus Interface Util: 
issued_total_row = 41922 
issued_total_col = 25095 
Row_Bus_Util =  0.018302 
CoL_Bus_Util = 0.010956 
Either_Row_CoL_Bus_Util = 0.027272 
Issued_on_Two_Bus_Simul_Util = 0.001987 
issued_two_Eff = 0.072856 
queue_avg = 2.568286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2226736 n_act=21492 n_pre=21476 n_ref_event=0 n_req=24155 n_rd=20546 n_rd_L2_A=0 n_write=0 n_wr_bk=5416 bw_util=0.04534
n_activity=451488 dram_eff=0.23
bk0: 1134a 2142059i bk1: 1226a 2132934i bk2: 1301a 2130238i bk3: 1361a 2120678i bk4: 1300a 2124945i bk5: 1314a 2120958i bk6: 1295a 2125267i bk7: 1293a 2122337i bk8: 1254a 2129951i bk9: 1370a 2117268i bk10: 1176a 2137997i bk11: 1396a 2119223i bk12: 1252a 2129700i bk13: 1371a 2119794i bk14: 1204a 2136507i bk15: 1299a 2129827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110246
Row_Buffer_Locality_read = 0.109267
Row_Buffer_Locality_write = 0.115822
Bank_Level_Parallism = 6.891431
Bank_Level_Parallism_Col = 2.287652
Bank_Level_Parallism_Ready = 1.225166
write_to_read_ratio_blp_rw_average = 0.189085
GrpLevelPara = 1.912600 

BW Util details:
bwutil = 0.045338 
total_CMD = 2290510 
util_bw = 103848 
Wasted_Col = 223495 
Wasted_Row = 59175 
Idle = 1903992 

BW Util Bottlenecks: 
RCDc_limit = 307255 
RCDWRc_limit = 28359 
WTRc_limit = 109693 
RTWc_limit = 87817 
CCDLc_limit = 20910 
rwq = 0 
CCDLc_limit_alone = 14228 
WTRc_limit_alone = 106129 
RTWc_limit_alone = 84699 

Commands details: 
total_CMD = 2290510 
n_nop = 2226736 
Read = 20546 
Write = 0 
L2_Alloc = 0 
L2_WB = 5416 
n_act = 21492 
n_pre = 21476 
n_ref = 0 
n_req = 24155 
total_req = 25962 

Dual Bus Interface Util: 
issued_total_row = 42968 
issued_total_col = 25962 
Row_Bus_Util =  0.018759 
CoL_Bus_Util = 0.011335 
Either_Row_CoL_Bus_Util = 0.027843 
Issued_on_Two_Bus_Simul_Util = 0.002251 
issued_two_Eff = 0.080848 
queue_avg = 3.061511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2227613 n_act=21147 n_pre=21131 n_ref_event=0 n_req=23751 n_rd=20155 n_rd_L2_A=0 n_write=0 n_wr_bk=5329 bw_util=0.0445
n_activity=451172 dram_eff=0.2259
bk0: 1262a 2127838i bk1: 1184a 2133677i bk2: 1208a 2137145i bk3: 1266a 2134156i bk4: 1278a 2133788i bk5: 1271a 2130141i bk6: 1284a 2131821i bk7: 1203a 2143642i bk8: 1264a 2128079i bk9: 1324a 2127667i bk10: 1309a 2128146i bk11: 1341a 2128060i bk12: 1225a 2134742i bk13: 1229a 2141406i bk14: 1283a 2130460i bk15: 1224a 2137090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109680
Row_Buffer_Locality_read = 0.110791
Row_Buffer_Locality_write = 0.103448
Bank_Level_Parallism = 6.685240
Bank_Level_Parallism_Col = 2.233492
Bank_Level_Parallism_Ready = 1.219640
write_to_read_ratio_blp_rw_average = 0.186435
GrpLevelPara = 1.885556 

BW Util details:
bwutil = 0.044504 
total_CMD = 2290510 
util_bw = 101936 
Wasted_Col = 223000 
Wasted_Row = 60150 
Idle = 1905424 

BW Util Bottlenecks: 
RCDc_limit = 302474 
RCDWRc_limit = 29190 
WTRc_limit = 107393 
RTWc_limit = 82243 
CCDLc_limit = 20334 
rwq = 0 
CCDLc_limit_alone = 13966 
WTRc_limit_alone = 104017 
RTWc_limit_alone = 79251 

Commands details: 
total_CMD = 2290510 
n_nop = 2227613 
Read = 20155 
Write = 0 
L2_Alloc = 0 
L2_WB = 5329 
n_act = 21147 
n_pre = 21131 
n_ref = 0 
n_req = 23751 
total_req = 25484 

Dual Bus Interface Util: 
issued_total_row = 42278 
issued_total_col = 25484 
Row_Bus_Util =  0.018458 
CoL_Bus_Util = 0.011126 
Either_Row_CoL_Bus_Util = 0.027460 
Issued_on_Two_Bus_Simul_Util = 0.002124 
issued_two_Eff = 0.077349 
queue_avg = 3.028235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2229697 n_act=20442 n_pre=20426 n_ref_event=0 n_req=22885 n_rd=19352 n_rd_L2_A=0 n_write=0 n_wr_bk=5277 bw_util=0.04301
n_activity=443604 dram_eff=0.2221
bk0: 1220a 2139060i bk1: 1160a 2149613i bk2: 1242a 2143499i bk3: 1232a 2148258i bk4: 1168a 2144709i bk5: 1110a 2156642i bk6: 1222a 2145926i bk7: 1115a 2153623i bk8: 1273a 2142304i bk9: 1186a 2143679i bk10: 1310a 2134757i bk11: 1220a 2146170i bk12: 1291a 2136272i bk13: 1152a 2148742i bk14: 1215a 2143250i bk15: 1236a 2141857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.106839
Row_Buffer_Locality_read = 0.105622
Row_Buffer_Locality_write = 0.113501
Bank_Level_Parallism = 6.302524
Bank_Level_Parallism_Col = 2.203139
Bank_Level_Parallism_Ready = 1.213556
write_to_read_ratio_blp_rw_average = 0.186779
GrpLevelPara = 1.853966 

BW Util details:
bwutil = 0.043011 
total_CMD = 2290510 
util_bw = 98516 
Wasted_Col = 219732 
Wasted_Row = 59350 
Idle = 1912912 

BW Util Bottlenecks: 
RCDc_limit = 294368 
RCDWRc_limit = 28529 
WTRc_limit = 104963 
RTWc_limit = 78893 
CCDLc_limit = 19821 
rwq = 0 
CCDLc_limit_alone = 13322 
WTRc_limit_alone = 101379 
RTWc_limit_alone = 75978 

Commands details: 
total_CMD = 2290510 
n_nop = 2229697 
Read = 19352 
Write = 0 
L2_Alloc = 0 
L2_WB = 5277 
n_act = 20442 
n_pre = 20426 
n_ref = 0 
n_req = 22885 
total_req = 24629 

Dual Bus Interface Util: 
issued_total_row = 40868 
issued_total_col = 24629 
Row_Bus_Util =  0.017842 
CoL_Bus_Util = 0.010753 
Either_Row_CoL_Bus_Util = 0.026550 
Issued_on_Two_Bus_Simul_Util = 0.002045 
issued_two_Eff = 0.077023 
queue_avg = 2.547720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54772
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2229365 n_act=20434 n_pre=20418 n_ref_event=0 n_req=22873 n_rd=19358 n_rd_L2_A=0 n_write=0 n_wr_bk=5210 bw_util=0.0429
n_activity=444479 dram_eff=0.2211
bk0: 1223a 2139409i bk1: 1222a 2136521i bk2: 1116a 2145629i bk3: 1301a 2131334i bk4: 1347a 2129074i bk5: 1165a 2140443i bk6: 1108a 2148405i bk7: 1246a 2136098i bk8: 1147a 2144266i bk9: 1290a 2135234i bk10: 1129a 2144985i bk11: 1225a 2144569i bk12: 1249a 2136906i bk13: 1204a 2142329i bk14: 1188a 2140718i bk15: 1198a 2136094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.106632
Row_Buffer_Locality_read = 0.104608
Row_Buffer_Locality_write = 0.117781
Bank_Level_Parallism = 6.539123
Bank_Level_Parallism_Col = 2.225486
Bank_Level_Parallism_Ready = 1.222542
write_to_read_ratio_blp_rw_average = 0.185195
GrpLevelPara = 1.868200 

BW Util details:
bwutil = 0.042904 
total_CMD = 2290510 
util_bw = 98272 
Wasted_Col = 219143 
Wasted_Row = 60192 
Idle = 1912903 

BW Util Bottlenecks: 
RCDc_limit = 295105 
RCDWRc_limit = 28006 
WTRc_limit = 104482 
RTWc_limit = 80032 
CCDLc_limit = 19517 
rwq = 0 
CCDLc_limit_alone = 13085 
WTRc_limit_alone = 101007 
RTWc_limit_alone = 77075 

Commands details: 
total_CMD = 2290510 
n_nop = 2229365 
Read = 19358 
Write = 0 
L2_Alloc = 0 
L2_WB = 5210 
n_act = 20434 
n_pre = 20418 
n_ref = 0 
n_req = 22873 
total_req = 24568 

Dual Bus Interface Util: 
issued_total_row = 40852 
issued_total_col = 24568 
Row_Bus_Util =  0.017835 
CoL_Bus_Util = 0.010726 
Either_Row_CoL_Bus_Util = 0.026695 
Issued_on_Two_Bus_Simul_Util = 0.001866 
issued_two_Eff = 0.069916 
queue_avg = 2.784726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78473
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2227245 n_act=21246 n_pre=21230 n_ref_event=0 n_req=23878 n_rd=20281 n_rd_L2_A=0 n_write=0 n_wr_bk=5304 bw_util=0.04468
n_activity=453193 dram_eff=0.2258
bk0: 1227a 2138658i bk1: 1200a 2137557i bk2: 1333a 2126210i bk3: 1239a 2137659i bk4: 1198a 2135947i bk5: 1193a 2139329i bk6: 1348a 2121094i bk7: 1268a 2134463i bk8: 1322a 2128635i bk9: 1212a 2135177i bk10: 1390a 2123389i bk11: 1268a 2138403i bk12: 1380a 2121277i bk13: 1236a 2140815i bk14: 1328a 2128942i bk15: 1139a 2143943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110227
Row_Buffer_Locality_read = 0.108032
Row_Buffer_Locality_write = 0.122602
Bank_Level_Parallism = 6.663652
Bank_Level_Parallism_Col = 2.238558
Bank_Level_Parallism_Ready = 1.221203
write_to_read_ratio_blp_rw_average = 0.185211
GrpLevelPara = 1.883150 

BW Util details:
bwutil = 0.044680 
total_CMD = 2290510 
util_bw = 102340 
Wasted_Col = 223926 
Wasted_Row = 59491 
Idle = 1904753 

BW Util Bottlenecks: 
RCDc_limit = 305708 
RCDWRc_limit = 28164 
WTRc_limit = 107746 
RTWc_limit = 82813 
CCDLc_limit = 20771 
rwq = 0 
CCDLc_limit_alone = 14082 
WTRc_limit_alone = 104092 
RTWc_limit_alone = 79778 

Commands details: 
total_CMD = 2290510 
n_nop = 2227245 
Read = 20281 
Write = 0 
L2_Alloc = 0 
L2_WB = 5304 
n_act = 21246 
n_pre = 21230 
n_ref = 0 
n_req = 23878 
total_req = 25585 

Dual Bus Interface Util: 
issued_total_row = 42476 
issued_total_col = 25585 
Row_Bus_Util =  0.018544 
CoL_Bus_Util = 0.011170 
Either_Row_CoL_Bus_Util = 0.027620 
Issued_on_Two_Bus_Simul_Util = 0.002094 
issued_two_Eff = 0.075808 
queue_avg = 2.879257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2228431 n_act=20831 n_pre=20815 n_ref_event=0 n_req=23328 n_rd=19856 n_rd_L2_A=0 n_write=0 n_wr_bk=5215 bw_util=0.04378
n_activity=449210 dram_eff=0.2232
bk0: 1213a 2138297i bk1: 1265a 2132681i bk2: 1226a 2140544i bk3: 1243a 2137323i bk4: 1282a 2133023i bk5: 1237a 2134926i bk6: 1223a 2141242i bk7: 1292a 2132327i bk8: 1271a 2134759i bk9: 1286a 2135183i bk10: 1163a 2146072i bk11: 1276a 2132513i bk12: 1241a 2141468i bk13: 1246a 2140644i bk14: 1176a 2144079i bk15: 1216a 2141270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107082
Row_Buffer_Locality_read = 0.104704
Row_Buffer_Locality_write = 0.120680
Bank_Level_Parallism = 6.529952
Bank_Level_Parallism_Col = 2.212710
Bank_Level_Parallism_Ready = 1.219140
write_to_read_ratio_blp_rw_average = 0.180193
GrpLevelPara = 1.873186 

BW Util details:
bwutil = 0.043782 
total_CMD = 2290510 
util_bw = 100284 
Wasted_Col = 221451 
Wasted_Row = 60314 
Idle = 1908461 

BW Util Bottlenecks: 
RCDc_limit = 301240 
RCDWRc_limit = 27639 
WTRc_limit = 105150 
RTWc_limit = 78332 
CCDLc_limit = 19891 
rwq = 0 
CCDLc_limit_alone = 13687 
WTRc_limit_alone = 101694 
RTWc_limit_alone = 75584 

Commands details: 
total_CMD = 2290510 
n_nop = 2228431 
Read = 19856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5215 
n_act = 20831 
n_pre = 20815 
n_ref = 0 
n_req = 23328 
total_req = 25071 

Dual Bus Interface Util: 
issued_total_row = 41646 
issued_total_col = 25071 
Row_Bus_Util =  0.018182 
CoL_Bus_Util = 0.010946 
Either_Row_CoL_Bus_Util = 0.027103 
Issued_on_Two_Bus_Simul_Util = 0.002025 
issued_two_Eff = 0.074711 
queue_avg = 2.852402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2227311 n_act=21224 n_pre=21208 n_ref_event=0 n_req=23733 n_rd=20148 n_rd_L2_A=0 n_write=0 n_wr_bk=5366 bw_util=0.04456
n_activity=453507 dram_eff=0.225
bk0: 1320a 2130061i bk1: 1256a 2132138i bk2: 1249a 2138474i bk3: 1242a 2137101i bk4: 1285a 2132758i bk5: 1251a 2134109i bk6: 1144a 2142492i bk7: 1159a 2140129i bk8: 1266a 2135495i bk9: 1239a 2138304i bk10: 1223a 2138817i bk11: 1268a 2131842i bk12: 1358a 2126685i bk13: 1294a 2131357i bk14: 1314a 2129919i bk15: 1280a 2132252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105718
Row_Buffer_Locality_read = 0.104576
Row_Buffer_Locality_write = 0.112134
Bank_Level_Parallism = 6.611081
Bank_Level_Parallism_Col = 2.247290
Bank_Level_Parallism_Ready = 1.220134
write_to_read_ratio_blp_rw_average = 0.182844
GrpLevelPara = 1.880086 

BW Util details:
bwutil = 0.044556 
total_CMD = 2290510 
util_bw = 102056 
Wasted_Col = 223836 
Wasted_Row = 59824 
Idle = 1904794 

BW Util Bottlenecks: 
RCDc_limit = 305074 
RCDWRc_limit = 28674 
WTRc_limit = 110728 
RTWc_limit = 81241 
CCDLc_limit = 20364 
rwq = 0 
CCDLc_limit_alone = 13954 
WTRc_limit_alone = 107111 
RTWc_limit_alone = 78448 

Commands details: 
total_CMD = 2290510 
n_nop = 2227311 
Read = 20148 
Write = 0 
L2_Alloc = 0 
L2_WB = 5366 
n_act = 21224 
n_pre = 21208 
n_ref = 0 
n_req = 23733 
total_req = 25514 

Dual Bus Interface Util: 
issued_total_row = 42432 
issued_total_col = 25514 
Row_Bus_Util =  0.018525 
CoL_Bus_Util = 0.011139 
Either_Row_CoL_Bus_Util = 0.027592 
Issued_on_Two_Bus_Simul_Util = 0.002072 
issued_two_Eff = 0.075112 
queue_avg = 2.832310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83231
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2290510 n_nop=2224781 n_act=22088 n_pre=22072 n_ref_event=0 n_req=25037 n_rd=21377 n_rd_L2_A=0 n_write=0 n_wr_bk=5413 bw_util=0.04678
n_activity=452852 dram_eff=0.2366
bk0: 1337a 2110484i bk1: 1432a 2101439i bk2: 1266a 2115406i bk3: 1354a 2108453i bk4: 1212a 2120858i bk5: 1293a 2113041i bk6: 1237a 2119739i bk7: 1356a 2108801i bk8: 1364a 2110637i bk9: 1404a 2105655i bk10: 1254a 2116126i bk11: 1536a 2096454i bk12: 1359a 2107150i bk13: 1314a 2115351i bk14: 1338a 2113696i bk15: 1321a 2107827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117786
Row_Buffer_Locality_read = 0.115545
Row_Buffer_Locality_write = 0.130874
Bank_Level_Parallism = 7.548986
Bank_Level_Parallism_Col = 2.309812
Bank_Level_Parallism_Ready = 1.233906
write_to_read_ratio_blp_rw_average = 0.185845
GrpLevelPara = 1.942111 

BW Util details:
bwutil = 0.046784 
total_CMD = 2290510 
util_bw = 107160 
Wasted_Col = 224954 
Wasted_Row = 56801 
Idle = 1901595 

BW Util Bottlenecks: 
RCDc_limit = 313408 
RCDWRc_limit = 28326 
WTRc_limit = 112537 
RTWc_limit = 86955 
CCDLc_limit = 21743 
rwq = 0 
CCDLc_limit_alone = 14921 
WTRc_limit_alone = 108868 
RTWc_limit_alone = 83802 

Commands details: 
total_CMD = 2290510 
n_nop = 2224781 
Read = 21377 
Write = 0 
L2_Alloc = 0 
L2_WB = 5413 
n_act = 22088 
n_pre = 22072 
n_ref = 0 
n_req = 25037 
total_req = 26790 

Dual Bus Interface Util: 
issued_total_row = 44160 
issued_total_col = 26790 
Row_Bus_Util =  0.019280 
CoL_Bus_Util = 0.011696 
Either_Row_CoL_Bus_Util = 0.028696 
Issued_on_Two_Bus_Simul_Util = 0.002279 
issued_two_Eff = 0.079432 
queue_avg = 4.271051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32092, Miss = 10723, Miss_rate = 0.334, Pending_hits = 212, Reservation_fails = 1943
L2_cache_bank[1]: Access = 33017, Miss = 11207, Miss_rate = 0.339, Pending_hits = 201, Reservation_fails = 3153
L2_cache_bank[2]: Access = 99701, Miss = 11125, Miss_rate = 0.112, Pending_hits = 184, Reservation_fails = 3367
L2_cache_bank[3]: Access = 31807, Miss = 10713, Miss_rate = 0.337, Pending_hits = 158, Reservation_fails = 895
L2_cache_bank[4]: Access = 32617, Miss = 11032, Miss_rate = 0.338, Pending_hits = 173, Reservation_fails = 2604
L2_cache_bank[5]: Access = 34086, Miss = 11584, Miss_rate = 0.340, Pending_hits = 223, Reservation_fails = 1723
L2_cache_bank[6]: Access = 32398, Miss = 10791, Miss_rate = 0.333, Pending_hits = 148, Reservation_fails = 1584
L2_cache_bank[7]: Access = 31040, Miss = 9906, Miss_rate = 0.319, Pending_hits = 130, Reservation_fails = 2141
L2_cache_bank[8]: Access = 32809, Miss = 10388, Miss_rate = 0.317, Pending_hits = 187, Reservation_fails = 1007
L2_cache_bank[9]: Access = 33960, Miss = 11102, Miss_rate = 0.327, Pending_hits = 173, Reservation_fails = 1497
L2_cache_bank[10]: Access = 33585, Miss = 10581, Miss_rate = 0.315, Pending_hits = 150, Reservation_fails = 1733
L2_cache_bank[11]: Access = 33288, Miss = 10510, Miss_rate = 0.316, Pending_hits = 187, Reservation_fails = 1378
L2_cache_bank[12]: Access = 32204, Miss = 10398, Miss_rate = 0.323, Pending_hits = 139, Reservation_fails = 2102
L2_cache_bank[13]: Access = 31886, Miss = 9871, Miss_rate = 0.310, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[14]: Access = 56975, Miss = 9974, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 625
L2_cache_bank[15]: Access = 32212, Miss = 10311, Miss_rate = 0.320, Pending_hits = 158, Reservation_fails = 1489
L2_cache_bank[16]: Access = 33445, Miss = 10994, Miss_rate = 0.329, Pending_hits = 150, Reservation_fails = 1984
L2_cache_bank[17]: Access = 32860, Miss = 10227, Miss_rate = 0.311, Pending_hits = 126, Reservation_fails = 2257
L2_cache_bank[18]: Access = 33127, Miss = 10267, Miss_rate = 0.310, Pending_hits = 140, Reservation_fails = 1690
L2_cache_bank[19]: Access = 32029, Miss = 10521, Miss_rate = 0.328, Pending_hits = 157, Reservation_fails = 1339
L2_cache_bank[20]: Access = 32901, Miss = 10627, Miss_rate = 0.323, Pending_hits = 158, Reservation_fails = 694
L2_cache_bank[21]: Access = 32827, Miss = 10453, Miss_rate = 0.318, Pending_hits = 140, Reservation_fails = 1093
L2_cache_bank[22]: Access = 32190, Miss = 10831, Miss_rate = 0.336, Pending_hits = 159, Reservation_fails = 368
L2_cache_bank[23]: Access = 35327, Miss = 11481, Miss_rate = 0.325, Pending_hits = 246, Reservation_fails = 1657
L2_total_cache_accesses = 878383
L2_total_cache_misses = 255617
L2_total_cache_miss_rate = 0.2910
L2_total_cache_pending_hits = 3949
L2_total_cache_reservation_fails = 38323
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 173967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3949
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 803805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74578
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 661
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37656
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=878383
icnt_total_pkts_simt_to_mem=878383
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 878383
Req_Network_cycles = 893179
Req_Network_injected_packets_per_cycle =       0.9834 
Req_Network_conflicts_per_cycle =       1.6022
Req_Network_conflicts_per_cycle_util =       6.6139
Req_Bank_Level_Parallism =       4.0595
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.9431
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       2.1204

Reply_Network_injected_packets_num = 878383
Reply_Network_cycles = 893179
Reply_Network_injected_packets_per_cycle =        0.9834
Reply_Network_conflicts_per_cycle =        0.6204
Reply_Network_conflicts_per_cycle_util =       2.5450
Reply_Bank_Level_Parallism =       4.0341
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0947
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0328
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 4 sec (1864 sec)
gpgpu_simulation_rate = 2728 (inst/sec)
gpgpu_simulation_rate = 479 (cycle/sec)
gpgpu_silicon_slowdown = 2849686x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (229,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 11: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 380579
gpu_sim_insn = 7767028
gpu_ipc =      20.4085
gpu_tot_sim_cycle = 1273758
gpu_tot_sim_insn = 12852137
gpu_tot_ipc =      10.0899
gpu_tot_issued_cta = 366
gpu_occupancy = 70.1257% 
gpu_tot_occupancy = 51.1003% 
max_total_param_size = 0
gpu_stall_dramfull = 1318735
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7080
partiton_level_parallism_total  =       1.7975
partiton_level_parallism_util =       5.8404
partiton_level_parallism_util_total  =       5.0120
L2_BW  =     161.9668 GB/Sec
L2_BW_total  =      78.5149 GB/Sec
gpu_total_sim_rate=3499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79942, Miss = 67443, Miss_rate = 0.844, Pending_hits = 2262, Reservation_fails = 132201
	L1D_cache_core[1]: Access = 77133, Miss = 64916, Miss_rate = 0.842, Pending_hits = 2241, Reservation_fails = 128332
	L1D_cache_core[2]: Access = 77565, Miss = 65465, Miss_rate = 0.844, Pending_hits = 2359, Reservation_fails = 125588
	L1D_cache_core[3]: Access = 74454, Miss = 60426, Miss_rate = 0.812, Pending_hits = 2159, Reservation_fails = 125731
	L1D_cache_core[4]: Access = 80703, Miss = 67256, Miss_rate = 0.833, Pending_hits = 2526, Reservation_fails = 128339
	L1D_cache_core[5]: Access = 83586, Miss = 66337, Miss_rate = 0.794, Pending_hits = 2574, Reservation_fails = 120153
	L1D_cache_core[6]: Access = 83159, Miss = 65690, Miss_rate = 0.790, Pending_hits = 2642, Reservation_fails = 126563
	L1D_cache_core[7]: Access = 85112, Miss = 69555, Miss_rate = 0.817, Pending_hits = 2410, Reservation_fails = 126841
	L1D_cache_core[8]: Access = 82726, Miss = 67026, Miss_rate = 0.810, Pending_hits = 2669, Reservation_fails = 130882
	L1D_cache_core[9]: Access = 78222, Miss = 62064, Miss_rate = 0.793, Pending_hits = 2451, Reservation_fails = 120215
	L1D_cache_core[10]: Access = 77749, Miss = 62303, Miss_rate = 0.801, Pending_hits = 2193, Reservation_fails = 128472
	L1D_cache_core[11]: Access = 76187, Miss = 61337, Miss_rate = 0.805, Pending_hits = 2483, Reservation_fails = 123384
	L1D_cache_core[12]: Access = 84182, Miss = 68556, Miss_rate = 0.814, Pending_hits = 2321, Reservation_fails = 132646
	L1D_cache_core[13]: Access = 83479, Miss = 67471, Miss_rate = 0.808, Pending_hits = 2670, Reservation_fails = 133497
	L1D_cache_core[14]: Access = 88296, Miss = 71705, Miss_rate = 0.812, Pending_hits = 2919, Reservation_fails = 133805
	L1D_cache_core[15]: Access = 75371, Miss = 60173, Miss_rate = 0.798, Pending_hits = 2542, Reservation_fails = 115897
	L1D_cache_core[16]: Access = 69607, Miss = 54346, Miss_rate = 0.781, Pending_hits = 2092, Reservation_fails = 111171
	L1D_cache_core[17]: Access = 72709, Miss = 57538, Miss_rate = 0.791, Pending_hits = 2434, Reservation_fails = 98238
	L1D_cache_core[18]: Access = 70937, Miss = 57303, Miss_rate = 0.808, Pending_hits = 2130, Reservation_fails = 115247
	L1D_cache_core[19]: Access = 71001, Miss = 56839, Miss_rate = 0.801, Pending_hits = 2281, Reservation_fails = 123201
	L1D_cache_core[20]: Access = 72347, Miss = 60004, Miss_rate = 0.829, Pending_hits = 2355, Reservation_fails = 123058
	L1D_cache_core[21]: Access = 67913, Miss = 56670, Miss_rate = 0.834, Pending_hits = 2302, Reservation_fails = 118048
	L1D_cache_core[22]: Access = 71878, Miss = 59869, Miss_rate = 0.833, Pending_hits = 2318, Reservation_fails = 119421
	L1D_cache_core[23]: Access = 74420, Miss = 61818, Miss_rate = 0.831, Pending_hits = 2432, Reservation_fails = 124806
	L1D_cache_core[24]: Access = 75506, Miss = 63113, Miss_rate = 0.836, Pending_hits = 2299, Reservation_fails = 119903
	L1D_cache_core[25]: Access = 72646, Miss = 61401, Miss_rate = 0.845, Pending_hits = 2128, Reservation_fails = 131763
	L1D_cache_core[26]: Access = 71200, Miss = 57207, Miss_rate = 0.803, Pending_hits = 2099, Reservation_fails = 129598
	L1D_cache_core[27]: Access = 75930, Miss = 62314, Miss_rate = 0.821, Pending_hits = 2354, Reservation_fails = 127384
	L1D_cache_core[28]: Access = 69581, Miss = 56885, Miss_rate = 0.818, Pending_hits = 2212, Reservation_fails = 122073
	L1D_cache_core[29]: Access = 68401, Miss = 55141, Miss_rate = 0.806, Pending_hits = 1926, Reservation_fails = 129949
	L1D_total_cache_accesses = 2291942
	L1D_total_cache_misses = 1868171
	L1D_total_cache_miss_rate = 0.8151
	L1D_total_cache_pending_hits = 70783
	L1D_total_cache_reservation_fails = 3726406
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.101
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 348452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1654899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3725690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70783
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2130433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 161509

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1172
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 146508
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3578010
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 684
ctas_completed 366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2582, 3476, 2765, 2617, 2416, 2862, 3351, 3748, 1600, 2419, 2707, 1880, 2796, 1875, 1771, 2411, 2224, 2776, 2729, 1777, 1524, 2583, 2291, 2459, 1033, 1196, 957, 1016, 1149, 1547, 1558, 1295, 
gpgpu_n_tot_thrd_icount = 63093760
gpgpu_n_tot_w_icount = 1971680
gpgpu_n_stall_shd_mem = 2305695
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2128073
gpgpu_n_mem_write_global = 161509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2859323
gpgpu_n_store_insn = 205939
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1968857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 336838
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2775984	W0_Idle:14849375	W0_Scoreboard:47942497	W1:635061	W2:247887	W3:175384	W4:135082	W5:106221	W6:81839	W7:60852	W8:47592	W9:35228	W10:27221	W11:21985	W12:19644	W13:18673	W14:19980	W15:18523	W16:17197	W17:18051	W18:15691	W19:16313	W20:19302	W21:18082	W22:17698	W23:19920	W24:15695	W25:12260	W26:10650	W27:8534	W28:7591	W29:7743	W30:6064	W31:3842	W32:105875
single_issue_nums: WS0:484690	WS1:492236	WS2:491583	WS3:503171	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13689584 {8:1711198,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6460360 {40:161509,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 16675000 {40:416875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68447920 {40:1711198,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1292072 {8:161509,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 16675000 {40:416875,}
maxmflatency = 7553 
max_icnt2mem_latency = 4839 
maxmrqlatency = 3965 
max_icnt2sh_latency = 101 
averagemflatency = 698 
avg_icnt2mem_latency = 228 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 3 
mrq_lat_table:262566 	5324 	11319 	24195 	45209 	65517 	98680 	147251 	158876 	53702 	857 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	753233 	630033 	515475 	230435 	140575 	19831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	149975 	35761 	24553 	21756 	986305 	208987 	253477 	305177 	201844 	85243 	16479 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1700489 	344006 	168028 	66073 	10506 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	822 	203 	119 	39 	39 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         7        12         9        64        64        44        64        11        16         7         7         7         6        11        12 
dram[1]:         6         5        12        12        64        64        64        64        20        20        13         6         5         4         7         5 
dram[2]:         5         8        12        12        64        41        57        60        21        20         8         5        10         5        16         7 
dram[3]:        10         8        12        12        64        54        56        60        20        20        11         8         4         8         7         5 
dram[4]:         6         7         8        12        64        62        64        64        16        20         8         7        11         6         7         8 
dram[5]:         8         8        12        12        42        39        64        65        17        21        14         8         6         5         7         6 
dram[6]:         7         5         8        12        42        64        60        64        12        16         8         7         8         6         6         6 
dram[7]:         6         9        11        12        37        64        64        64        11        17        15         6         9         5         6         8 
dram[8]:         5         8        16        16        64        64        64        60        14        18         9         8         6        15         9         5 
dram[9]:         9         6        16        16        64        53        38        64        12        16         7         6         8        18         5         8 
dram[10]:         5         4        16        16        42        45        64        64        17        17         8        10         7         7         5         9 
dram[11]:         4         6        16        16        53        51        64        60        16        16         5         8         5         5         6         9 
maximum service time to same row:
dram[0]:     49800     36174     56167     28638     25462     37673     47107     27110     37634     39470     76211     48225     52595     65641     33880     26910 
dram[1]:     17027     58146     26766     82636     90254     42602     27636     23774     97764     59902     23470     53348    103951     21695     77283     68844 
dram[2]:     38849     61818     38053     74407     28162     68648     30953     38347     65287     32405     77505     32535     67751     94418     25153     39248 
dram[3]:     40849     58145     37362     79927     64354     71239     95377    102848     76495     32972     41092     47515     69564     29157     45708     72892 
dram[4]:     67549     79081     31463     54372     93177     38241    120487     35716     37273     29986     26394    104810     38472     21171     71228     78018 
dram[5]:     20554     60986     43777     80644     56112     44276     39459    107135     59860     22401     38197     15240     28474     68722     90492     38932 
dram[6]:     17468     23013     68558     66464     35482     94856     42855     59398     63407     92624     66116     37052     21132     56954     77904     53369 
dram[7]:     90889     74945     61581     82952     32890     44597     91012    100958     56184     39218     23253     50723     89180     44842     68572     35679 
dram[8]:     72390     42419     20186     49991     83690     86190     68825     25712     42497     76574    110426     80830     42230    105866     94380     64957 
dram[9]:     42373     85024     39718     64016     50664     80995     38299     88929     53893     75175     15901     45686     59821     89386     85514     86428 
dram[10]:     22746     71600     42857     51001     25201     39427     65874     83684     50869     43620     67208     29419     54838     45678    102378     48002 
dram[11]:     45565     77136     61721     42786     92117     48364     26129     43340     38911     47015     39874     87349     70208    121476     53820     24808 
average row accesses per activate:
dram[0]:  1.141390  1.148345  1.131396  1.149378  1.151567  1.139340  1.140775  1.149885  1.140532  1.159446  1.179537  1.160584  1.165676  1.162544  1.159124  1.142857 
dram[1]:  1.155998  1.128264  1.152359  1.140152  1.166249  1.148196  1.147478  1.158358  1.181731  1.163332  1.176046  1.175565  1.150749  1.153905  1.149630  1.120625 
dram[2]:  1.133251  1.137685  1.130457  1.134840  1.174889  1.141528  1.146455  1.152340  1.155143  1.153750  1.179181  1.165090  1.185185  1.168508  1.143803  1.123887 
dram[3]:  1.149103  1.159364  1.126910  1.113884  1.136261  1.162803  1.157119  1.141632  1.177772  1.160542  1.195012  1.186794  1.137749  1.173264  1.156273  1.131458 
dram[4]:  1.124086  1.129427  1.137225  1.133085  1.164602  1.130503  1.148434  1.154184  1.175773  1.178449  1.175403  1.174176  1.168898  1.153661  1.145661  1.129199 
dram[5]:  1.172769  1.150258  1.138003  1.152246  1.169912  1.161540  1.160728  1.154962  1.158836  1.156139  1.207670  1.156391  1.164394  1.166625  1.147305  1.153786 
dram[6]:  1.154977  1.134707  1.160544  1.155940  1.139395  1.155872  1.154423  1.156452  1.187485  1.147036  1.172802  1.177981  1.167647  1.169250  1.138882  1.159569 
dram[7]:  1.125032  1.133816  1.124637  1.124253  1.149158  1.124330  1.118016  1.127430  1.107402  1.147441  1.136656  1.151294  1.141665  1.139782  1.137704  1.112634 
dram[8]:  1.129347  1.123053  1.119767  1.136062  1.129335  1.125775  1.169377  1.146991  1.141918  1.131747  1.192371  1.181325  1.144393  1.149704  1.141345  1.127895 
dram[9]:  1.140805  1.147037  1.138882  1.142820  1.145314  1.137305  1.122840  1.157463  1.133163  1.169105  1.129971  1.156181  1.131599  1.144963  1.141290  1.155828 
dram[10]:  1.137669  1.128061  1.122213  1.144891  1.156234  1.145675  1.132988  1.140860  1.141548  1.131114  1.150996  1.169872  1.134942  1.144247  1.129480  1.139457 
dram[11]:  1.131418  1.156877  1.136375  1.149136  1.141069  1.148307  1.146059  1.186897  1.175485  1.166546  1.149145  1.214201  1.183930  1.156665  1.153299  1.164735 
average row locality = 873629/759416 = 1.150396
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3707      3894      3756      3831      4051      3854      3802      3908      3783      3959      4146      3955      4040      4223      4097      3996 
dram[1]:      3967      3802      3977      3890      4035      3868      3875      3943      4246      3956      4203      4190      4027      3895      3887      3890 
dram[2]:      3957      3875      3819      3868      4104      4054      3808      3938      4102      3970      4108      4001      4263      4247      3858      3807 
dram[3]:      3904      3813      3742      3611      3886      3932      4126      3784      4111      3828      4338      4021      4035      4045      3974      3570 
dram[4]:      3716      3740      3884      3920      3966      3738      4000      4056      4106      4142      3933      4155      4109      4115      3804      3741 
dram[5]:      3896      3833      3768      3876      4009      4019      3902      3860      3895      3950      4290      4011      4018      4025      3899      3800 
dram[6]:      3819      3685      3975      3908      3754      3778      3997      3850      4185      3869      4036      4074      4056      3925      3812      3887 
dram[7]:      3741      3611      3659      3730      4029      3590      3522      3681      3681      3841      3746      3671      3841      3715      3700      3531 
dram[8]:      3706      3628      3837      3681      3746      3755      4007      3847      3857      3802      4333      4096      3984      3808      3972      3756 
dram[9]:      3779      3940      3755      3747      3827      3866      3678      4010      3824      4052      3597      4013      3785      4022      3631      3980 
dram[10]:      3999      3803      3705      3889      3868      3860      3763      3710      3841      3842      3875      4040      3957      3997      3828      3787 
dram[11]:      3838      4215      3878      4034      3791      3924      3828      4118      4171      4160      3894      4461      4209      4055      4071      4089 
total dram reads = 751048
bank skew: 4461/3522 = 1.27
chip skew: 64736/59289 = 1.09
number of total write accesses:
dram[0]:       907       936       908       866      1005       939       900       908       929       925      1042       964       972      1033       976       947 
dram[1]:       932       915       905       891       913       922       904       983      1009       957      1016      1054       947       941       913       914 
dram[2]:       898       886       854       894       999       929       899       866       905       964      1034      1026      1015      1053       938       920 
dram[3]:       954       934       881       842       946       982       966       916       972       924      1045      1042      1007      1006       928       909 
dram[4]:       846       896       905       910       979       894       923       995       972      1000       969      1023      1024      1008       939       922 
dram[5]:       968       940       900       893       943       955       937       887       946       904      1089       897       967       996       925       935 
dram[6]:       941       900       910       923       919       914       948       915       970       966       985      1070      1033       965       961       945 
dram[7]:       916       929       871       861       955       896       838       931       862       976       991       882       985       979       908       904 
dram[8]:       872       900       869       870       857       938       961       941       961       923      1083      1042      1004       955       995       936 
dram[9]:       921       934       864       871       959       884       850       976       937       994       934       997       955       939       924       938 
dram[10]:       933       931       849       904       971      1024       922       901       950       946      1074      1033       958      1037       957       907 
dram[11]:       920       957       855       879       872       938       916       983       978       976       945      1024      1005       954       942       920 
total dram writes = 181188
bank skew: 1089/838 = 1.30
chip skew: 15297/14684 = 1.04
average mf latency per bank:
dram[0]:       1486      1551      1415      1555      1515      1551      1454      1587      1503      1571      1510      1534      1580      1536      1577      1623
dram[1]:       2409      1581      2096      1567      2088      1616      1923      1516      9159      1614      2120      1628      1956      1548      2183      1621
dram[2]:       1584      1636      1636      1557      1715      1583      1607      1564      1663      1681      1578      1621      1672      1551      1727      1817
dram[3]:       1751      1579      1719      1506      1780      1596      1714      1501      1728      1530      1914      1565      1712      1589      1977      1635
dram[4]:       1716      1662      1562      1585      1644      1599      1565      1532      1668      1683      1653      1659      1611      1597      1726      1646
dram[5]:       2011      1651      1899      1597      1999      1605      1873      1541      1824      1612      2012      1641      1834      1492      1991      1715
dram[6]:       1748      1636      1824      1633      1718      1663      1707      1574      1801      1584      1756      1598      1722      1619      1896      1701
dram[7]:       1387      1318     11560      1355      1375      1332      1341      1436      1355      1391      1331      1408      1355      1340      1527      1440
dram[8]:       1531      1365      1569      1502      1582      1425      1498      1371      1505      1401      1529      1563      1416      1439      1570      1650
dram[9]:       1566      1551      1561      1608      1492      1584      1614      1586      1534      1632      1417      1541      1544      1576      1630      1664
dram[10]:       1375      1519      1414      1583      1372      1445      1325      1515      1364      1471      1352      1521      1406      1404      1423      1587
dram[11]:       1556      1968      1560      1943      1608      2056      1500      1933      1669      1912      1500      2173      1586      2060      1693      2082
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5409      6344      5724      6225      5732      6601      5386      7428      5571      6231      5602      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5654      5263      5826      5589      6103      5385      5539      5412      6055      5741      5700      5588      5625
dram[4]:       6045      6783      5860      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5911      5466      5698      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5249      6348      5292      6331      5544      5759      5270      6040      5371      6398      5235
dram[7]:       5589      6224      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5394      5274      5708      5815      6457      5658      7553      5420      5802
dram[9]:       5846      6827      6007      7001      5787      6646      5955      6179      5905      6740      5405      6319      5662      6277      5508      6482
dram[10]:       6416      6990      5911      6445      5670      6500      5698      6451      5614      5880      6103      6333      5997      6311      6251      6531
dram[11]:       4924      6530      5226      6173      7439      6343      4846      6629      5065      6609      5203      6674      5176      6451      5157      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3079159 n_act=63657 n_pre=63641 n_ref_event=0 n_req=73307 n_rd=63002 n_rd_L2_A=0 n_write=0 n_wr_bk=15157 bw_util=0.09571
n_activity=1058973 dram_eff=0.2952
bk0: 3707a 2723159i bk1: 3894a 2699208i bk2: 3756a 2720083i bk3: 3831a 2715524i bk4: 4051a 2693112i bk5: 3854a 2716406i bk6: 3802a 2731958i bk7: 3908a 2714955i bk8: 3783a 2720331i bk9: 3959a 2703067i bk10: 4146a 2686803i bk11: 3955a 2706426i bk12: 4040a 2688521i bk13: 4223a 2670094i bk14: 4097a 2689385i bk15: 3996a 2693033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131665
Row_Buffer_Locality_read = 0.129678
Row_Buffer_Locality_write = 0.143814
Bank_Level_Parallism = 9.395766
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.267396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095710 
total_CMD = 3266491 
util_bw = 312636 
Wasted_Col = 570416 
Wasted_Row = 88093 
Idle = 2295346 

BW Util Bottlenecks: 
RCDc_limit = 862585 
RCDWRc_limit = 74565 
WTRc_limit = 339355 
RTWc_limit = 293843 
CCDLc_limit = 68138 
rwq = 0 
CCDLc_limit_alone = 45616 
WTRc_limit_alone = 328567 
RTWc_limit_alone = 282109 

Commands details: 
total_CMD = 3266491 
n_nop = 3079159 
Read = 63002 
Write = 0 
L2_Alloc = 0 
L2_WB = 15157 
n_act = 63657 
n_pre = 63641 
n_ref = 0 
n_req = 73307 
total_req = 78159 

Dual Bus Interface Util: 
issued_total_row = 127298 
issued_total_col = 78159 
Row_Bus_Util =  0.038971 
CoL_Bus_Util = 0.023928 
Either_Row_CoL_Bus_Util = 0.057350 
Issued_on_Two_Bus_Simul_Util = 0.005549 
issued_two_Eff = 0.096753 
queue_avg = 9.057639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.05764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3078159 n_act=64022 n_pre=64006 n_ref_event=0 n_req=73914 n_rd=63651 n_rd_L2_A=0 n_write=0 n_wr_bk=15116 bw_util=0.09645
n_activity=1050815 dram_eff=0.2998
bk0: 3967a 2695895i bk1: 3802a 2708172i bk2: 3977a 2697396i bk3: 3890a 2690636i bk4: 4035a 2687076i bk5: 3868a 2711491i bk6: 3875a 2702686i bk7: 3943a 2700520i bk8: 4246a 2671688i bk9: 3956a 2695833i bk10: 4203a 2662210i bk11: 4190a 2676759i bk12: 4027a 2676876i bk13: 3895a 2694204i bk14: 3887a 2697998i bk15: 3890a 2686548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133831
Row_Buffer_Locality_read = 0.132520
Row_Buffer_Locality_write = 0.141966
Bank_Level_Parallism = 9.669697
Bank_Level_Parallism_Col = 2.636417
Bank_Level_Parallism_Ready = 1.277777
write_to_read_ratio_blp_rw_average = 0.206936
GrpLevelPara = 2.154616 

BW Util details:
bwutil = 0.096455 
total_CMD = 3266491 
util_bw = 315068 
Wasted_Col = 566792 
Wasted_Row = 84256 
Idle = 2300375 

BW Util Bottlenecks: 
RCDc_limit = 865206 
RCDWRc_limit = 73500 
WTRc_limit = 343897 
RTWc_limit = 297278 
CCDLc_limit = 69345 
rwq = 0 
CCDLc_limit_alone = 46432 
WTRc_limit_alone = 332926 
RTWc_limit_alone = 285336 

Commands details: 
total_CMD = 3266491 
n_nop = 3078159 
Read = 63651 
Write = 0 
L2_Alloc = 0 
L2_WB = 15116 
n_act = 64022 
n_pre = 64006 
n_ref = 0 
n_req = 73914 
total_req = 78767 

Dual Bus Interface Util: 
issued_total_row = 128028 
issued_total_col = 78767 
Row_Bus_Util =  0.039194 
CoL_Bus_Util = 0.024114 
Either_Row_CoL_Bus_Util = 0.057656 
Issued_on_Two_Bus_Simul_Util = 0.005652 
issued_two_Eff = 0.098034 
queue_avg = 9.643213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.64321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3077954 n_act=64227 n_pre=64211 n_ref_event=0 n_req=73985 n_rd=63779 n_rd_L2_A=0 n_write=0 n_wr_bk=15080 bw_util=0.09657
n_activity=1060239 dram_eff=0.2975
bk0: 3957a 2696819i bk1: 3875a 2719493i bk2: 3819a 2715893i bk3: 3868a 2714462i bk4: 4104a 2685376i bk5: 4054a 2689210i bk6: 3808a 2710916i bk7: 3938a 2715960i bk8: 4102a 2682809i bk9: 3970a 2703247i bk10: 4108a 2677823i bk11: 4001a 2693071i bk12: 4263a 2668218i bk13: 4247a 2671031i bk14: 3858a 2703835i bk15: 3807a 2720721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131905
Row_Buffer_Locality_read = 0.130717
Row_Buffer_Locality_write = 0.139330
Bank_Level_Parallism = 9.465696
Bank_Level_Parallism_Col = 2.610903
Bank_Level_Parallism_Ready = 1.277860
write_to_read_ratio_blp_rw_average = 0.203639
GrpLevelPara = 2.134499 

BW Util details:
bwutil = 0.096567 
total_CMD = 3266491 
util_bw = 315436 
Wasted_Col = 572506 
Wasted_Row = 86842 
Idle = 2291707 

BW Util Bottlenecks: 
RCDc_limit = 870103 
RCDWRc_limit = 74187 
WTRc_limit = 348643 
RTWc_limit = 290581 
CCDLc_limit = 69681 
rwq = 0 
CCDLc_limit_alone = 46627 
WTRc_limit_alone = 337234 
RTWc_limit_alone = 278936 

Commands details: 
total_CMD = 3266491 
n_nop = 3077954 
Read = 63779 
Write = 0 
L2_Alloc = 0 
L2_WB = 15080 
n_act = 64227 
n_pre = 64211 
n_ref = 0 
n_req = 73985 
total_req = 78859 

Dual Bus Interface Util: 
issued_total_row = 128438 
issued_total_col = 78859 
Row_Bus_Util =  0.039320 
CoL_Bus_Util = 0.024142 
Either_Row_CoL_Bus_Util = 0.057719 
Issued_on_Two_Bus_Simul_Util = 0.005743 
issued_two_Eff = 0.099503 
queue_avg = 9.049996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3080378 n_act=63285 n_pre=63269 n_ref_event=0 n_req=73066 n_rd=62720 n_rd_L2_A=0 n_write=0 n_wr_bk=15254 bw_util=0.09548
n_activity=1063463 dram_eff=0.2933
bk0: 3904a 2712720i bk1: 3813a 2721748i bk2: 3742a 2734962i bk3: 3611a 2733575i bk4: 3886a 2713613i bk5: 3932a 2708239i bk6: 4126a 2685717i bk7: 3784a 2722118i bk8: 4111a 2694957i bk9: 3828a 2719221i bk10: 4338a 2669706i bk11: 4021a 2703911i bk12: 4035a 2703596i bk13: 4045a 2699793i bk14: 3974a 2705378i bk15: 3570a 2749761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133865
Row_Buffer_Locality_read = 0.132382
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 9.257414
Bank_Level_Parallism_Col = 2.602068
Bank_Level_Parallism_Ready = 1.273122
write_to_read_ratio_blp_rw_average = 0.206062
GrpLevelPara = 2.123150 

BW Util details:
bwutil = 0.095484 
total_CMD = 3266491 
util_bw = 311896 
Wasted_Col = 570768 
Wasted_Row = 91396 
Idle = 2292431 

BW Util Bottlenecks: 
RCDc_limit = 856690 
RCDWRc_limit = 75761 
WTRc_limit = 341676 
RTWc_limit = 294505 
CCDLc_limit = 69527 
rwq = 0 
CCDLc_limit_alone = 46282 
WTRc_limit_alone = 330467 
RTWc_limit_alone = 282469 

Commands details: 
total_CMD = 3266491 
n_nop = 3080378 
Read = 62720 
Write = 0 
L2_Alloc = 0 
L2_WB = 15254 
n_act = 63285 
n_pre = 63269 
n_ref = 0 
n_req = 73066 
total_req = 77974 

Dual Bus Interface Util: 
issued_total_row = 126554 
issued_total_col = 77974 
Row_Bus_Util =  0.038743 
CoL_Bus_Util = 0.023871 
Either_Row_CoL_Bus_Util = 0.056976 
Issued_on_Two_Bus_Simul_Util = 0.005638 
issued_two_Eff = 0.098945 
queue_avg = 9.167697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.1677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3078941 n_act=63721 n_pre=63705 n_ref_event=0 n_req=73391 n_rd=63125 n_rd_L2_A=0 n_write=0 n_wr_bk=15205 bw_util=0.09592
n_activity=1058687 dram_eff=0.296
bk0: 3716a 2722589i bk1: 3740a 2719826i bk2: 3884a 2706951i bk3: 3920a 2701942i bk4: 3966a 2709399i bk5: 3738a 2733793i bk6: 4000a 2697964i bk7: 4056a 2689345i bk8: 4106a 2685216i bk9: 4142a 2687279i bk10: 3933a 2692281i bk11: 4155a 2673825i bk12: 4109a 2677015i bk13: 4115a 2687177i bk14: 3804a 2712252i bk15: 3741a 2726173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131760
Row_Buffer_Locality_read = 0.130931
Row_Buffer_Locality_write = 0.136860
Bank_Level_Parallism = 9.442413
Bank_Level_Parallism_Col = 2.616673
Bank_Level_Parallism_Ready = 1.273774
write_to_read_ratio_blp_rw_average = 0.207296
GrpLevelPara = 2.138027 

BW Util details:
bwutil = 0.095919 
total_CMD = 3266491 
util_bw = 313320 
Wasted_Col = 569597 
Wasted_Row = 88670 
Idle = 2294904 

BW Util Bottlenecks: 
RCDc_limit = 862685 
RCDWRc_limit = 74744 
WTRc_limit = 342337 
RTWc_limit = 299169 
CCDLc_limit = 68306 
rwq = 0 
CCDLc_limit_alone = 45511 
WTRc_limit_alone = 331431 
RTWc_limit_alone = 287280 

Commands details: 
total_CMD = 3266491 
n_nop = 3078941 
Read = 63125 
Write = 0 
L2_Alloc = 0 
L2_WB = 15205 
n_act = 63721 
n_pre = 63705 
n_ref = 0 
n_req = 73391 
total_req = 78330 

Dual Bus Interface Util: 
issued_total_row = 127426 
issued_total_col = 78330 
Row_Bus_Util =  0.039010 
CoL_Bus_Util = 0.023980 
Either_Row_CoL_Bus_Util = 0.057416 
Issued_on_Two_Bus_Simul_Util = 0.005574 
issued_two_Eff = 0.097073 
queue_avg = 8.946037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.94604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3080305 n_act=63099 n_pre=63083 n_ref_event=0 n_req=73253 n_rd=63051 n_rd_L2_A=0 n_write=0 n_wr_bk=15082 bw_util=0.09568
n_activity=1057561 dram_eff=0.2955
bk0: 3896a 2690147i bk1: 3833a 2698487i bk2: 3768a 2711066i bk3: 3876a 2707121i bk4: 4009a 2696892i bk5: 4019a 2689425i bk6: 3902a 2703477i bk7: 3860a 2712683i bk8: 3895a 2701150i bk9: 3950a 2698768i bk10: 4290a 2670148i bk11: 4011a 2691145i bk12: 4018a 2693414i bk13: 4025a 2698185i bk14: 3899a 2697074i bk15: 3800a 2710600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138629
Row_Buffer_Locality_read = 0.137714
Row_Buffer_Locality_write = 0.144285
Bank_Level_Parallism = 9.531649
Bank_Level_Parallism_Col = 2.611097
Bank_Level_Parallism_Ready = 1.281436
write_to_read_ratio_blp_rw_average = 0.206356
GrpLevelPara = 2.138304 

BW Util details:
bwutil = 0.095678 
total_CMD = 3266491 
util_bw = 312532 
Wasted_Col = 565042 
Wasted_Row = 90772 
Idle = 2298145 

BW Util Bottlenecks: 
RCDc_limit = 851610 
RCDWRc_limit = 73822 
WTRc_limit = 338295 
RTWc_limit = 292222 
CCDLc_limit = 68514 
rwq = 0 
CCDLc_limit_alone = 45759 
WTRc_limit_alone = 327490 
RTWc_limit_alone = 280272 

Commands details: 
total_CMD = 3266491 
n_nop = 3080305 
Read = 63051 
Write = 0 
L2_Alloc = 0 
L2_WB = 15082 
n_act = 63099 
n_pre = 63083 
n_ref = 0 
n_req = 73253 
total_req = 78133 

Dual Bus Interface Util: 
issued_total_row = 126182 
issued_total_col = 78133 
Row_Bus_Util =  0.038629 
CoL_Bus_Util = 0.023920 
Either_Row_CoL_Bus_Util = 0.056999 
Issued_on_Two_Bus_Simul_Util = 0.005550 
issued_two_Eff = 0.097370 
queue_avg = 9.857727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.85773
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3081094 n_act=62956 n_pre=62940 n_ref_event=0 n_req=72935 n_rd=62610 n_rd_L2_A=0 n_write=0 n_wr_bk=15265 bw_util=0.09536
n_activity=1052234 dram_eff=0.296
bk0: 3819a 2711769i bk1: 3685a 2735137i bk2: 3975a 2704573i bk3: 3908a 2704801i bk4: 3754a 2729179i bk5: 3778a 2727081i bk6: 3997a 2701644i bk7: 3850a 2717013i bk8: 4185a 2683624i bk9: 3869a 2711336i bk10: 4036a 2697444i bk11: 4074a 2700736i bk12: 4056a 2689102i bk13: 3925a 2700521i bk14: 3812a 2711060i bk15: 3887a 2708191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136848
Row_Buffer_Locality_read = 0.135090
Row_Buffer_Locality_write = 0.147506
Bank_Level_Parallism = 9.403372
Bank_Level_Parallism_Col = 2.619923
Bank_Level_Parallism_Ready = 1.281001
write_to_read_ratio_blp_rw_average = 0.208317
GrpLevelPara = 2.133500 

BW Util details:
bwutil = 0.095362 
total_CMD = 3266491 
util_bw = 311500 
Wasted_Col = 564609 
Wasted_Row = 87723 
Idle = 2302659 

BW Util Bottlenecks: 
RCDc_limit = 848915 
RCDWRc_limit = 74899 
WTRc_limit = 340780 
RTWc_limit = 295106 
CCDLc_limit = 69254 
rwq = 0 
CCDLc_limit_alone = 45908 
WTRc_limit_alone = 329595 
RTWc_limit_alone = 282945 

Commands details: 
total_CMD = 3266491 
n_nop = 3081094 
Read = 62610 
Write = 0 
L2_Alloc = 0 
L2_WB = 15265 
n_act = 62956 
n_pre = 62940 
n_ref = 0 
n_req = 72935 
total_req = 77875 

Dual Bus Interface Util: 
issued_total_row = 125896 
issued_total_col = 77875 
Row_Bus_Util =  0.038542 
CoL_Bus_Util = 0.023841 
Either_Row_CoL_Bus_Util = 0.056757 
Issued_on_Two_Bus_Simul_Util = 0.005625 
issued_two_Eff = 0.099106 
queue_avg = 9.225589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.22559
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3085982 n_act=61188 n_pre=61172 n_ref_event=0 n_req=69232 n_rd=59289 n_rd_L2_A=0 n_write=0 n_wr_bk=14684 bw_util=0.09058
n_activity=1049797 dram_eff=0.2819
bk0: 3741a 2772672i bk1: 3611a 2785190i bk2: 3659a 2779555i bk3: 3730a 2772736i bk4: 4029a 2748951i bk5: 3590a 2786480i bk6: 3522a 2794739i bk7: 3681a 2781858i bk8: 3681a 2775688i bk9: 3841a 2758543i bk10: 3746a 2760461i bk11: 3671a 2789163i bk12: 3841a 2761306i bk13: 3715a 2780936i bk14: 3700a 2772558i bk15: 3531a 2786200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116189
Row_Buffer_Locality_read = 0.114473
Row_Buffer_Locality_write = 0.126421
Bank_Level_Parallism = 8.295348
Bank_Level_Parallism_Col = 2.487866
Bank_Level_Parallism_Ready = 1.253949
write_to_read_ratio_blp_rw_average = 0.199237
GrpLevelPara = 2.058625 

BW Util details:
bwutil = 0.090584 
total_CMD = 3266491 
util_bw = 295892 
Wasted_Col = 571873 
Wasted_Row = 93681 
Idle = 2305045 

BW Util Bottlenecks: 
RCDc_limit = 846195 
RCDWRc_limit = 74618 
WTRc_limit = 328459 
RTWc_limit = 267047 
CCDLc_limit = 61856 
rwq = 0 
CCDLc_limit_alone = 41258 
WTRc_limit_alone = 318222 
RTWc_limit_alone = 256686 

Commands details: 
total_CMD = 3266491 
n_nop = 3085982 
Read = 59289 
Write = 0 
L2_Alloc = 0 
L2_WB = 14684 
n_act = 61188 
n_pre = 61172 
n_ref = 0 
n_req = 69232 
total_req = 73973 

Dual Bus Interface Util: 
issued_total_row = 122360 
issued_total_col = 73973 
Row_Bus_Util =  0.037459 
CoL_Bus_Util = 0.022646 
Either_Row_CoL_Bus_Util = 0.055261 
Issued_on_Two_Bus_Simul_Util = 0.004844 
issued_two_Eff = 0.087663 
queue_avg = 6.349945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.34995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3081417 n_act=62985 n_pre=62969 n_ref_event=0 n_req=72032 n_rd=61815 n_rd_L2_A=0 n_write=0 n_wr_bk=15107 bw_util=0.0942
n_activity=1061304 dram_eff=0.2899
bk0: 3706a 2761628i bk1: 3628a 2756558i bk2: 3837a 2738955i bk3: 3681a 2760093i bk4: 3746a 2753405i bk5: 3755a 2754591i bk6: 4007a 2718260i bk7: 3847a 2741871i bk8: 3857a 2739408i bk9: 3802a 2736830i bk10: 4333a 2689727i bk11: 4096a 2718177i bk12: 3984a 2713212i bk13: 3808a 2735656i bk14: 3972a 2714978i bk15: 3756a 2739051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125597
Row_Buffer_Locality_read = 0.124080
Row_Buffer_Locality_write = 0.134775
Bank_Level_Parallism = 8.883159
Bank_Level_Parallism_Col = 2.578006
Bank_Level_Parallism_Ready = 1.270462
write_to_read_ratio_blp_rw_average = 0.206502
GrpLevelPara = 2.106225 

BW Util details:
bwutil = 0.094195 
total_CMD = 3266491 
util_bw = 307688 
Wasted_Col = 572515 
Wasted_Row = 90130 
Idle = 2296158 

BW Util Bottlenecks: 
RCDc_limit = 859639 
RCDWRc_limit = 75109 
WTRc_limit = 340817 
RTWc_limit = 288399 
CCDLc_limit = 68229 
rwq = 0 
CCDLc_limit_alone = 45522 
WTRc_limit_alone = 329645 
RTWc_limit_alone = 276864 

Commands details: 
total_CMD = 3266491 
n_nop = 3081417 
Read = 61815 
Write = 0 
L2_Alloc = 0 
L2_WB = 15107 
n_act = 62985 
n_pre = 62969 
n_ref = 0 
n_req = 72032 
total_req = 76922 

Dual Bus Interface Util: 
issued_total_row = 125954 
issued_total_col = 76922 
Row_Bus_Util =  0.038559 
CoL_Bus_Util = 0.023549 
Either_Row_CoL_Bus_Util = 0.056658 
Issued_on_Two_Bus_Simul_Util = 0.005450 
issued_two_Eff = 0.096189 
queue_avg = 7.957738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.95774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3082517 n_act=62526 n_pre=62510 n_ref_event=0 n_req=71506 n_rd=61506 n_rd_L2_A=0 n_write=0 n_wr_bk=14877 bw_util=0.09354
n_activity=1057414 dram_eff=0.2889
bk0: 3779a 2738642i bk1: 3940a 2717200i bk2: 3755a 2748965i bk3: 3747a 2740903i bk4: 3827a 2741628i bk5: 3866a 2734534i bk6: 3678a 2759748i bk7: 4010a 2718602i bk8: 3824a 2735026i bk9: 4052a 2723832i bk10: 3597a 2756803i bk11: 4013a 2710524i bk12: 3785a 2738026i bk13: 4022a 2714270i bk14: 3631a 2753186i bk15: 3980a 2721591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125598
Row_Buffer_Locality_read = 0.123907
Row_Buffer_Locality_write = 0.136000
Bank_Level_Parallism = 8.936727
Bank_Level_Parallism_Col = 2.542109
Bank_Level_Parallism_Ready = 1.261314
write_to_read_ratio_blp_rw_average = 0.200788
GrpLevelPara = 2.093906 

BW Util details:
bwutil = 0.093535 
total_CMD = 3266491 
util_bw = 305532 
Wasted_Col = 569240 
Wasted_Row = 91938 
Idle = 2299781 

BW Util Bottlenecks: 
RCDc_limit = 854928 
RCDWRc_limit = 74276 
WTRc_limit = 330842 
RTWc_limit = 275544 
CCDLc_limit = 66299 
rwq = 0 
CCDLc_limit_alone = 44814 
WTRc_limit_alone = 320282 
RTWc_limit_alone = 264619 

Commands details: 
total_CMD = 3266491 
n_nop = 3082517 
Read = 61506 
Write = 0 
L2_Alloc = 0 
L2_WB = 14877 
n_act = 62526 
n_pre = 62510 
n_ref = 0 
n_req = 71506 
total_req = 76383 

Dual Bus Interface Util: 
issued_total_row = 125036 
issued_total_col = 76383 
Row_Bus_Util =  0.038278 
CoL_Bus_Util = 0.023384 
Either_Row_CoL_Bus_Util = 0.056322 
Issued_on_Two_Bus_Simul_Util = 0.005341 
issued_two_Eff = 0.094823 
queue_avg = 8.052016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.05202
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3080614 n_act=63166 n_pre=63150 n_ref_event=0 n_req=72055 n_rd=61764 n_rd_L2_A=0 n_write=0 n_wr_bk=15297 bw_util=0.09437
n_activity=1060362 dram_eff=0.2907
bk0: 3999a 2717551i bk1: 3803a 2731030i bk2: 3705a 2754553i bk3: 3889a 2729976i bk4: 3868a 2740558i bk5: 3860a 2729827i bk6: 3763a 2733785i bk7: 3710a 2755498i bk8: 3841a 2737663i bk9: 3842a 2731936i bk10: 3875a 2724145i bk11: 4040a 2709999i bk12: 3957a 2720668i bk13: 3997a 2715624i bk14: 3828a 2733233i bk15: 3787a 2737798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123364
Row_Buffer_Locality_read = 0.122482
Row_Buffer_Locality_write = 0.128656
Bank_Level_Parallism = 8.945724
Bank_Level_Parallism_Col = 2.563184
Bank_Level_Parallism_Ready = 1.266609
write_to_read_ratio_blp_rw_average = 0.202669
GrpLevelPara = 2.103133 

BW Util details:
bwutil = 0.094365 
total_CMD = 3266491 
util_bw = 308244 
Wasted_Col = 572779 
Wasted_Row = 90170 
Idle = 2295298 

BW Util Bottlenecks: 
RCDc_limit = 859642 
RCDWRc_limit = 76899 
WTRc_limit = 344668 
RTWc_limit = 282116 
CCDLc_limit = 66841 
rwq = 0 
CCDLc_limit_alone = 44535 
WTRc_limit_alone = 333477 
RTWc_limit_alone = 271001 

Commands details: 
total_CMD = 3266491 
n_nop = 3080614 
Read = 61764 
Write = 0 
L2_Alloc = 0 
L2_WB = 15297 
n_act = 63166 
n_pre = 63150 
n_ref = 0 
n_req = 72055 
total_req = 77061 

Dual Bus Interface Util: 
issued_total_row = 126316 
issued_total_col = 77061 
Row_Bus_Util =  0.038670 
CoL_Bus_Util = 0.023591 
Either_Row_CoL_Bus_Util = 0.056904 
Issued_on_Two_Bus_Simul_Util = 0.005357 
issued_two_Eff = 0.094148 
queue_avg = 7.650962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.65096
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3266491 n_nop=3076497 n_act=64591 n_pre=64575 n_ref_event=0 n_req=74953 n_rd=64736 n_rd_L2_A=0 n_write=0 n_wr_bk=15064 bw_util=0.09772
n_activity=1059730 dram_eff=0.3012
bk0: 3838a 2696008i bk1: 4215a 2657170i bk2: 3878a 2678857i bk3: 4034a 2664310i bk4: 3791a 2695923i bk5: 3924a 2687394i bk6: 3828a 2698334i bk7: 4118a 2663383i bk8: 4171a 2657984i bk9: 4160a 2661623i bk10: 3894a 2680905i bk11: 4461a 2638271i bk12: 4209a 2653778i bk13: 4055a 2668798i bk14: 4071a 2666515i bk15: 4089a 2656161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138247
Row_Buffer_Locality_read = 0.136184
Row_Buffer_Locality_write = 0.151316
Bank_Level_Parallism = 9.929276
Bank_Level_Parallism_Col = 2.639430
Bank_Level_Parallism_Ready = 1.282340
write_to_read_ratio_blp_rw_average = 0.208072
GrpLevelPara = 2.160741 

BW Util details:
bwutil = 0.097720 
total_CMD = 3266491 
util_bw = 319200 
Wasted_Col = 570911 
Wasted_Row = 84387 
Idle = 2291993 

BW Util Bottlenecks: 
RCDc_limit = 871523 
RCDWRc_limit = 73129 
WTRc_limit = 343551 
RTWc_limit = 303387 
CCDLc_limit = 70781 
rwq = 0 
CCDLc_limit_alone = 47173 
WTRc_limit_alone = 332493 
RTWc_limit_alone = 290837 

Commands details: 
total_CMD = 3266491 
n_nop = 3076497 
Read = 64736 
Write = 0 
L2_Alloc = 0 
L2_WB = 15064 
n_act = 64591 
n_pre = 64575 
n_ref = 0 
n_req = 74953 
total_req = 79800 

Dual Bus Interface Util: 
issued_total_row = 129166 
issued_total_col = 79800 
Row_Bus_Util =  0.039543 
CoL_Bus_Util = 0.024430 
Either_Row_CoL_Bus_Util = 0.058165 
Issued_on_Two_Bus_Simul_Util = 0.005808 
issued_two_Eff = 0.099856 
queue_avg = 10.705101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85172, Miss = 32434, Miss_rate = 0.381, Pending_hits = 559, Reservation_fails = 2499
L2_cache_bank[1]: Access = 86792, Miss = 32676, Miss_rate = 0.376, Pending_hits = 534, Reservation_fails = 4682
L2_cache_bank[2]: Access = 154285, Miss = 33277, Miss_rate = 0.216, Pending_hits = 583, Reservation_fails = 5856
L2_cache_bank[3]: Access = 84505, Miss = 32486, Miss_rate = 0.384, Pending_hits = 502, Reservation_fails = 967
L2_cache_bank[4]: Access = 86680, Miss = 33083, Miss_rate = 0.382, Pending_hits = 520, Reservation_fails = 3302
L2_cache_bank[5]: Access = 88777, Miss = 32820, Miss_rate = 0.370, Pending_hits = 533, Reservation_fails = 2887
L2_cache_bank[6]: Access = 86691, Miss = 33184, Miss_rate = 0.383, Pending_hits = 627, Reservation_fails = 2910
L2_cache_bank[7]: Access = 84032, Miss = 31672, Miss_rate = 0.377, Pending_hits = 528, Reservation_fails = 3098
L2_cache_bank[8]: Access = 87971, Miss = 32583, Miss_rate = 0.370, Pending_hits = 592, Reservation_fails = 2356
L2_cache_bank[9]: Access = 87910, Miss = 32671, Miss_rate = 0.372, Pending_hits = 551, Reservation_fails = 2375
L2_cache_bank[10]: Access = 89397, Miss = 32737, Miss_rate = 0.366, Pending_hits = 584, Reservation_fails = 1994
L2_cache_bank[11]: Access = 87712, Miss = 32434, Miss_rate = 0.370, Pending_hits = 592, Reservation_fails = 1378
L2_cache_bank[12]: Access = 86970, Miss = 32683, Miss_rate = 0.376, Pending_hits = 540, Reservation_fails = 2254
L2_cache_bank[13]: Access = 86977, Miss = 32028, Miss_rate = 0.368, Pending_hits = 544, Reservation_fails = 346
L2_cache_bank[14]: Access = 223575, Miss = 30978, Miss_rate = 0.139, Pending_hits = 400, Reservation_fails = 1912
L2_cache_bank[15]: Access = 85017, Miss = 30422, Miss_rate = 0.358, Pending_hits = 417, Reservation_fails = 2082
L2_cache_bank[16]: Access = 88190, Miss = 32502, Miss_rate = 0.369, Pending_hits = 501, Reservation_fails = 1984
L2_cache_bank[17]: Access = 86404, Miss = 31437, Miss_rate = 0.364, Pending_hits = 413, Reservation_fails = 3831
L2_cache_bank[18]: Access = 86333, Miss = 30940, Miss_rate = 0.358, Pending_hits = 467, Reservation_fails = 2323
L2_cache_bank[19]: Access = 85693, Miss = 32682, Miss_rate = 0.381, Pending_hits = 516, Reservation_fails = 2353
L2_cache_bank[20]: Access = 84999, Miss = 31896, Miss_rate = 0.375, Pending_hits = 417, Reservation_fails = 1979
L2_cache_bank[21]: Access = 86820, Miss = 31984, Miss_rate = 0.368, Pending_hits = 453, Reservation_fails = 2541
L2_cache_bank[22]: Access = 86416, Miss = 32736, Miss_rate = 0.379, Pending_hits = 615, Reservation_fails = 836
L2_cache_bank[23]: Access = 92264, Miss = 34119, Miss_rate = 0.370, Pending_hits = 765, Reservation_fails = 2238
L2_total_cache_accesses = 2289582
L2_total_cache_misses = 776464
L2_total_cache_miss_rate = 0.3391
L2_total_cache_pending_hits = 12753
L2_total_cache_reservation_fails = 58983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1364272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12753
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2128073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 161509
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 662
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 58315
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2289582
icnt_total_pkts_simt_to_mem=2289582
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2289582
Req_Network_cycles = 1273758
Req_Network_injected_packets_per_cycle =       1.7975 
Req_Network_conflicts_per_cycle =       2.3775
Req_Network_conflicts_per_cycle_util =       6.5974
Req_Bank_Level_Parallism =       4.9880
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.7858
Req_Network_out_buffer_full_per_cycle =       0.0009
Req_Network_out_buffer_avg_util =       4.6426

Reply_Network_injected_packets_num = 2289582
Reply_Network_cycles = 1273758
Reply_Network_injected_packets_per_cycle =        1.7975
Reply_Network_conflicts_per_cycle =        1.0126
Reply_Network_conflicts_per_cycle_util =       2.8005
Reply_Bank_Level_Parallism =       4.9710
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1457
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0599
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 13 sec (3673 sec)
gpgpu_simulation_rate = 3499 (inst/sec)
gpgpu_simulation_rate = 346 (cycle/sec)
gpgpu_silicon_slowdown = 3945086x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (445,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 414568
gpu_sim_insn = 13287789
gpu_ipc =      32.0521
gpu_tot_sim_cycle = 1688326
gpu_tot_sim_insn = 26139926
gpu_tot_ipc =      15.4827
gpu_tot_issued_cta = 811
gpu_occupancy = 72.8143% 
gpu_tot_occupancy = 59.6259% 
max_total_param_size = 0
gpu_stall_dramfull = 2194996
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.3797
partiton_level_parallism_total  =       2.6771
partiton_level_parallism_util =       6.4026
partiton_level_parallism_util_total  =       5.6136
L2_BW  =     234.9859 GB/Sec
L2_BW_total  =     116.9363 GB/Sec
gpu_total_sim_rate=4217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 156875, Miss = 133693, Miss_rate = 0.852, Pending_hits = 4988, Reservation_fails = 211542
	L1D_cache_core[1]: Access = 156870, Miss = 133340, Miss_rate = 0.850, Pending_hits = 5488, Reservation_fails = 219829
	L1D_cache_core[2]: Access = 153289, Miss = 130183, Miss_rate = 0.849, Pending_hits = 5264, Reservation_fails = 206273
	L1D_cache_core[3]: Access = 149298, Miss = 124509, Miss_rate = 0.834, Pending_hits = 5079, Reservation_fails = 207790
	L1D_cache_core[4]: Access = 158211, Miss = 133879, Miss_rate = 0.846, Pending_hits = 5427, Reservation_fails = 207992
	L1D_cache_core[5]: Access = 161429, Miss = 132454, Miss_rate = 0.821, Pending_hits = 5635, Reservation_fails = 196797
	L1D_cache_core[6]: Access = 146364, Miss = 117355, Miss_rate = 0.802, Pending_hits = 5033, Reservation_fails = 198038
	L1D_cache_core[7]: Access = 162534, Miss = 136373, Miss_rate = 0.839, Pending_hits = 5462, Reservation_fails = 208221
	L1D_cache_core[8]: Access = 152292, Miss = 126258, Miss_rate = 0.829, Pending_hits = 5525, Reservation_fails = 208124
	L1D_cache_core[9]: Access = 156014, Miss = 126030, Miss_rate = 0.808, Pending_hits = 5481, Reservation_fails = 197280
	L1D_cache_core[10]: Access = 159365, Miss = 132558, Miss_rate = 0.832, Pending_hits = 5195, Reservation_fails = 210601
	L1D_cache_core[11]: Access = 145104, Miss = 117890, Miss_rate = 0.812, Pending_hits = 4949, Reservation_fails = 199176
	L1D_cache_core[12]: Access = 158763, Miss = 132345, Miss_rate = 0.834, Pending_hits = 5169, Reservation_fails = 222449
	L1D_cache_core[13]: Access = 157055, Miss = 130887, Miss_rate = 0.833, Pending_hits = 5678, Reservation_fails = 214810
	L1D_cache_core[14]: Access = 163645, Miss = 135818, Miss_rate = 0.830, Pending_hits = 5822, Reservation_fails = 214947
	L1D_cache_core[15]: Access = 148511, Miss = 123282, Miss_rate = 0.830, Pending_hits = 5260, Reservation_fails = 195723
	L1D_cache_core[16]: Access = 143113, Miss = 117292, Miss_rate = 0.820, Pending_hits = 4896, Reservation_fails = 193148
	L1D_cache_core[17]: Access = 139323, Miss = 112341, Miss_rate = 0.806, Pending_hits = 4987, Reservation_fails = 167899
	L1D_cache_core[18]: Access = 149540, Miss = 124228, Miss_rate = 0.831, Pending_hits = 5094, Reservation_fails = 202769
	L1D_cache_core[19]: Access = 149207, Miss = 124420, Miss_rate = 0.834, Pending_hits = 5269, Reservation_fails = 202782
	L1D_cache_core[20]: Access = 145397, Miss = 122974, Miss_rate = 0.846, Pending_hits = 5180, Reservation_fails = 196597
	L1D_cache_core[21]: Access = 142782, Miss = 121358, Miss_rate = 0.850, Pending_hits = 5109, Reservation_fails = 201323
	L1D_cache_core[22]: Access = 152625, Miss = 128979, Miss_rate = 0.845, Pending_hits = 5476, Reservation_fails = 205408
	L1D_cache_core[23]: Access = 152857, Miss = 129367, Miss_rate = 0.846, Pending_hits = 5367, Reservation_fails = 208536
	L1D_cache_core[24]: Access = 160896, Miss = 137266, Miss_rate = 0.853, Pending_hits = 5768, Reservation_fails = 216764
	L1D_cache_core[25]: Access = 149889, Miss = 127370, Miss_rate = 0.850, Pending_hits = 5189, Reservation_fails = 213265
	L1D_cache_core[26]: Access = 152972, Miss = 127738, Miss_rate = 0.835, Pending_hits = 5304, Reservation_fails = 230578
	L1D_cache_core[27]: Access = 158172, Miss = 133564, Miss_rate = 0.844, Pending_hits = 5538, Reservation_fails = 220720
	L1D_cache_core[28]: Access = 142718, Miss = 119040, Miss_rate = 0.834, Pending_hits = 4992, Reservation_fails = 204516
	L1D_cache_core[29]: Access = 141458, Miss = 117627, Miss_rate = 0.832, Pending_hits = 4572, Reservation_fails = 211565
	L1D_total_cache_accesses = 4566568
	L1D_total_cache_misses = 3810418
	L1D_total_cache_miss_rate = 0.8344
	L1D_total_cache_pending_hits = 158196
	L1D_total_cache_reservation_fails = 6195462
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3448224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6194639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 158196
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 97213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4307939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 258629

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 11143
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 349910
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5833586
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 786
ctas_completed 811, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4689, 5110, 4808, 4739, 4334, 5341, 5119, 5563, 3207, 4096, 4781, 3847, 5301, 4380, 3676, 4610, 4564, 5298, 4847, 3587, 3309, 4538, 4672, 4690, 2600, 3304, 2485, 2845, 2671, 2871, 4059, 3040, 
gpgpu_n_tot_thrd_icount = 122756256
gpgpu_n_tot_w_icount = 3836133
gpgpu_n_stall_shd_mem = 4031539
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4261210
gpgpu_n_mem_write_global = 258629
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5611423
gpgpu_n_store_insn = 347114
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1659904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3474861
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 556678
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4700460	W0_Idle:16489882	W0_Scoreboard:86173505	W1:1194337	W2:524051	W3:363210	W4:257399	W5:187147	W6:135616	W7:97807	W8:77943	W9:61001	W10:49721	W11:44499	W12:42549	W13:40620	W14:40691	W15:40075	W16:38111	W17:37636	W18:35307	W19:37196	W20:42496	W21:41065	W22:37865	W23:37502	W24:29709	W25:23380	W26:19370	W27:17700	W28:16045	W29:14725	W30:10759	W31:6196	W32:234405
single_issue_nums: WS0:955416	WS1:945230	WS2:958517	WS3:976970	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28483496 {8:3560437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10345160 {40:258629,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28030920 {40:700773,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142417480 {40:3560437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2069032 {8:258629,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28030920 {40:700773,}
maxmflatency = 8529 
max_icnt2mem_latency = 4839 
maxmrqlatency = 4317 
max_icnt2sh_latency = 101 
averagemflatency = 635 
avg_icnt2mem_latency = 170 
avg_mrq_latency = 167 
avg_icnt2sh_latency = 3 
mrq_lat_table:450504 	10619 	22461 	48785 	93859 	146439 	228219 	340924 	363620 	118509 	1910 	212 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1777091 	1140810 	913487 	441845 	219711 	26891 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	289613 	86517 	51459 	38447 	2481395 	380306 	384039 	398693 	264772 	124287 	20286 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3468641 	680607 	267841 	88341 	13733 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	861 	449 	198 	64 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        38        31        33        64        64        44        64        11        16         8         7         8         8        25        42 
dram[1]:        64        41        29        48        64        64        64        64        20        20        13         6         8         8        39        48 
dram[2]:        41        64        31        44        64        41        57        60        21        20         8         8        10         9        47        48 
dram[3]:        48        64        44        28        64        54        56        60        20        20        11         8         5         9        40        36 
dram[4]:        46        42        36        38        64        62        64        64        16        20         8         8        11         6        44        40 
dram[5]:        64        39        44        44        42        39        64        65        17        21        14         8         6         8        50        52 
dram[6]:        38        49        44        44        42        64        60        64        12        16         8         8         8         6        42        45 
dram[7]:        64        53        44        44        37        64        64        64        11        17        15         6         9         6        52        47 
dram[8]:        29        64        23        24        64        64        64        60        14        18         9         8         7        15        52        44 
dram[9]:        40        57        37        44        64        53        38        64        12        16         7         8         8        18        46        52 
dram[10]:        43        59        44        44        42        45        64        64        17        17         8        10         7         7        48        52 
dram[11]:        28        32        44        44        53        51        64        60        16        16         5         8         5         7        37        46 
maximum service time to same row:
dram[0]:     49800     36174     56167     28638     25462     37673     47107     27110     37634     39470     76211     48225     52595     65641     33880     26910 
dram[1]:     17027     58146     26766     82636     90254     42602     27636     23774     97764     59902     23470     53348    103951     21695     77283     68844 
dram[2]:     38849     61818     38053     74407     34314     68648     30953     38347     65287     32405     77505     32535     67751     94418     25153     39248 
dram[3]:     40849     58145     37362     79927     64354     71239     95377    102848     76495     32972     41092     47515     69564     29157     45708     72892 
dram[4]:     67549     79081     31463     54372     93177     38241    120487     35716     37273     29986     26394    104810     43288     21628     71228     78018 
dram[5]:     20554     60986     43777     80644     56112     44276     39459    107135     59860     22401     38197     15240     28474     68722     90492     38932 
dram[6]:     17468     23013     68558     66464     49964     94856     42855     59398     63407     92624     66116     37052     21235     56954     77904     53369 
dram[7]:     90889     74945     61581     82952     32890     44597     91012    100958     56184     39218     23253     50723     89180     44842     68572     35679 
dram[8]:     72390     42419     26631     49991     83690     86190     68825     25712     42497     76574    110426     80830     42230    105866     94380     64957 
dram[9]:     42373     85024     39718     64016     50664     80995     38299     88929     53893     75175     29819     45686     59821     89386     85514     86428 
dram[10]:     22746     71600     42857     51001     25201     39427     65874     83684     50869     43620     67208     29419     54838     45678    102378     48002 
dram[11]:     45565     77136     61721     42786     92117     48364     28041     45927     38911     47015     39874     87349     70208    121476     53820     24808 
average row accesses per activate:
dram[0]:  1.165420  1.158260  1.157600  1.160908  1.168596  1.142700  1.165747  1.160094  1.151377  1.165117  1.191389  1.176521  1.171401  1.180088  1.180316  1.178195 
dram[1]:  1.155067  1.148673  1.157836  1.144629  1.161459  1.158012  1.151269  1.162080  1.182510  1.163055  1.176547  1.179033  1.149775  1.151243  1.156792  1.151325 
dram[2]:  1.135874  1.151159  1.134319  1.131544  1.156374  1.152358  1.139902  1.151057  1.145813  1.164275  1.175781  1.164789  1.166647  1.172292  1.154723  1.144801 
dram[3]:  1.159661  1.173956  1.149079  1.132335  1.152769  1.167585  1.167594  1.145622  1.171269  1.163961  1.192452  1.202978  1.169339  1.189812  1.168754  1.147997 
dram[4]:  1.132840  1.156343  1.150117  1.158587  1.160651  1.137451  1.161729  1.157551  1.167177  1.178563  1.168942  1.177239  1.170835  1.157482  1.156718  1.149608 
dram[5]:  1.182522  1.167228  1.152412  1.151713  1.175445  1.177166  1.165332  1.151851  1.169255  1.153668  1.225457  1.158392  1.176053  1.179748  1.158308  1.174237 
dram[6]:  1.163690  1.161339  1.167032  1.174333  1.156556  1.162227  1.170247  1.164637  1.191213  1.163223  1.166117  1.206905  1.180205  1.175039  1.172784  1.173645 
dram[7]:  1.145179  1.154468  1.137779  1.142004  1.158494  1.140328  1.130242  1.151234  1.135720  1.165493  1.165249  1.144813  1.146442  1.170545  1.156399  1.143464 
dram[8]:  1.145165  1.143697  1.133358  1.146082  1.136927  1.144170  1.164130  1.150602  1.157888  1.135189  1.185620  1.180820  1.152768  1.159387  1.151946  1.144250 
dram[9]:  1.152085  1.155179  1.156882  1.157031  1.160108  1.150395  1.146765  1.174976  1.162299  1.176195  1.146612  1.172670  1.160256  1.170013  1.158108  1.176021 
dram[10]:  1.150292  1.156846  1.150411  1.159356  1.160416  1.164952  1.143534  1.151211  1.155700  1.154648  1.178766  1.193610  1.156156  1.160535  1.157359  1.158684 
dram[11]:  1.143367  1.168567  1.138650  1.152010  1.140611  1.146567  1.141855  1.168005  1.166869  1.161275  1.145690  1.195209  1.174554  1.152481  1.155449  1.164717 
average row locality = 1826083/1573362 = 1.160625
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8090      8252      8255      8205      8523      8059      8274      8139      8122      8252      8705      8407      8444      8778      8621      8539 
dram[1]:      8244      8267      8172      8109      8120      8104      8113      8258      8798      8238      8664      8650      8120      8193      8120      8267 
dram[2]:      7959      8222      7801      8070      8120      8322      7824      8143      8195      8443      8538      8297      8602      8889      8180      8174 
dram[3]:      8333      8246      8040      7934      8200      8293      8590      7874      8525      8099      8834      8552      8647      8731      8427      7753 
dram[4]:      7740      8083      8184      8291      8221      7795      8334      8427      8305      8533      8312      8658      8582      8460      8031      7997 
dram[5]:      8366      8163      8081      8156      8383      8463      8381      8044      8285      8240      9237      8176      8604      8505      8202      8194 
dram[6]:      8248      8063      8336      8483      8108      8061      8267      8333      8803      8297      8288      8857      8677      8387      8336      8274 
dram[7]:      8004      7902      7855      8016      8421      7679      7768      7980      7900      8307      8363      7901      8151      8295      8023      7924 
dram[8]:      7903      7713      8008      7835      7728      8109      8245      8019      8262      7859      8851      8403      8411      8193      8285      7920 
dram[9]:      8073      8225      8050      8004      8215      8117      7885      8608      8237      8500      7984      8592      8269      8534      7877      8430 
dram[10]:      8254      8256      8066      8224      8169      8330      7939      7967      8112      8250      8577      8620      8322      8451      8135      8277 
dram[11]:      8070      8611      7846      8260      7807      8111      7899      8452      8347      8496      7997      8997      8607      8263      8172      8434 
total dram reads = 1584361
bank skew: 9237/7679 = 1.20
chip skew: 133818/128489 = 1.04
number of total write accesses:
dram[0]:      1733      1747      1684      1660      1845      1795      1763      1737      1730      1761      1912      1762      1833      1907      1815      1841 
dram[1]:      1753      1727      1662      1666      1716      1748      1733      1868      1846      1774      1837      1944      1843      1766      1724      1764 
dram[2]:      1706      1672      1617      1644      1803      1779      1728      1735      1683      1822      1897      1847      1863      1930      1768      1783 
dram[3]:      1751      1744      1662      1639      1789      1818      1790      1696      1813      1703      1839      1943      1833      1904      1781      1774 
dram[4]:      1582      1744      1671      1675      1804      1686      1779      1866      1769      1861      1754      1860      1891      1800      1759      1777 
dram[5]:      1775      1725      1652      1645      1756      1880      1761      1717      1783      1719      1999      1749      1817      1857      1762      1819 
dram[6]:      1734      1718      1702      1726      1742      1697      1798      1759      1823      1791      1796      1917      1891      1809      1838      1804 
dram[7]:      1718      1731      1685      1600      1849      1724      1637      1751      1706      1829      1868      1665      1832      1825      1725      1774 
dram[8]:      1665      1689      1623      1667      1675      1800      1828      1805      1848      1761      1897      1956      1885      1855      1824      1776 
dram[9]:      1725      1723      1685      1594      1840      1705      1693      1787      1725      1826      1793      1856      1828      1840      1752      1784 
dram[10]:      1692      1712      1657      1689      1781      1860      1772      1710      1814      1790      1982      1910      1799      1874      1831      1744 
dram[11]:      1719      1752      1642      1642      1689      1738      1740      1825      1796      1799      1763      1895      1887      1784      1748      1746 
total dram writes = 340302
bank skew: 1999/1582 = 1.26
chip skew: 28617/27919 = 1.03
average mf latency per bank:
dram[0]:       1367      1349      1325      1387      1426      1363      1326      1376      1367      1376      1382      1365      1423      1377      1433      1408
dram[1]:       1786      1351      1606      1337      1612      1398      1504      1350      8536      1394      1631      1407      1501      1324      1658      1363
dram[2]:       1295      1353      1382      1296      1402      1325      1303      1314      1340      1382      1285      1358      1358      1304      1364      1426
dram[3]:       1477      1370      1485      1307      1523      1396      1487      1346      1490      1354      1632      1383      1536      1426      1624      1377
dram[4]:       1428      1472      1391      1460      1419      1449      1338      1395      1412      1513      1394      1496      1377      1452      1423      1438
dram[5]:       1694      1506      1686      1472      1777      1523      1643      1425      1571      1467      1771      1474      1606      1446      1691      1520
dram[6]:       1585      1434      1642      1473      1605      1529      1635      1459      1671      1466      1593      1529      1601      1480      1678      1483
dram[7]:       1224      1249      6133      1282      1252      1246      1205      1345      1217      1333      1241      1270      1210      1277      1335      1287
dram[8]:       1354      1212      1420      1298      1387      1267      1372      1239      1353      1226      1362      1357      1281      1241      1364      1380
dram[9]:       1427      1458      1467      1552      1430      1489      1496      1556      1497      1538      1370      1463      1438      1493      1478      1522
dram[10]:       1261      1478      1289      1525      1261      1476      1232      1465      1266      1440      1292      1488      1281      1412      1277      1493
dram[11]:       1294      1577      1310      1544      1339      1657      1274      1545      1418      1550      1288      1705      1327      1618      1362      1620
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5409      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5654      5298      5826      5589      6103      5385      5539      5412      6055      5741      5700      5588      5625
dram[4]:       6045      6783      5860      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5466      5698      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5249      8529      5292      6331      5544      5759      5270      6040      5371      6398      5268
dram[7]:       5589      6224      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5394      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6007      7001      6118      6646      5955      6179      5905      6740      5405      6319      6181      6277      5508      6482
dram[10]:       6416      6990      5911      6445      5670      6500      5702      6451      5614      5880      6103      6333      6040      6311      6251      6531
dram[11]:       4924      6530      5226      6173      7439      6343      4886      6629      5065      6609      5203      6674      5176      6451      5157      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3945227 n_act=132042 n_pre=132026 n_ref_event=0 n_req=154126 n_rd=133665 n_rd_L2_A=0 n_write=0 n_wr_bk=28525 bw_util=0.1498
n_activity=1951315 dram_eff=0.3325
bk0: 8090a 3108961i bk1: 8252a 3078985i bk2: 8255a 3093416i bk3: 8205a 3089195i bk4: 8523a 3064392i bk5: 8059a 3103475i bk6: 8274a 3102822i bk7: 8139a 3112380i bk8: 8122a 3099792i bk9: 8252a 3091261i bk10: 8705a 3049168i bk11: 8407a 3072684i bk12: 8444a 3048344i bk13: 8778a 3020706i bk14: 8621a 3052834i bk15: 8539a 3049147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143298
Row_Buffer_Locality_read = 0.141555
Row_Buffer_Locality_write = 0.154685
Bank_Level_Parallism = 10.962044
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.278074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149842 
total_CMD = 4329636 
util_bw = 648760 
Wasted_Col = 1093492 
Wasted_Row = 107029 
Idle = 2480355 

BW Util Bottlenecks: 
RCDc_limit = 1752352 
RCDWRc_limit = 142340 
WTRc_limit = 702242 
RTWc_limit = 651843 
CCDLc_limit = 146466 
rwq = 0 
CCDLc_limit_alone = 97611 
WTRc_limit_alone = 680480 
RTWc_limit_alone = 624750 

Commands details: 
total_CMD = 4329636 
n_nop = 3945227 
Read = 133665 
Write = 0 
L2_Alloc = 0 
L2_WB = 28525 
n_act = 132042 
n_pre = 132026 
n_ref = 0 
n_req = 154126 
total_req = 162190 

Dual Bus Interface Util: 
issued_total_row = 264068 
issued_total_col = 162190 
Row_Bus_Util =  0.060991 
CoL_Bus_Util = 0.037460 
Either_Row_CoL_Bus_Util = 0.088786 
Issued_on_Two_Bus_Simul_Util = 0.009666 
issued_two_Eff = 0.108866 
queue_avg = 16.338686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3946872 n_act=131609 n_pre=131593 n_ref_event=0 n_req=152598 n_rd=132437 n_rd_L2_A=0 n_write=0 n_wr_bk=28371 bw_util=0.1486
n_activity=1942458 dram_eff=0.3311
bk0: 8244a 3118792i bk1: 8267a 3107867i bk2: 8172a 3132401i bk3: 8109a 3120005i bk4: 8120a 3138718i bk5: 8104a 3132048i bk6: 8113a 3125951i bk7: 8258a 3107696i bk8: 8798a 3062322i bk9: 8238a 3107573i bk10: 8664a 3061908i bk11: 8650a 3073595i bk12: 8120a 3103841i bk13: 8193a 3100594i bk14: 8120a 3132403i bk15: 8267a 3099743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137544
Row_Buffer_Locality_read = 0.135921
Row_Buffer_Locality_write = 0.148207
Bank_Level_Parallism = 10.725992
Bank_Level_Parallism_Col = 2.737056
Bank_Level_Parallism_Ready = 1.274297
write_to_read_ratio_blp_rw_average = 0.211453
GrpLevelPara = 2.230398 

BW Util details:
bwutil = 0.148565 
total_CMD = 4329636 
util_bw = 643232 
Wasted_Col = 1095314 
Wasted_Row = 105284 
Idle = 2485806 

BW Util Bottlenecks: 
RCDc_limit = 1756782 
RCDWRc_limit = 141530 
WTRc_limit = 702767 
RTWc_limit = 636284 
CCDLc_limit = 145465 
rwq = 0 
CCDLc_limit_alone = 97092 
WTRc_limit_alone = 680851 
RTWc_limit_alone = 609827 

Commands details: 
total_CMD = 4329636 
n_nop = 3946872 
Read = 132437 
Write = 0 
L2_Alloc = 0 
L2_WB = 28371 
n_act = 131609 
n_pre = 131593 
n_ref = 0 
n_req = 152598 
total_req = 160808 

Dual Bus Interface Util: 
issued_total_row = 263202 
issued_total_col = 160808 
Row_Bus_Util =  0.060791 
CoL_Bus_Util = 0.037141 
Either_Row_CoL_Bus_Util = 0.088406 
Issued_on_Two_Bus_Simul_Util = 0.009526 
issued_two_Eff = 0.107758 
queue_avg = 15.235485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3947056 n_act=131712 n_pre=131696 n_ref_event=0 n_req=151846 n_rd=131779 n_rd_L2_A=0 n_write=0 n_wr_bk=28277 bw_util=0.1479
n_activity=1951336 dram_eff=0.3281
bk0: 7959a 3163083i bk1: 8222a 3150449i bk2: 7801a 3182756i bk3: 8070a 3167542i bk4: 8120a 3150612i bk5: 8322a 3134129i bk6: 7824a 3176341i bk7: 8143a 3155711i bk8: 8195a 3138277i bk9: 8443a 3110282i bk10: 8538a 3089895i bk11: 8297a 3118902i bk12: 8602a 3094456i bk13: 8889a 3067711i bk14: 8180a 3139509i bk15: 8174a 3144176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132601
Row_Buffer_Locality_read = 0.131667
Row_Buffer_Locality_write = 0.138735
Bank_Level_Parallism = 10.431396
Bank_Level_Parallism_Col = 2.703171
Bank_Level_Parallism_Ready = 1.270978
write_to_read_ratio_blp_rw_average = 0.207482
GrpLevelPara = 2.206089 

BW Util details:
bwutil = 0.147870 
total_CMD = 4329636 
util_bw = 640224 
Wasted_Col = 1104649 
Wasted_Row = 106495 
Idle = 2478268 

BW Util Bottlenecks: 
RCDc_limit = 1764577 
RCDWRc_limit = 143680 
WTRc_limit = 704156 
RTWc_limit = 621788 
CCDLc_limit = 144949 
rwq = 0 
CCDLc_limit_alone = 97168 
WTRc_limit_alone = 682084 
RTWc_limit_alone = 596079 

Commands details: 
total_CMD = 4329636 
n_nop = 3947056 
Read = 131779 
Write = 0 
L2_Alloc = 0 
L2_WB = 28277 
n_act = 131712 
n_pre = 131696 
n_ref = 0 
n_req = 151846 
total_req = 160056 

Dual Bus Interface Util: 
issued_total_row = 263408 
issued_total_col = 160056 
Row_Bus_Util =  0.060838 
CoL_Bus_Util = 0.036968 
Either_Row_CoL_Bus_Util = 0.088363 
Issued_on_Two_Bus_Simul_Util = 0.009443 
issued_two_Eff = 0.106864 
queue_avg = 13.818932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3947350 n_act=131501 n_pre=131485 n_ref_event=0 n_req=153361 n_rd=133078 n_rd_L2_A=0 n_write=0 n_wr_bk=28479 bw_util=0.1493
n_activity=1955552 dram_eff=0.3305
bk0: 8333a 3094206i bk1: 8246a 3109962i bk2: 8040a 3135024i bk3: 7934a 3125151i bk4: 8200a 3104434i bk5: 8293a 3084562i bk6: 8590a 3051406i bk7: 7874a 3144352i bk8: 8525a 3067097i bk9: 8099a 3111917i bk10: 8834a 3034326i bk11: 8552a 3067372i bk12: 8647a 3054584i bk13: 8731a 3050080i bk14: 8427a 3082405i bk15: 7753a 3156862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142540
Row_Buffer_Locality_read = 0.141323
Row_Buffer_Locality_write = 0.150520
Bank_Level_Parallism = 10.823023
Bank_Level_Parallism_Col = 2.750355
Bank_Level_Parallism_Ready = 1.277340
write_to_read_ratio_blp_rw_average = 0.212828
GrpLevelPara = 2.238182 

BW Util details:
bwutil = 0.149257 
total_CMD = 4329636 
util_bw = 646228 
Wasted_Col = 1094583 
Wasted_Row = 110337 
Idle = 2478488 

BW Util Bottlenecks: 
RCDc_limit = 1747658 
RCDWRc_limit = 143266 
WTRc_limit = 701513 
RTWc_limit = 649867 
CCDLc_limit = 147829 
rwq = 0 
CCDLc_limit_alone = 98563 
WTRc_limit_alone = 679591 
RTWc_limit_alone = 622523 

Commands details: 
total_CMD = 4329636 
n_nop = 3947350 
Read = 133078 
Write = 0 
L2_Alloc = 0 
L2_WB = 28479 
n_act = 131501 
n_pre = 131485 
n_ref = 0 
n_req = 153361 
total_req = 161557 

Dual Bus Interface Util: 
issued_total_row = 262986 
issued_total_col = 161557 
Row_Bus_Util =  0.060741 
CoL_Bus_Util = 0.037314 
Either_Row_CoL_Bus_Util = 0.088295 
Issued_on_Two_Bus_Simul_Util = 0.009760 
issued_two_Eff = 0.110538 
queue_avg = 16.147167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1472
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3948287 n_act=131160 n_pre=131144 n_ref_event=0 n_req=152026 n_rd=131953 n_rd_L2_A=0 n_write=0 n_wr_bk=28278 bw_util=0.148
n_activity=1948799 dram_eff=0.3289
bk0: 7740a 3181097i bk1: 8083a 3136017i bk2: 8184a 3134384i bk3: 8291a 3120928i bk4: 8221a 3134445i bk5: 7795a 3179577i bk6: 8334a 3119515i bk7: 8427a 3090735i bk8: 8305a 3121765i bk9: 8533a 3089251i bk10: 8312a 3089653i bk11: 8658a 3066402i bk12: 8582a 3066660i bk13: 8460a 3097917i bk14: 8031a 3136814i bk15: 7997a 3154841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137253
Row_Buffer_Locality_read = 0.136261
Row_Buffer_Locality_write = 0.143775
Bank_Level_Parallism = 10.599766
Bank_Level_Parallism_Col = 2.727839
Bank_Level_Parallism_Ready = 1.274598
write_to_read_ratio_blp_rw_average = 0.210732
GrpLevelPara = 2.225961 

BW Util details:
bwutil = 0.148032 
total_CMD = 4329636 
util_bw = 640924 
Wasted_Col = 1097019 
Wasted_Row = 109510 
Idle = 2482183 

BW Util Bottlenecks: 
RCDc_limit = 1752549 
RCDWRc_limit = 142249 
WTRc_limit = 697510 
RTWc_limit = 637649 
CCDLc_limit = 144222 
rwq = 0 
CCDLc_limit_alone = 96317 
WTRc_limit_alone = 675958 
RTWc_limit_alone = 611296 

Commands details: 
total_CMD = 4329636 
n_nop = 3948287 
Read = 131953 
Write = 0 
L2_Alloc = 0 
L2_WB = 28278 
n_act = 131160 
n_pre = 131144 
n_ref = 0 
n_req = 152026 
total_req = 160231 

Dual Bus Interface Util: 
issued_total_row = 262304 
issued_total_col = 160231 
Row_Bus_Util =  0.060583 
CoL_Bus_Util = 0.037008 
Either_Row_CoL_Bus_Util = 0.088079 
Issued_on_Two_Bus_Simul_Util = 0.009513 
issued_two_Eff = 0.108001 
queue_avg = 14.807160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3946929 n_act=131262 n_pre=131246 n_ref_event=0 n_req=153603 n_rd=133480 n_rd_L2_A=0 n_write=0 n_wr_bk=28416 bw_util=0.1496
n_activity=1949470 dram_eff=0.3322
bk0: 8366a 3065632i bk1: 8163a 3106181i bk2: 8081a 3105713i bk3: 8156a 3103463i bk4: 8383a 3091350i bk5: 8463a 3061604i bk6: 8381a 3089387i bk7: 8044a 3120460i bk8: 8285a 3096410i bk9: 8240a 3087850i bk10: 9237a 2995451i bk11: 8176a 3088475i bk12: 8604a 3052882i bk13: 8505a 3074967i bk14: 8202a 3093320i bk15: 8194a 3094448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145453
Row_Buffer_Locality_read = 0.143827
Row_Buffer_Locality_write = 0.156239
Bank_Level_Parallism = 10.934497
Bank_Level_Parallism_Col = 2.752754
Bank_Level_Parallism_Ready = 1.281860
write_to_read_ratio_blp_rw_average = 0.212445
GrpLevelPara = 2.243481 

BW Util details:
bwutil = 0.149570 
total_CMD = 4329636 
util_bw = 647584 
Wasted_Col = 1088735 
Wasted_Row = 109502 
Idle = 2483815 

BW Util Bottlenecks: 
RCDc_limit = 1742758 
RCDWRc_limit = 140072 
WTRc_limit = 694901 
RTWc_limit = 645284 
CCDLc_limit = 147133 
rwq = 0 
CCDLc_limit_alone = 98119 
WTRc_limit_alone = 673379 
RTWc_limit_alone = 617792 

Commands details: 
total_CMD = 4329636 
n_nop = 3946929 
Read = 133480 
Write = 0 
L2_Alloc = 0 
L2_WB = 28416 
n_act = 131262 
n_pre = 131246 
n_ref = 0 
n_req = 153603 
total_req = 161896 

Dual Bus Interface Util: 
issued_total_row = 262508 
issued_total_col = 161896 
Row_Bus_Util =  0.060631 
CoL_Bus_Util = 0.037393 
Either_Row_CoL_Bus_Util = 0.088392 
Issued_on_Two_Bus_Simul_Util = 0.009631 
issued_two_Eff = 0.108953 
queue_avg = 16.479698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3947250 n_act=131482 n_pre=131466 n_ref_event=0 n_req=154095 n_rd=133818 n_rd_L2_A=0 n_write=0 n_wr_bk=28545 bw_util=0.15
n_activity=1942311 dram_eff=0.3344
bk0: 8248a 3091298i bk1: 8063a 3116638i bk2: 8336a 3083438i bk3: 8483a 3063463i bk4: 8108a 3111264i bk5: 8061a 3118784i bk6: 8267a 3086799i bk7: 8333a 3076491i bk8: 8803a 3035017i bk9: 8297a 3075715i bk10: 8288a 3088717i bk11: 8857a 3037736i bk12: 8677a 3032246i bk13: 8387a 3061434i bk14: 8336a 3072746i bk15: 8274a 3085685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146760
Row_Buffer_Locality_read = 0.144794
Row_Buffer_Locality_write = 0.159738
Bank_Level_Parallism = 11.013018
Bank_Level_Parallism_Col = 2.779054
Bank_Level_Parallism_Ready = 1.285027
write_to_read_ratio_blp_rw_average = 0.216457
GrpLevelPara = 2.251579 

BW Util details:
bwutil = 0.150002 
total_CMD = 4329636 
util_bw = 649452 
Wasted_Col = 1086339 
Wasted_Row = 104914 
Idle = 2488931 

BW Util Bottlenecks: 
RCDc_limit = 1740895 
RCDWRc_limit = 140710 
WTRc_limit = 699280 
RTWc_limit = 660112 
CCDLc_limit = 150261 
rwq = 0 
CCDLc_limit_alone = 99542 
WTRc_limit_alone = 677001 
RTWc_limit_alone = 631672 

Commands details: 
total_CMD = 4329636 
n_nop = 3947250 
Read = 133818 
Write = 0 
L2_Alloc = 0 
L2_WB = 28545 
n_act = 131482 
n_pre = 131466 
n_ref = 0 
n_req = 154095 
total_req = 162363 

Dual Bus Interface Util: 
issued_total_row = 262948 
issued_total_col = 162363 
Row_Bus_Util =  0.060732 
CoL_Bus_Util = 0.037500 
Either_Row_CoL_Bus_Util = 0.088318 
Issued_on_Two_Bus_Simul_Util = 0.009914 
issued_two_Eff = 0.112256 
queue_avg = 16.648153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6482
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3954650 n_act=129027 n_pre=129011 n_ref_event=0 n_req=148302 n_rd=128489 n_rd_L2_A=0 n_write=0 n_wr_bk=27919 bw_util=0.1445
n_activity=1942213 dram_eff=0.3221
bk0: 8004a 3196764i bk1: 7902a 3196304i bk2: 7855a 3203568i bk3: 8016a 3189946i bk4: 8421a 3147183i bk5: 7679a 3218250i bk6: 7768a 3203678i bk7: 7980a 3195442i bk8: 7900a 3195161i bk9: 8307a 3149626i bk10: 8363a 3128019i bk11: 7901a 3197788i bk12: 8151a 3161311i bk13: 8295a 3163706i bk14: 8023a 3186073i bk15: 7924a 3195004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129971
Row_Buffer_Locality_read = 0.128206
Row_Buffer_Locality_write = 0.141422
Bank_Level_Parallism = 10.093816
Bank_Level_Parallism_Col = 2.670455
Bank_Level_Parallism_Ready = 1.265794
write_to_read_ratio_blp_rw_average = 0.208044
GrpLevelPara = 2.189216 

BW Util details:
bwutil = 0.144500 
total_CMD = 4329636 
util_bw = 625632 
Wasted_Col = 1099857 
Wasted_Row = 113812 
Idle = 2490335 

BW Util Bottlenecks: 
RCDc_limit = 1740002 
RCDWRc_limit = 141952 
WTRc_limit = 683646 
RTWc_limit = 610759 
CCDLc_limit = 138433 
rwq = 0 
CCDLc_limit_alone = 92674 
WTRc_limit_alone = 662874 
RTWc_limit_alone = 585772 

Commands details: 
total_CMD = 4329636 
n_nop = 3954650 
Read = 128489 
Write = 0 
L2_Alloc = 0 
L2_WB = 27919 
n_act = 129027 
n_pre = 129011 
n_ref = 0 
n_req = 148302 
total_req = 156408 

Dual Bus Interface Util: 
issued_total_row = 258038 
issued_total_col = 156408 
Row_Bus_Util =  0.059598 
CoL_Bus_Util = 0.036125 
Either_Row_CoL_Bus_Util = 0.086609 
Issued_on_Two_Bus_Simul_Util = 0.009114 
issued_two_Eff = 0.105231 
queue_avg = 13.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0009
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3951406 n_act=130157 n_pre=130141 n_ref_event=0 n_req=149978 n_rd=129744 n_rd_L2_A=0 n_write=0 n_wr_bk=28554 bw_util=0.1462
n_activity=1949902 dram_eff=0.3247
bk0: 7903a 3212268i bk1: 7713a 3214764i bk2: 8008a 3192502i bk3: 7835a 3207848i bk4: 7728a 3226753i bk5: 8109a 3180469i bk6: 8245a 3141101i bk7: 8019a 3188949i bk8: 8262a 3162182i bk9: 7859a 3195266i bk10: 8851a 3103253i bk11: 8403a 3140534i bk12: 8411a 3122073i bk13: 8193a 3161462i bk14: 8285a 3152520i bk15: 7920a 3185992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132159
Row_Buffer_Locality_read = 0.130573
Row_Buffer_Locality_write = 0.142335
Bank_Level_Parallism = 10.138686
Bank_Level_Parallism_Col = 2.700534
Bank_Level_Parallism_Ready = 1.271772
write_to_read_ratio_blp_rw_average = 0.211007
GrpLevelPara = 2.201048 

BW Util details:
bwutil = 0.146246 
total_CMD = 4329636 
util_bw = 633192 
Wasted_Col = 1101005 
Wasted_Row = 110931 
Idle = 2484508 

BW Util Bottlenecks: 
RCDc_limit = 1745645 
RCDWRc_limit = 144546 
WTRc_limit = 702515 
RTWc_limit = 624794 
CCDLc_limit = 143963 
rwq = 0 
CCDLc_limit_alone = 95976 
WTRc_limit_alone = 680191 
RTWc_limit_alone = 599131 

Commands details: 
total_CMD = 4329636 
n_nop = 3951406 
Read = 129744 
Write = 0 
L2_Alloc = 0 
L2_WB = 28554 
n_act = 130157 
n_pre = 130141 
n_ref = 0 
n_req = 149978 
total_req = 158298 

Dual Bus Interface Util: 
issued_total_row = 260298 
issued_total_col = 158298 
Row_Bus_Util =  0.060120 
CoL_Bus_Util = 0.036562 
Either_Row_CoL_Bus_Util = 0.087358 
Issued_on_Two_Bus_Simul_Util = 0.009323 
issued_two_Eff = 0.106723 
queue_avg = 13.390995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.391
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3949605 n_act=130560 n_pre=130544 n_ref_event=0 n_req=151597 n_rd=131600 n_rd_L2_A=0 n_write=0 n_wr_bk=28156 bw_util=0.1476
n_activity=1945884 dram_eff=0.3284
bk0: 8073a 3141221i bk1: 8225a 3116436i bk2: 8050a 3146654i bk3: 8004a 3146701i bk4: 8215a 3122709i bk5: 8117a 3136540i bk6: 7885a 3159523i bk7: 8608a 3082857i bk8: 8237a 3116940i bk9: 8500a 3104089i bk10: 7984a 3121824i bk11: 8592a 3072512i bk12: 8269a 3105917i bk13: 8534a 3086478i bk14: 7877a 3161271i bk15: 8430a 3106014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138776
Row_Buffer_Locality_read = 0.137333
Row_Buffer_Locality_write = 0.148272
Bank_Level_Parallism = 10.625463
Bank_Level_Parallism_Col = 2.713130
Bank_Level_Parallism_Ready = 1.272174
write_to_read_ratio_blp_rw_average = 0.209496
GrpLevelPara = 2.217999 

BW Util details:
bwutil = 0.147593 
total_CMD = 4329636 
util_bw = 639024 
Wasted_Col = 1092771 
Wasted_Row = 110658 
Idle = 2487183 

BW Util Bottlenecks: 
RCDc_limit = 1743677 
RCDWRc_limit = 141577 
WTRc_limit = 690504 
RTWc_limit = 623804 
CCDLc_limit = 144353 
rwq = 0 
CCDLc_limit_alone = 97165 
WTRc_limit_alone = 669246 
RTWc_limit_alone = 597874 

Commands details: 
total_CMD = 4329636 
n_nop = 3949605 
Read = 131600 
Write = 0 
L2_Alloc = 0 
L2_WB = 28156 
n_act = 130560 
n_pre = 130544 
n_ref = 0 
n_req = 151597 
total_req = 159756 

Dual Bus Interface Util: 
issued_total_row = 261104 
issued_total_col = 159756 
Row_Bus_Util =  0.060306 
CoL_Bus_Util = 0.036898 
Either_Row_CoL_Bus_Util = 0.087774 
Issued_on_Two_Bus_Simul_Util = 0.009430 
issued_two_Eff = 0.107436 
queue_avg = 15.200234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2002
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3947831 n_act=131269 n_pre=131253 n_ref_event=0 n_req=152228 n_rd=131949 n_rd_L2_A=0 n_write=0 n_wr_bk=28617 bw_util=0.1483
n_activity=1952170 dram_eff=0.329
bk0: 8254a 3131240i bk1: 8256a 3118907i bk2: 8066a 3159169i bk3: 8224a 3131584i bk4: 8169a 3148560i bk5: 8330a 3115464i bk6: 7939a 3146489i bk7: 7967a 3163333i bk8: 8112a 3133371i bk9: 8250a 3119166i bk10: 8577a 3068774i bk11: 8620a 3073366i bk12: 8322a 3109841i bk13: 8451a 3099859i bk14: 8135a 3134979i bk15: 8277a 3119343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137682
Row_Buffer_Locality_read = 0.136234
Row_Buffer_Locality_write = 0.147098
Bank_Level_Parallism = 10.558111
Bank_Level_Parallism_Col = 2.725704
Bank_Level_Parallism_Ready = 1.273472
write_to_read_ratio_blp_rw_average = 0.211290
GrpLevelPara = 2.221749 

BW Util details:
bwutil = 0.148341 
total_CMD = 4329636 
util_bw = 642264 
Wasted_Col = 1098271 
Wasted_Row = 109187 
Idle = 2479914 

BW Util Bottlenecks: 
RCDc_limit = 1751059 
RCDWRc_limit = 143996 
WTRc_limit = 698505 
RTWc_limit = 637523 
CCDLc_limit = 145672 
rwq = 0 
CCDLc_limit_alone = 97370 
WTRc_limit_alone = 676833 
RTWc_limit_alone = 610893 

Commands details: 
total_CMD = 4329636 
n_nop = 3947831 
Read = 131949 
Write = 0 
L2_Alloc = 0 
L2_WB = 28617 
n_act = 131269 
n_pre = 131253 
n_ref = 0 
n_req = 152228 
total_req = 160566 

Dual Bus Interface Util: 
issued_total_row = 262522 
issued_total_col = 160566 
Row_Bus_Util =  0.060634 
CoL_Bus_Util = 0.037085 
Either_Row_CoL_Bus_Util = 0.088184 
Issued_on_Two_Bus_Simul_Util = 0.009535 
issued_two_Eff = 0.108126 
queue_avg = 14.739411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7394
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4329636 n_nop=3946807 n_act=131588 n_pre=131572 n_ref_event=0 n_req=152323 n_rd=132369 n_rd_L2_A=0 n_write=0 n_wr_bk=28165 bw_util=0.1483
n_activity=1948854 dram_eff=0.3295
bk0: 8070a 3152418i bk1: 8611a 3098210i bk2: 7846a 3154298i bk3: 8260a 3126955i bk4: 7807a 3161590i bk5: 8111a 3144220i bk6: 7899a 3160310i bk7: 8452a 3100951i bk8: 8347a 3107610i bk9: 8496a 3094981i bk10: 7997a 3126317i bk11: 8997a 3048034i bk12: 8607a 3073747i bk13: 8263a 3120111i bk14: 8172a 3144394i bk15: 8434a 3097708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136125
Row_Buffer_Locality_read = 0.134495
Row_Buffer_Locality_write = 0.146938
Bank_Level_Parallism = 10.590424
Bank_Level_Parallism_Col = 2.709167
Bank_Level_Parallism_Ready = 1.271582
write_to_read_ratio_blp_rw_average = 0.208158
GrpLevelPara = 2.215487 

BW Util details:
bwutil = 0.148312 
total_CMD = 4329636 
util_bw = 642136 
Wasted_Col = 1102088 
Wasted_Row = 105341 
Idle = 2480071 

BW Util Bottlenecks: 
RCDc_limit = 1761823 
RCDWRc_limit = 141832 
WTRc_limit = 699900 
RTWc_limit = 624920 
CCDLc_limit = 144904 
rwq = 0 
CCDLc_limit_alone = 97382 
WTRc_limit_alone = 678185 
RTWc_limit_alone = 599113 

Commands details: 
total_CMD = 4329636 
n_nop = 3946807 
Read = 132369 
Write = 0 
L2_Alloc = 0 
L2_WB = 28165 
n_act = 131588 
n_pre = 131572 
n_ref = 0 
n_req = 152323 
total_req = 160534 

Dual Bus Interface Util: 
issued_total_row = 263160 
issued_total_col = 160534 
Row_Bus_Util =  0.060781 
CoL_Bus_Util = 0.037078 
Either_Row_CoL_Bus_Util = 0.088421 
Issued_on_Two_Bus_Simul_Util = 0.009438 
issued_two_Eff = 0.106745 
queue_avg = 15.032401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 171773, Miss = 68822, Miss_rate = 0.401, Pending_hits = 1182, Reservation_fails = 3102
L2_cache_bank[1]: Access = 173125, Miss = 68423, Miss_rate = 0.395, Pending_hits = 1169, Reservation_fails = 5623
L2_cache_bank[2]: Access = 382193, Miss = 68147, Miss_rate = 0.178, Pending_hits = 1047, Reservation_fails = 7274
L2_cache_bank[3]: Access = 169494, Miss = 67874, Miss_rate = 0.400, Pending_hits = 1013, Reservation_fails = 3816
L2_cache_bank[4]: Access = 172626, Miss = 67019, Miss_rate = 0.388, Pending_hits = 962, Reservation_fails = 3732
L2_cache_bank[5]: Access = 176625, Miss = 68356, Miss_rate = 0.387, Pending_hits = 1010, Reservation_fails = 3533
L2_cache_bank[6]: Access = 174402, Miss = 69400, Miss_rate = 0.398, Pending_hits = 1248, Reservation_fails = 3400
L2_cache_bank[7]: Access = 169991, Miss = 67286, Miss_rate = 0.396, Pending_hits = 1126, Reservation_fails = 3541
L2_cache_bank[8]: Access = 176540, Miss = 67510, Miss_rate = 0.382, Pending_hits = 1129, Reservation_fails = 3040
L2_cache_bank[9]: Access = 174563, Miss = 68044, Miss_rate = 0.390, Pending_hits = 1130, Reservation_fails = 3142
L2_cache_bank[10]: Access = 179860, Miss = 69335, Miss_rate = 0.385, Pending_hits = 1309, Reservation_fails = 2326
L2_cache_bank[11]: Access = 173737, Miss = 67736, Miss_rate = 0.390, Pending_hits = 1220, Reservation_fails = 2579
L2_cache_bank[12]: Access = 173940, Miss = 68844, Miss_rate = 0.396, Pending_hits = 1265, Reservation_fails = 3611
L2_cache_bank[13]: Access = 176134, Miss = 68539, Miss_rate = 0.389, Pending_hits = 1255, Reservation_fails = 346
L2_cache_bank[14]: Access = 310272, Miss = 66276, Miss_rate = 0.214, Pending_hits = 910, Reservation_fails = 3401
L2_cache_bank[15]: Access = 172026, Miss = 65788, Miss_rate = 0.382, Pending_hits = 944, Reservation_fails = 2530
L2_cache_bank[16]: Access = 176483, Miss = 67489, Miss_rate = 0.382, Pending_hits = 1018, Reservation_fails = 2171
L2_cache_bank[17]: Access = 171531, Miss = 65851, Miss_rate = 0.384, Pending_hits = 831, Reservation_fails = 5827
L2_cache_bank[18]: Access = 172888, Miss = 66390, Miss_rate = 0.384, Pending_hits = 1112, Reservation_fails = 2802
L2_cache_bank[19]: Access = 173712, Miss = 68798, Miss_rate = 0.396, Pending_hits = 1254, Reservation_fails = 2865
L2_cache_bank[20]: Access = 169957, Miss = 67370, Miss_rate = 0.396, Pending_hits = 988, Reservation_fails = 3196
L2_cache_bank[21]: Access = 174840, Miss = 68167, Miss_rate = 0.390, Pending_hits = 1099, Reservation_fails = 2996
L2_cache_bank[22]: Access = 170818, Miss = 66537, Miss_rate = 0.390, Pending_hits = 1049, Reservation_fails = 1094
L2_cache_bank[23]: Access = 182309, Miss = 69423, Miss_rate = 0.381, Pending_hits = 1295, Reservation_fails = 3582
L2_total_cache_accesses = 4519839
L2_total_cache_misses = 1627424
L2_total_cache_miss_rate = 0.3601
L2_total_cache_pending_hits = 26565
L2_total_cache_reservation_fails = 79529
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2650284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1142299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 442062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26565
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 215566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 32295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4261210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 258629
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1934
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 77589
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=4519839
icnt_total_pkts_simt_to_mem=4519839
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4519839
Req_Network_cycles = 1688326
Req_Network_injected_packets_per_cycle =       2.6771 
Req_Network_conflicts_per_cycle =       2.5316
Req_Network_conflicts_per_cycle_util =       5.2877
Req_Bank_Level_Parallism =       5.5917
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1882
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       5.5211

Reply_Network_injected_packets_num = 4519839
Reply_Network_cycles = 1688326
Reply_Network_injected_packets_per_cycle =        2.6771
Reply_Network_conflicts_per_cycle =        1.3238
Reply_Network_conflicts_per_cycle_util =       2.7590
Reply_Bank_Level_Parallism =       5.5796
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1763
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0892
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 18 sec (6198 sec)
gpgpu_simulation_rate = 4217 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 5018382x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (552,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 13: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 453048
gpu_sim_insn = 14687872
gpu_ipc =      32.4201
gpu_tot_sim_cycle = 2141374
gpu_tot_sim_insn = 40827798
gpu_tot_ipc =      19.0662
gpu_tot_issued_cta = 1363
gpu_occupancy = 72.3039% 
gpu_tot_occupancy = 63.2740% 
max_total_param_size = 0
gpu_stall_dramfull = 2915764
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0015
partiton_level_parallism_total  =       3.1689
partiton_level_parallism_util =       6.3151
partiton_level_parallism_util_total  =       5.8299
L2_BW  =     218.4633 GB/Sec
L2_BW_total  =     138.4162 GB/Sec
gpu_total_sim_rate=4621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 235105, Miss = 200372, Miss_rate = 0.852, Pending_hits = 8404, Reservation_fails = 296357
	L1D_cache_core[1]: Access = 227177, Miss = 191798, Miss_rate = 0.844, Pending_hits = 8743, Reservation_fails = 297689
	L1D_cache_core[2]: Access = 233589, Miss = 197660, Miss_rate = 0.846, Pending_hits = 8901, Reservation_fails = 295966
	L1D_cache_core[3]: Access = 228370, Miss = 190678, Miss_rate = 0.835, Pending_hits = 8495, Reservation_fails = 291181
	L1D_cache_core[4]: Access = 236558, Miss = 198668, Miss_rate = 0.840, Pending_hits = 8968, Reservation_fails = 290250
	L1D_cache_core[5]: Access = 243332, Miss = 201912, Miss_rate = 0.830, Pending_hits = 9471, Reservation_fails = 280760
	L1D_cache_core[6]: Access = 213096, Miss = 171922, Miss_rate = 0.807, Pending_hits = 7853, Reservation_fails = 274027
	L1D_cache_core[7]: Access = 249686, Miss = 211244, Miss_rate = 0.846, Pending_hits = 9327, Reservation_fails = 293288
	L1D_cache_core[8]: Access = 232360, Miss = 192832, Miss_rate = 0.830, Pending_hits = 9174, Reservation_fails = 288916
	L1D_cache_core[9]: Access = 236536, Miss = 194589, Miss_rate = 0.823, Pending_hits = 8991, Reservation_fails = 280887
	L1D_cache_core[10]: Access = 238084, Miss = 197814, Miss_rate = 0.831, Pending_hits = 8867, Reservation_fails = 295768
	L1D_cache_core[11]: Access = 223768, Miss = 183134, Miss_rate = 0.818, Pending_hits = 8506, Reservation_fails = 282876
	L1D_cache_core[12]: Access = 238374, Miss = 198799, Miss_rate = 0.834, Pending_hits = 8582, Reservation_fails = 307509
	L1D_cache_core[13]: Access = 235796, Miss = 196594, Miss_rate = 0.834, Pending_hits = 9175, Reservation_fails = 295880
	L1D_cache_core[14]: Access = 250743, Miss = 210018, Miss_rate = 0.838, Pending_hits = 9891, Reservation_fails = 309558
	L1D_cache_core[15]: Access = 227108, Miss = 189656, Miss_rate = 0.835, Pending_hits = 8941, Reservation_fails = 276463
	L1D_cache_core[16]: Access = 225107, Miss = 186143, Miss_rate = 0.827, Pending_hits = 8658, Reservation_fails = 280205
	L1D_cache_core[17]: Access = 225910, Miss = 186043, Miss_rate = 0.824, Pending_hits = 8822, Reservation_fails = 253401
	L1D_cache_core[18]: Access = 228701, Miss = 189012, Miss_rate = 0.826, Pending_hits = 8755, Reservation_fails = 280442
	L1D_cache_core[19]: Access = 222902, Miss = 185888, Miss_rate = 0.834, Pending_hits = 8593, Reservation_fails = 283085
	L1D_cache_core[20]: Access = 225887, Miss = 189664, Miss_rate = 0.840, Pending_hits = 8625, Reservation_fails = 282303
	L1D_cache_core[21]: Access = 223954, Miss = 190237, Miss_rate = 0.849, Pending_hits = 8971, Reservation_fails = 285084
	L1D_cache_core[22]: Access = 239887, Miss = 202968, Miss_rate = 0.846, Pending_hits = 9308, Reservation_fails = 295499
	L1D_cache_core[23]: Access = 229530, Miss = 193213, Miss_rate = 0.842, Pending_hits = 8748, Reservation_fails = 301775
	L1D_cache_core[24]: Access = 239670, Miss = 203427, Miss_rate = 0.849, Pending_hits = 9293, Reservation_fails = 303993
	L1D_cache_core[25]: Access = 226032, Miss = 189254, Miss_rate = 0.837, Pending_hits = 8519, Reservation_fails = 294242
	L1D_cache_core[26]: Access = 228180, Miss = 189569, Miss_rate = 0.831, Pending_hits = 8570, Reservation_fails = 307050
	L1D_cache_core[27]: Access = 248954, Miss = 210623, Miss_rate = 0.846, Pending_hits = 9700, Reservation_fails = 314672
	L1D_cache_core[28]: Access = 229708, Miss = 192370, Miss_rate = 0.837, Pending_hits = 8909, Reservation_fails = 295936
	L1D_cache_core[29]: Access = 228715, Miss = 191586, Miss_rate = 0.838, Pending_hits = 8495, Reservation_fails = 310923
	L1D_total_cache_accesses = 6972819
	L1D_total_cache_misses = 5827687
	L1D_total_cache_miss_rate = 0.8358
	L1D_total_cache_pending_hits = 266255
	L1D_total_cache_reservation_fails = 8745985
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 865388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 266255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5320641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8745124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 179206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 266255
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6631490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 341329

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13629
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 564832
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8166663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 824
ctas_completed 1363, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7040, 7134, 6702, 6380, 6417, 7122, 7065, 7690, 5103, 6213, 6877, 6379, 7240, 6884, 6037, 6755, 7187, 7346, 7418, 5496, 5593, 6582, 6777, 6693, 4533, 4664, 4161, 4606, 4977, 4888, 6092, 4574, 
gpgpu_n_tot_thrd_icount = 185934336
gpgpu_n_tot_w_icount = 5810448
gpgpu_n_stall_shd_mem = 5796421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6444407
gpgpu_n_mem_write_global = 341329
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8499972
gpgpu_n_store_insn = 468054
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2790400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5056505
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 739916
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6619079	W0_Idle:18259999	W0_Scoreboard:125435162	W1:1805208	W2:820337	W3:542921	W4:365217	W5:256337	W6:186961	W7:135691	W8:109419	W9:89814	W10:77929	W11:71205	W12:71223	W13:67493	W14:66078	W15:64946	W16:61554	W17:61643	W18:60749	W19:60564	W20:65632	W21:63540	W22:56553	W23:52850	W24:42385	W25:34492	W26:30688	W27:27223	W28:25176	W29:20918	W30:14601	W31:7439	W32:393662
single_issue_nums: WS0:1457367	WS1:1439478	WS2:1441646	WS3:1471957	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43998776 {8:5499847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13653160 {40:341329,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37782400 {40:944560,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 219993880 {40:5499847,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2730632 {8:341329,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37782400 {40:944560,}
maxmflatency = 8529 
max_icnt2mem_latency = 4839 
maxmrqlatency = 4317 
max_icnt2sh_latency = 101 
averagemflatency = 606 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 170 
avg_icnt2sh_latency = 3 
mrq_lat_table:652339 	16238 	34442 	75148 	145739 	231203 	362154 	535421 	565090 	184928 	3406 	249 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2918011 	1596839 	1287421 	661000 	290137 	32324 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	434016 	131050 	70109 	46954 	4179589 	495911 	461674 	462030 	324904 	156148 	23324 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5330264 	1003738 	337414 	98662 	14938 	720 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	885 	734 	310 	71 	81 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        38        31        33        64        64        58        64        19        20         8        12         8         8        25        42 
dram[1]:        64        41        29        48        64        64        64        64        20        20        13        12         8         8        39        48 
dram[2]:        41        64        31        44        64        41        57        64        21        20         8         8        10         9        47        48 
dram[3]:        48        64        44        28        64        54        61        64        20        20        11        12         6         9        40        36 
dram[4]:        46        42        36        38        64        62        64        64        20        20         8         8        11         6        44        40 
dram[5]:        64        39        44        44        64        64        64        65        17        21        14         8         7         8        50        52 
dram[6]:        38        49        44        44        47        64        64        64        20        16         9         8         8         6        42        45 
dram[7]:        64        53        44        44        64        64        64        64        20        20        15         8         9         9        52        47 
dram[8]:        29        64        23        24        64        64        64        60        16        18         9         8         7        15        52        44 
dram[9]:        40        57        37        44        64        64        64        64        16        16        12         8         8        18        46        52 
dram[10]:        43        59        44        44        64        45        64        64        17        17         8        10         7         8        48        52 
dram[11]:        28        32        44        44        64        64        64        64        16        16         8         8         6         7        37        46 
maximum service time to same row:
dram[0]:     49800     36174     56167     28638     30956     37673     47107     27178     37634     39470     76211     48225     52595     65641     33880     53406 
dram[1]:     17027     64548     26766     82636     90254     42602     27636     23774     97764     59902     23470     53348    103951     21695     77283     68844 
dram[2]:     38849     61818     38053     74407     34314     68648     38610     38347     65287     32405     77505     32535     67751     94418     61746     39248 
dram[3]:     40849     69817     39047     79927     64354     71239     95377    102848     76495     49174     41092     47515     69564     38226     45708     72892 
dram[4]:     70815     79081     31463     54372     93177     48764    120487     35716     44897     29986     34268    104810     43288     21628     71228     78018 
dram[5]:     21805     60986     50613     80644     56112     44276     39459    107135     59860     22401     61140     23472     73401     68722     90492     38932 
dram[6]:     17468     50318     68558     66464     49964     94856     42855     64424     63407     92624     66116     37052     21235     56954     77904     53369 
dram[7]:     90889     74945     61581     82952     32890     44597     91012    100958     56184     39218     85013     50723     89180     44842     68572     35679 
dram[8]:     72390     42419     26631     49991     83690     86190     68825     25712     42497     76574    110426     80830     42230    105866     94380     64957 
dram[9]:     42373     85024     39718     64016     50664     80995     43738     88929     53893     75175     29819     45686     59821     89386     85514     86428 
dram[10]:     22746     71600     44612     51001     25201     60528     80133     83684     50869     43620     67208     29419     54838     45678    102378     48002 
dram[11]:     45565     77136     61721     42786     92117     48364     56240     45927     38911     47015     39874     87349     73912    121476     54021     24808 
average row accesses per activate:
dram[0]:  1.160080  1.154745  1.152685  1.166413  1.167071  1.151218  1.166318  1.164382  1.154627  1.163503  1.179894  1.172538  1.169615  1.170734  1.168145  1.166169 
dram[1]:  1.152629  1.148883  1.150452  1.145328  1.159162  1.154270  1.152911  1.162713  1.176729  1.161665  1.173128  1.180486  1.145571  1.148706  1.153669  1.148690 
dram[2]:  1.137282  1.144958  1.138648  1.138512  1.152522  1.149566  1.141879  1.153692  1.146347  1.172184  1.166861  1.164265  1.161856  1.165838  1.149547  1.140804 
dram[3]:  1.153553  1.162016  1.153464  1.134859  1.158185  1.165325  1.167666  1.146305  1.166992  1.164109  1.176579  1.190510  1.164480  1.180721  1.159237  1.145159 
dram[4]:  1.140893  1.159971  1.150817  1.162049  1.162917  1.144401  1.164640  1.159164  1.166970  1.183198  1.170707  1.182323  1.170149  1.160836  1.157972  1.155153 
dram[5]:  1.181659  1.160787  1.157501  1.157983  1.173121  1.172862  1.167483  1.158839  1.169715  1.164055  1.212445  1.166193  1.171239  1.179451  1.149200  1.171323 
dram[6]:  1.156258  1.154102  1.165591  1.168203  1.153618  1.159912  1.168417  1.165114  1.186891  1.162113  1.166836  1.189493  1.173509  1.167140  1.161847  1.165838 
dram[7]:  1.147289  1.156765  1.136793  1.142138  1.155792  1.141564  1.138304  1.146743  1.153614  1.171365  1.167121  1.148127  1.150300  1.171659  1.148809  1.141805 
dram[8]:  1.150894  1.148873  1.135126  1.149077  1.141692  1.155310  1.162062  1.152127  1.170850  1.148730  1.179935  1.183282  1.155257  1.161622  1.148898  1.150057 
dram[9]:  1.145934  1.147363  1.156385  1.155149  1.160780  1.149200  1.153821  1.171259  1.157546  1.180477  1.151153  1.174893  1.157891  1.161749  1.156731  1.169781 
dram[10]:  1.149490  1.153374  1.153537  1.163018  1.161048  1.166772  1.145692  1.153020  1.158429  1.158374  1.185781  1.186105  1.155162  1.165347  1.158774  1.155726 
dram[11]:  1.144696  1.165516  1.142974  1.157023  1.142108  1.152387  1.148234  1.167974  1.160234  1.162652  1.152347  1.191832  1.173029  1.152895  1.151350  1.152046 
average row locality = 2806379/2419401 = 1.159948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12661     12654     12629     12835     13121     12643     12695     12772     12615     12921     13354     13055     13155     13400     12910     12999 
dram[1]:     12611     12622     12573     12631     12647     12499     12715     12793     13398     12752     13459     13309     12609     12691     12779     12743 
dram[2]:     12426     12541     12215     12584     12577     12869     12460     12640     12607     13110     13041     12864     13221     13512     12676     12423 
dram[3]:     12763     12649     12650     12248     12869     12835     13176     12203     13082     12620     13362     13255     13411     13548     12806     12320 
dram[4]:     12166     12713     12657     12920     12740     12374     12979     12929     12975     13418     13016     13614     13317     13103     12429     12545 
dram[5]:     13069     12621     12826     12816     13069     13089     13014     12616     12993     12934     14117     12873     13269     13274     12574     12776 
dram[6]:     12637     12452     12859     13028     12594     12587     12880     12861     13499     12802     13060     13400     13365     12882     12817     12720 
dram[7]:     12477     12360     12249     12358     12807     12003     12188     12341     12679     12966     13041     12435     12667     13043     12414     12328 
dram[8]:     12446     12195     12406     12324     12301     12855     12927     12598     13085     12442     13572     13155     13011     12770     12827     12364 
dram[9]:     12316     12549     12503     12522     12724     12561     12354     13183     12529     13182     12462     13236     12892     13073     12276     12958 
dram[10]:     12785     12696     12650     12844     12799     12874     12459     12416     12681     12762     13362     13204     12984     13213     12807     12780 
dram[11]:     12714     13110     12217     12835     12247     12731     12572     13082     12851     13168     12522     13581     13148     12980     12459     12766 
total dram reads = 2458334
bank skew: 14117/12003 = 1.18
chip skew: 207930/200356 = 1.04
number of total write accesses:
dram[0]:      2453      2415      2361      2338      2503      2473      2467      2417      2489      2494      2669      2543      2576      2649      2503      2536 
dram[1]:      2440      2415      2284      2304      2435      2405      2438      2537      2578      2501      2577      2701      2594      2472      2445      2452 
dram[2]:      2408      2374      2253      2285      2450      2391      2353      2388      2426      2549      2638      2607      2622      2631      2466      2487 
dram[3]:      2445      2420      2330      2299      2463      2478      2446      2351      2520      2430      2580      2684      2574      2625      2510      2527 
dram[4]:      2291      2447      2343      2336      2455      2336      2428      2512      2479      2597      2477      2594      2595      2535      2492      2498 
dram[5]:      2476      2407      2304      2331      2393      2523      2453      2383      2536      2476      2732      2521      2555      2591      2482      2531 
dram[6]:      2400      2397      2367      2412      2449      2351      2478      2446      2558      2512      2513      2651      2587      2553      2516      2527 
dram[7]:      2416      2404      2317      2263      2511      2377      2321      2418      2513      2571      2621      2448      2574      2601      2435      2489 
dram[8]:      2373      2347      2313      2335      2314      2473      2470      2447      2551      2498      2607      2696      2627      2581      2540      2501 
dram[9]:      2413      2370      2308      2233      2486      2368      2346      2460      2481      2531      2547      2595      2517      2563      2463      2493 
dram[10]:      2380      2411      2321      2381      2433      2537      2431      2397      2495      2551      2717      2661      2502      2601      2514      2525 
dram[11]:      2429      2412      2301      2334      2314      2400      2370      2477      2504      2539      2507      2648      2596      2510      2460      2443 
total dram writes = 474527
bank skew: 2732/2233 = 1.22
chip skew: 39886/39174 = 1.02
average mf latency per bank:
dram[0]:       1283      1265      1237      1312      1318      1266      1233      1282      1254      1275      1302      1279      1322      1300      1326      1324
dram[1]:       1565      1276      1430      1259      1421      1287      1356      1265      6064      1289      1461      1321      1342      1233      1486      1287
dram[2]:       1213      1278      1301      1231      1294      1243      1217      1242      1222      1296      1215      1280      1265      1238      1268      1340
dram[3]:       1370      1294      1378      1231      1394      1304      1370      1258      1366      1282      1486      1302      1423      1345      1482      1314
dram[4]:       1347      1506      1350      1492      1360      1475      1284      1399      1333      1527      1343      1499      1325      1477      1364      1473
dram[5]:       1613      1516      1624      1485      1690      1532      1546      1442      1479      1457      1664      1476      1513      1473      1607      1535
dram[6]:       1480      1321      1520      1338      1458      1395      1504      1338      1544      1335      1491      1410      1499      1367      1556      1368
dram[7]:       1211      1234      6719      1216      1208      1191      1157      1270      1181      1276      1211      1216      1199      1237      1306      1244
dram[8]:       1355      1229      1399      1280      1348      1256      1367      1241      1340      1220      1346      1346      1288      1246      1375      1348
dram[9]:       1326      1366      1381      1457      1329      1386      1385      1470      1378      1458      1288      1390      1338      1408      1400      1434
dram[10]:       1228      1351      1257      1369      1219      1347      1199      1340      1207      1316      1277      1363      1243      1319      1254      1360
dram[11]:       1217      1407      1227      1363      1244      1450      1205      1389      1309      1388      1242      1494      1241      1408      1280      1429
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5409      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5654      5389      5826      5589      6103      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      5860      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5466      5698      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5249      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6007      7001      6118      6646      5955      6179      5905      6740      5405      6319      6181      6277      5508      6482
dram[10]:       6416      6990      5911      6445      5670      6500      5702      6451      5614      5880      6103      6333      6040      6311      6251      6531
dram[11]:       5223      6530      5226      6173      7439      6343      5311      6629      5214      6609      5219      6674      5285      6451      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4906911 n_act=202582 n_pre=202566 n_ref_event=0 n_req=235872 n_rd=206419 n_rd_L2_A=0 n_write=0 n_wr_bk=39886 bw_util=0.1794
n_activity=2871488 dram_eff=0.3431
bk0: 12661a 3587453i bk1: 12654a 3576558i bk2: 12629a 3591575i bk3: 12835a 3569634i bk4: 13121a 3554116i bk5: 12643a 3595124i bk6: 12695a 3611742i bk7: 12772a 3598165i bk8: 12615a 3589924i bk9: 12921a 3566871i bk10: 13354a 3514302i bk11: 13055a 3534219i bk12: 13155a 3505709i bk13: 13400a 3490445i bk14: 12910a 3562709i bk15: 12999a 3548502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141144
Row_Buffer_Locality_read = 0.139798
Row_Buffer_Locality_write = 0.150579
Bank_Level_Parallism = 11.312117
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.261760
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.179409 
total_CMD = 5491461 
util_bw = 985220 
Wasted_Col = 1646891 
Wasted_Row = 125242 
Idle = 2734108 

BW Util Bottlenecks: 
RCDc_limit = 2704865 
RCDWRc_limit = 205257 
WTRc_limit = 1037869 
RTWc_limit = 985074 
CCDLc_limit = 224063 
rwq = 0 
CCDLc_limit_alone = 151260 
WTRc_limit_alone = 1006814 
RTWc_limit_alone = 943326 

Commands details: 
total_CMD = 5491461 
n_nop = 4906911 
Read = 206419 
Write = 0 
L2_Alloc = 0 
L2_WB = 39886 
n_act = 202582 
n_pre = 202566 
n_ref = 0 
n_req = 235872 
total_req = 246305 

Dual Bus Interface Util: 
issued_total_row = 405148 
issued_total_col = 246305 
Row_Bus_Util =  0.073778 
CoL_Bus_Util = 0.044852 
Either_Row_CoL_Bus_Util = 0.106447 
Issued_on_Two_Bus_Simul_Util = 0.012183 
issued_two_Eff = 0.114452 
queue_avg = 19.622229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4909284 n_act=202089 n_pre=202073 n_ref_event=0 n_req=233881 n_rd=204831 n_rd_L2_A=0 n_write=0 n_wr_bk=39578 bw_util=0.178
n_activity=2860304 dram_eff=0.3418
bk0: 12611a 3629081i bk1: 12622a 3627363i bk2: 12573a 3637096i bk3: 12631a 3609376i bk4: 12647a 3628444i bk5: 12499a 3644142i bk6: 12715a 3613808i bk7: 12793a 3606861i bk8: 13398a 3548007i bk9: 12752a 3592113i bk10: 13459a 3518091i bk11: 13309a 3543288i bk12: 12609a 3596331i bk13: 12691a 3588531i bk14: 12779a 3608213i bk15: 12743a 3601171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135932
Row_Buffer_Locality_read = 0.134877
Row_Buffer_Locality_write = 0.143373
Bank_Level_Parallism = 11.124928
Bank_Level_Parallism_Col = 2.743170
Bank_Level_Parallism_Ready = 1.259190
write_to_read_ratio_blp_rw_average = 0.207926
GrpLevelPara = 2.243179 

BW Util details:
bwutil = 0.178028 
total_CMD = 5491461 
util_bw = 977636 
Wasted_Col = 1649542 
Wasted_Row = 122448 
Idle = 2741835 

BW Util Bottlenecks: 
RCDc_limit = 2711702 
RCDWRc_limit = 204776 
WTRc_limit = 1036224 
RTWc_limit = 973086 
CCDLc_limit = 222402 
rwq = 0 
CCDLc_limit_alone = 150510 
WTRc_limit_alone = 1005085 
RTWc_limit_alone = 932333 

Commands details: 
total_CMD = 5491461 
n_nop = 4909284 
Read = 204831 
Write = 0 
L2_Alloc = 0 
L2_WB = 39578 
n_act = 202089 
n_pre = 202073 
n_ref = 0 
n_req = 233881 
total_req = 244409 

Dual Bus Interface Util: 
issued_total_row = 404162 
issued_total_col = 244409 
Row_Bus_Util =  0.073598 
CoL_Bus_Util = 0.044507 
Either_Row_CoL_Bus_Util = 0.106015 
Issued_on_Two_Bus_Simul_Util = 0.012090 
issued_two_Eff = 0.114044 
queue_avg = 18.444307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4910767 n_act=201943 n_pre=201927 n_ref_event=0 n_req=232581 n_rd=203766 n_rd_L2_A=0 n_write=0 n_wr_bk=39328 bw_util=0.1771
n_activity=2871494 dram_eff=0.3386
bk0: 12426a 3680251i bk1: 12541a 3675244i bk2: 12215a 3713078i bk3: 12584a 3680370i bk4: 12577a 3672799i bk5: 12869a 3650291i bk6: 12460a 3675500i bk7: 12640a 3660732i bk8: 12607a 3650690i bk9: 13110a 3608775i bk10: 13041a 3593491i bk11: 12864a 3611854i bk12: 13221a 3579195i bk13: 13512a 3562996i bk14: 12676a 3647860i bk15: 12423a 3672559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131735
Row_Buffer_Locality_read = 0.130782
Row_Buffer_Locality_write = 0.138470
Bank_Level_Parallism = 10.815290
Bank_Level_Parallism_Col = 2.702131
Bank_Level_Parallism_Ready = 1.254162
write_to_read_ratio_blp_rw_average = 0.202577
GrpLevelPara = 2.216486 

BW Util details:
bwutil = 0.177071 
total_CMD = 5491461 
util_bw = 972376 
Wasted_Col = 1661555 
Wasted_Row = 124857 
Idle = 2732673 

BW Util Bottlenecks: 
RCDc_limit = 2722059 
RCDWRc_limit = 205325 
WTRc_limit = 1030790 
RTWc_limit = 939925 
CCDLc_limit = 221092 
rwq = 0 
CCDLc_limit_alone = 150834 
WTRc_limit_alone = 999960 
RTWc_limit_alone = 900497 

Commands details: 
total_CMD = 5491461 
n_nop = 4910767 
Read = 203766 
Write = 0 
L2_Alloc = 0 
L2_WB = 39328 
n_act = 201943 
n_pre = 201927 
n_ref = 0 
n_req = 232581 
total_req = 243094 

Dual Bus Interface Util: 
issued_total_row = 403870 
issued_total_col = 243094 
Row_Bus_Util =  0.073545 
CoL_Bus_Util = 0.044268 
Either_Row_CoL_Bus_Util = 0.105745 
Issued_on_Two_Bus_Simul_Util = 0.012068 
issued_two_Eff = 0.114122 
queue_avg = 16.843346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4909001 n_act=202204 n_pre=202188 n_ref_event=0 n_req=234968 n_rd=205797 n_rd_L2_A=0 n_write=0 n_wr_bk=39682 bw_util=0.1788
n_activity=2878230 dram_eff=0.3412
bk0: 12763a 3589093i bk1: 12649a 3622325i bk2: 12650a 3633821i bk3: 12248a 3643048i bk4: 12869a 3582706i bk5: 12835a 3576401i bk6: 13176a 3545145i bk7: 12203a 3656684i bk8: 13082a 3556375i bk9: 12620a 3596786i bk10: 13362a 3522272i bk11: 13255a 3534132i bk12: 13411a 3506963i bk13: 13548a 3509929i bk14: 12806a 3585734i bk15: 12320a 3640203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139440
Row_Buffer_Locality_read = 0.138355
Row_Buffer_Locality_write = 0.147098
Bank_Level_Parallism = 11.191382
Bank_Level_Parallism_Col = 2.746184
Bank_Level_Parallism_Ready = 1.260598
write_to_read_ratio_blp_rw_average = 0.207826
GrpLevelPara = 2.245956 

BW Util details:
bwutil = 0.178808 
total_CMD = 5491461 
util_bw = 981916 
Wasted_Col = 1650326 
Wasted_Row = 127746 
Idle = 2731473 

BW Util Bottlenecks: 
RCDc_limit = 2705364 
RCDWRc_limit = 205846 
WTRc_limit = 1037969 
RTWc_limit = 981509 
CCDLc_limit = 225603 
rwq = 0 
CCDLc_limit_alone = 152853 
WTRc_limit_alone = 1006682 
RTWc_limit_alone = 940046 

Commands details: 
total_CMD = 5491461 
n_nop = 4909001 
Read = 205797 
Write = 0 
L2_Alloc = 0 
L2_WB = 39682 
n_act = 202204 
n_pre = 202188 
n_ref = 0 
n_req = 234968 
total_req = 245479 

Dual Bus Interface Util: 
issued_total_row = 404392 
issued_total_col = 245479 
Row_Bus_Util =  0.073640 
CoL_Bus_Util = 0.044702 
Either_Row_CoL_Bus_Util = 0.106066 
Issued_on_Two_Bus_Simul_Util = 0.012276 
issued_two_Eff = 0.115735 
queue_avg = 19.319286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4909366 n_act=202052 n_pre=202036 n_ref_event=0 n_req=234827 n_rd=205895 n_rd_L2_A=0 n_write=0 n_wr_bk=39415 bw_util=0.1787
n_activity=2870663 dram_eff=0.3418
bk0: 12166a 3665849i bk1: 12713a 3588181i bk2: 12657a 3606611i bk3: 12920a 3579160i bk4: 12740a 3601129i bk5: 12374a 3644568i bk6: 12979a 3569340i bk7: 12929a 3568530i bk8: 12975a 3577292i bk9: 13418a 3516303i bk10: 13016a 3532535i bk11: 13614a 3490465i bk12: 13317a 3512686i bk13: 13103a 3546939i bk14: 12429a 3614928i bk15: 12545a 3629188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139571
Row_Buffer_Locality_read = 0.138527
Row_Buffer_Locality_write = 0.147000
Bank_Level_Parallism = 11.224307
Bank_Level_Parallism_Col = 2.746661
Bank_Level_Parallism_Ready = 1.261336
write_to_read_ratio_blp_rw_average = 0.207573
GrpLevelPara = 2.248871 

BW Util details:
bwutil = 0.178685 
total_CMD = 5491461 
util_bw = 981240 
Wasted_Col = 1648372 
Wasted_Row = 127253 
Idle = 2734596 

BW Util Bottlenecks: 
RCDc_limit = 2707199 
RCDWRc_limit = 202978 
WTRc_limit = 1029288 
RTWc_limit = 979578 
CCDLc_limit = 224105 
rwq = 0 
CCDLc_limit_alone = 151716 
WTRc_limit_alone = 998262 
RTWc_limit_alone = 938215 

Commands details: 
total_CMD = 5491461 
n_nop = 4909366 
Read = 205895 
Write = 0 
L2_Alloc = 0 
L2_WB = 39415 
n_act = 202052 
n_pre = 202036 
n_ref = 0 
n_req = 234827 
total_req = 245310 

Dual Bus Interface Util: 
issued_total_row = 404088 
issued_total_col = 245310 
Row_Bus_Util =  0.073585 
CoL_Bus_Util = 0.044671 
Either_Row_CoL_Bus_Util = 0.106000 
Issued_on_Two_Bus_Simul_Util = 0.012256 
issued_two_Eff = 0.115622 
queue_avg = 19.101250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4907028 n_act=202531 n_pre=202515 n_ref_event=0 n_req=236921 n_rd=207930 n_rd_L2_A=0 n_write=0 n_wr_bk=39694 bw_util=0.1804
n_activity=2871106 dram_eff=0.345
bk0: 13069a 3509634i bk1: 12621a 3567727i bk2: 12826a 3544754i bk3: 12816a 3545604i bk4: 13069a 3549246i bk5: 13089a 3521028i bk6: 13014a 3543790i bk7: 12616a 3592169i bk8: 12993a 3536658i bk9: 12934a 3530592i bk10: 14117a 3420708i bk11: 12873a 3522719i bk12: 13269a 3484632i bk13: 13274a 3501242i bk14: 12574a 3560689i bk15: 12776a 3546284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145158
Row_Buffer_Locality_read = 0.143717
Row_Buffer_Locality_write = 0.155497
Bank_Level_Parallism = 11.512511
Bank_Level_Parallism_Col = 2.783205
Bank_Level_Parallism_Ready = 1.268339
write_to_read_ratio_blp_rw_average = 0.211575
GrpLevelPara = 2.271658 

BW Util details:
bwutil = 0.180370 
total_CMD = 5491461 
util_bw = 990496 
Wasted_Col = 1638088 
Wasted_Row = 126572 
Idle = 2736305 

BW Util Bottlenecks: 
RCDc_limit = 2699409 
RCDWRc_limit = 200748 
WTRc_limit = 1024410 
RTWc_limit = 1012434 
CCDLc_limit = 227655 
rwq = 0 
CCDLc_limit_alone = 153017 
WTRc_limit_alone = 993572 
RTWc_limit_alone = 968634 

Commands details: 
total_CMD = 5491461 
n_nop = 4907028 
Read = 207930 
Write = 0 
L2_Alloc = 0 
L2_WB = 39694 
n_act = 202531 
n_pre = 202515 
n_ref = 0 
n_req = 236921 
total_req = 247624 

Dual Bus Interface Util: 
issued_total_row = 405046 
issued_total_col = 247624 
Row_Bus_Util =  0.073759 
CoL_Bus_Util = 0.045093 
Either_Row_CoL_Bus_Util = 0.106426 
Issued_on_Two_Bus_Simul_Util = 0.012426 
issued_two_Eff = 0.116758 
queue_avg = 20.497574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4910155 n_act=201916 n_pre=201900 n_ref_event=0 n_req=235569 n_rd=206443 n_rd_L2_A=0 n_write=0 n_wr_bk=39717 bw_util=0.1793
n_activity=2862086 dram_eff=0.344
bk0: 12637a 3597682i bk1: 12452a 3625053i bk2: 12859a 3582585i bk3: 13028a 3558408i bk4: 12594a 3603924i bk5: 12587a 3610834i bk6: 12880a 3576919i bk7: 12861a 3571283i bk8: 13499a 3512626i bk9: 12802a 3571899i bk10: 13060a 3555297i bk11: 13400a 3534351i bk12: 13365a 3511063i bk13: 12882a 3557001i bk14: 12817a 3575088i bk15: 12720a 3588411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142867
Row_Buffer_Locality_read = 0.141308
Row_Buffer_Locality_write = 0.153917
Bank_Level_Parallism = 11.300371
Bank_Level_Parallism_Col = 2.764623
Bank_Level_Parallism_Ready = 1.265555
write_to_read_ratio_blp_rw_average = 0.209770
GrpLevelPara = 2.253897 

BW Util details:
bwutil = 0.179304 
total_CMD = 5491461 
util_bw = 984640 
Wasted_Col = 1640441 
Wasted_Row = 123017 
Idle = 2743363 

BW Util Bottlenecks: 
RCDc_limit = 2694586 
RCDWRc_limit = 202984 
WTRc_limit = 1029273 
RTWc_limit = 989633 
CCDLc_limit = 228232 
rwq = 0 
CCDLc_limit_alone = 153967 
WTRc_limit_alone = 997854 
RTWc_limit_alone = 946787 

Commands details: 
total_CMD = 5491461 
n_nop = 4910155 
Read = 206443 
Write = 0 
L2_Alloc = 0 
L2_WB = 39717 
n_act = 201916 
n_pre = 201900 
n_ref = 0 
n_req = 235569 
total_req = 246160 

Dual Bus Interface Util: 
issued_total_row = 403816 
issued_total_col = 246160 
Row_Bus_Util =  0.073535 
CoL_Bus_Util = 0.044826 
Either_Row_CoL_Bus_Util = 0.105856 
Issued_on_Two_Bus_Simul_Util = 0.012505 
issued_two_Eff = 0.118131 
queue_avg = 19.510080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4917731 n_act=199024 n_pre=199008 n_ref_event=0 n_req=229134 n_rd=200356 n_rd_L2_A=0 n_write=0 n_wr_bk=39279 bw_util=0.1746
n_activity=2861953 dram_eff=0.3349
bk0: 12477a 3702133i bk1: 12360a 3705008i bk2: 12249a 3719165i bk3: 12358a 3714111i bk4: 12807a 3674219i bk5: 12003a 3745841i bk6: 12188a 3717510i bk7: 12341a 3719872i bk8: 12679a 3664759i bk9: 12966a 3636106i bk10: 13041a 3603388i bk11: 12435a 3683615i bk12: 12667a 3647657i bk13: 13043a 3631391i bk14: 12414a 3684837i bk15: 12328a 3702623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131408
Row_Buffer_Locality_read = 0.129969
Row_Buffer_Locality_write = 0.141427
Bank_Level_Parallism = 10.643622
Bank_Level_Parallism_Col = 2.697291
Bank_Level_Parallism_Ready = 1.253183
write_to_read_ratio_blp_rw_average = 0.206341
GrpLevelPara = 2.213212 

BW Util details:
bwutil = 0.174551 
total_CMD = 5491461 
util_bw = 958540 
Wasted_Col = 1653778 
Wasted_Row = 133132 
Idle = 2746011 

BW Util Bottlenecks: 
RCDc_limit = 2688693 
RCDWRc_limit = 205331 
WTRc_limit = 1016750 
RTWc_limit = 946484 
CCDLc_limit = 215007 
rwq = 0 
CCDLc_limit_alone = 145678 
WTRc_limit_alone = 986584 
RTWc_limit_alone = 907321 

Commands details: 
total_CMD = 5491461 
n_nop = 4917731 
Read = 200356 
Write = 0 
L2_Alloc = 0 
L2_WB = 39279 
n_act = 199024 
n_pre = 199008 
n_ref = 0 
n_req = 229134 
total_req = 239635 

Dual Bus Interface Util: 
issued_total_row = 398032 
issued_total_col = 239635 
Row_Bus_Util =  0.072482 
CoL_Bus_Util = 0.043638 
Either_Row_CoL_Bus_Util = 0.104477 
Issued_on_Two_Bus_Simul_Util = 0.011643 
issued_two_Eff = 0.111441 
queue_avg = 16.708483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4911534 n_act=200973 n_pre=200957 n_ref_event=0 n_req=232336 n_rd=203278 n_rd_L2_A=0 n_write=0 n_wr_bk=39673 bw_util=0.177
n_activity=2871885 dram_eff=0.3384
bk0: 12446a 3691765i bk1: 12195a 3701856i bk2: 12406a 3673508i bk3: 12324a 3690562i bk4: 12301a 3701829i bk5: 12855a 3640652i bk6: 12927a 3615203i bk7: 12598a 3663291i bk8: 13085a 3621451i bk9: 12442a 3668298i bk10: 13572a 3556254i bk11: 13155a 3583226i bk12: 13011a 3583355i bk13: 12770a 3631302i bk14: 12827a 3617487i bk15: 12364a 3661263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134990
Row_Buffer_Locality_read = 0.133527
Row_Buffer_Locality_write = 0.145227
Bank_Level_Parallism = 10.848768
Bank_Level_Parallism_Col = 2.730880
Bank_Level_Parallism_Ready = 1.258668
write_to_read_ratio_blp_rw_average = 0.208377
GrpLevelPara = 2.232032 

BW Util details:
bwutil = 0.176966 
total_CMD = 5491461 
util_bw = 971804 
Wasted_Col = 1653610 
Wasted_Row = 128632 
Idle = 2737415 

BW Util Bottlenecks: 
RCDc_limit = 2703754 
RCDWRc_limit = 205159 
WTRc_limit = 1032007 
RTWc_limit = 971761 
CCDLc_limit = 222088 
rwq = 0 
CCDLc_limit_alone = 149627 
WTRc_limit_alone = 1000566 
RTWc_limit_alone = 930741 

Commands details: 
total_CMD = 5491461 
n_nop = 4911534 
Read = 203278 
Write = 0 
L2_Alloc = 0 
L2_WB = 39673 
n_act = 200973 
n_pre = 200957 
n_ref = 0 
n_req = 232336 
total_req = 242951 

Dual Bus Interface Util: 
issued_total_row = 401930 
issued_total_col = 242951 
Row_Bus_Util =  0.073192 
CoL_Bus_Util = 0.044242 
Either_Row_CoL_Bus_Util = 0.105605 
Issued_on_Two_Bus_Simul_Util = 0.011828 
issued_two_Eff = 0.112004 
queue_avg = 17.634531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6345
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4914625 n_act=200146 n_pre=200130 n_ref_event=0 n_req=232070 n_rd=203320 n_rd_L2_A=0 n_write=0 n_wr_bk=39174 bw_util=0.1766
n_activity=2868405 dram_eff=0.3382
bk0: 12316a 3667656i bk1: 12549a 3641114i bk2: 12503a 3661492i bk3: 12522a 3648617i bk4: 12724a 3631747i bk5: 12561a 3653263i bk6: 12354a 3680867i bk7: 13183a 3575842i bk8: 12529a 3634181i bk9: 13182a 3589467i bk10: 12462a 3612987i bk11: 13236a 3559731i bk12: 12892a 3588412i bk13: 13073a 3573136i bk14: 12276a 3679532i bk15: 12958a 3606356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137566
Row_Buffer_Locality_read = 0.136538
Row_Buffer_Locality_write = 0.144835
Bank_Level_Parallism = 10.973578
Bank_Level_Parallism_Col = 2.716157
Bank_Level_Parallism_Ready = 1.256508
write_to_read_ratio_blp_rw_average = 0.205219
GrpLevelPara = 2.226438 

BW Util details:
bwutil = 0.176634 
total_CMD = 5491461 
util_bw = 969976 
Wasted_Col = 1647036 
Wasted_Row = 133203 
Idle = 2741246 

BW Util Bottlenecks: 
RCDc_limit = 2690204 
RCDWRc_limit = 203974 
WTRc_limit = 1014056 
RTWc_limit = 949928 
CCDLc_limit = 220639 
rwq = 0 
CCDLc_limit_alone = 150246 
WTRc_limit_alone = 983844 
RTWc_limit_alone = 909747 

Commands details: 
total_CMD = 5491461 
n_nop = 4914625 
Read = 203320 
Write = 0 
L2_Alloc = 0 
L2_WB = 39174 
n_act = 200146 
n_pre = 200130 
n_ref = 0 
n_req = 232070 
total_req = 242494 

Dual Bus Interface Util: 
issued_total_row = 400276 
issued_total_col = 242494 
Row_Bus_Util =  0.072891 
CoL_Bus_Util = 0.044158 
Either_Row_CoL_Bus_Util = 0.105042 
Issued_on_Two_Bus_Simul_Util = 0.012007 
issued_two_Eff = 0.114303 
queue_avg = 18.464802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4909708 n_act=202047 n_pre=202031 n_ref_event=0 n_req=234517 n_rd=205316 n_rd_L2_A=0 n_write=0 n_wr_bk=39857 bw_util=0.1786
n_activity=2872732 dram_eff=0.3414
bk0: 12785a 3607059i bk1: 12696a 3600596i bk2: 12650a 3638755i bk3: 12844a 3608577i bk4: 12799a 3627614i bk5: 12874a 3600026i bk6: 12459a 3632983i bk7: 12416a 3656799i bk8: 12681a 3617151i bk9: 12762a 3599501i bk10: 13362a 3513711i bk11: 13204a 3533950i bk12: 12984a 3560319i bk13: 13213a 3549301i bk14: 12807a 3593410i bk15: 12780a 3584957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138455
Row_Buffer_Locality_read = 0.137150
Row_Buffer_Locality_write = 0.147632
Bank_Level_Parallism = 11.118505
Bank_Level_Parallism_Col = 2.737721
Bank_Level_Parallism_Ready = 1.259005
write_to_read_ratio_blp_rw_average = 0.207179
GrpLevelPara = 2.240070 

BW Util details:
bwutil = 0.178585 
total_CMD = 5491461 
util_bw = 980692 
Wasted_Col = 1649846 
Wasted_Row = 127168 
Idle = 2733755 

BW Util Bottlenecks: 
RCDc_limit = 2705511 
RCDWRc_limit = 205441 
WTRc_limit = 1031062 
RTWc_limit = 971794 
CCDLc_limit = 224388 
rwq = 0 
CCDLc_limit_alone = 152348 
WTRc_limit_alone = 1000185 
RTWc_limit_alone = 930631 

Commands details: 
total_CMD = 5491461 
n_nop = 4909708 
Read = 205316 
Write = 0 
L2_Alloc = 0 
L2_WB = 39857 
n_act = 202047 
n_pre = 202031 
n_ref = 0 
n_req = 234517 
total_req = 245173 

Dual Bus Interface Util: 
issued_total_row = 404078 
issued_total_col = 245173 
Row_Bus_Util =  0.073583 
CoL_Bus_Util = 0.044646 
Either_Row_CoL_Bus_Util = 0.105938 
Issued_on_Two_Bus_Simul_Util = 0.012291 
issued_two_Eff = 0.116025 
queue_avg = 18.488979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.489
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5491461 n_nop=4909207 n_act=201901 n_pre=201885 n_ref_event=0 n_req=233703 n_rd=204983 n_rd_L2_A=0 n_write=0 n_wr_bk=39244 bw_util=0.1779
n_activity=2870079 dram_eff=0.3404
bk0: 12714a 3635126i bk1: 13110a 3603232i bk2: 12217a 3669488i bk3: 12835a 3610560i bk4: 12247a 3662687i bk5: 12731a 3635490i bk6: 12572a 3647103i bk7: 13082a 3594828i bk8: 12851a 3610160i bk9: 13168a 3572367i bk10: 12522a 3614221i bk11: 13581a 3531262i bk12: 13148a 3573449i bk13: 12980a 3591902i bk14: 12459a 3667171i bk15: 12766a 3603213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136079
Row_Buffer_Locality_read = 0.134645
Row_Buffer_Locality_write = 0.146309
Bank_Level_Parallism = 11.009400
Bank_Level_Parallism_Col = 2.718430
Bank_Level_Parallism_Ready = 1.256346
write_to_read_ratio_blp_rw_average = 0.204535
GrpLevelPara = 2.231060 

BW Util details:
bwutil = 0.177896 
total_CMD = 5491461 
util_bw = 976908 
Wasted_Col = 1655826 
Wasted_Row = 124667 
Idle = 2734060 

BW Util Bottlenecks: 
RCDc_limit = 2715961 
RCDWRc_limit = 203268 
WTRc_limit = 1031505 
RTWc_limit = 952261 
CCDLc_limit = 222348 
rwq = 0 
CCDLc_limit_alone = 151327 
WTRc_limit_alone = 1000510 
RTWc_limit_alone = 912235 

Commands details: 
total_CMD = 5491461 
n_nop = 4909207 
Read = 204983 
Write = 0 
L2_Alloc = 0 
L2_WB = 39244 
n_act = 201901 
n_pre = 201885 
n_ref = 0 
n_req = 233703 
total_req = 244227 

Dual Bus Interface Util: 
issued_total_row = 403786 
issued_total_col = 244227 
Row_Bus_Util =  0.073530 
CoL_Bus_Util = 0.044474 
Either_Row_CoL_Bus_Util = 0.106029 
Issued_on_Two_Bus_Simul_Util = 0.011975 
issued_two_Eff = 0.112939 
queue_avg = 18.245136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259640, Miss = 105556, Miss_rate = 0.407, Pending_hits = 1706, Reservation_fails = 4825
L2_cache_bank[1]: Access = 261385, Miss = 105699, Miss_rate = 0.404, Pending_hits = 1745, Reservation_fails = 5844
L2_cache_bank[2]: Access = 472264, Miss = 105215, Miss_rate = 0.223, Pending_hits = 1580, Reservation_fails = 8050
L2_cache_bank[3]: Access = 257110, Miss = 104456, Miss_rate = 0.406, Pending_hits = 1526, Reservation_fails = 4963
L2_cache_bank[4]: Access = 261891, Miss = 103655, Miss_rate = 0.396, Pending_hits = 1443, Reservation_fails = 5288
L2_cache_bank[5]: Access = 266431, Miss = 104971, Miss_rate = 0.394, Pending_hits = 1492, Reservation_fails = 4953
L2_cache_bank[6]: Access = 263706, Miss = 106555, Miss_rate = 0.404, Pending_hits = 1799, Reservation_fails = 5363
L2_cache_bank[7]: Access = 257531, Miss = 104114, Miss_rate = 0.404, Pending_hits = 1698, Reservation_fails = 4593
L2_cache_bank[8]: Access = 269298, Miss = 104712, Miss_rate = 0.389, Pending_hits = 1845, Reservation_fails = 4363
L2_cache_bank[9]: Access = 265503, Miss = 106048, Miss_rate = 0.399, Pending_hits = 1952, Reservation_fails = 4473
L2_cache_bank[10]: Access = 272559, Miss = 107359, Miss_rate = 0.394, Pending_hits = 2139, Reservation_fails = 2800
L2_cache_bank[11]: Access = 261751, Miss = 105426, Miss_rate = 0.403, Pending_hits = 1909, Reservation_fails = 3928
L2_cache_bank[12]: Access = 262738, Miss = 106124, Miss_rate = 0.404, Pending_hits = 1897, Reservation_fails = 5409
L2_cache_bank[13]: Access = 266604, Miss = 105148, Miss_rate = 0.394, Pending_hits = 1851, Reservation_fails = 844
L2_cache_bank[14]: Access = 518329, Miss = 102945, Miss_rate = 0.199, Pending_hits = 1426, Reservation_fails = 3972
L2_cache_bank[15]: Access = 260344, Miss = 102248, Miss_rate = 0.393, Pending_hits = 1506, Reservation_fails = 3723
L2_cache_bank[16]: Access = 267705, Miss = 104999, Miss_rate = 0.392, Pending_hits = 1698, Reservation_fails = 2722
L2_cache_bank[17]: Access = 260181, Miss = 103131, Miss_rate = 0.396, Pending_hits = 1559, Reservation_fails = 7204
L2_cache_bank[18]: Access = 261082, Miss = 102484, Miss_rate = 0.393, Pending_hits = 1653, Reservation_fails = 3241
L2_cache_bank[19]: Access = 263612, Miss = 105680, Miss_rate = 0.401, Pending_hits = 1874, Reservation_fails = 3495
L2_cache_bank[20]: Access = 259048, Miss = 104951, Miss_rate = 0.405, Pending_hits = 1575, Reservation_fails = 4005
L2_cache_bank[21]: Access = 264944, Miss = 105209, Miss_rate = 0.397, Pending_hits = 1685, Reservation_fails = 4123
L2_cache_bank[22]: Access = 259229, Miss = 103150, Miss_rate = 0.398, Pending_hits = 1525, Reservation_fails = 2757
L2_cache_bank[23]: Access = 272851, Miss = 106680, Miss_rate = 0.391, Pending_hits = 1833, Reservation_fails = 3831
L2_total_cache_accesses = 6785736
L2_total_cache_misses = 2516515
L2_total_cache_miss_rate = 0.3709
L2_total_cache_pending_hits = 40916
L2_total_cache_reservation_fails = 104769
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3945157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1786457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 671877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40916
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6444407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 341329
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2605
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102158
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=6785736
icnt_total_pkts_simt_to_mem=6785736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6785736
Req_Network_cycles = 2141374
Req_Network_injected_packets_per_cycle =       3.1689 
Req_Network_conflicts_per_cycle =       2.3861
Req_Network_conflicts_per_cycle_util =       4.3718
Req_Bank_Level_Parallism =       5.8059
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.3655
Req_Network_out_buffer_full_per_cycle =       0.0009
Req_Network_out_buffer_avg_util =       5.6912

Reply_Network_injected_packets_num = 6785736
Reply_Network_cycles = 2141374
Reply_Network_injected_packets_per_cycle =        3.1689
Reply_Network_conflicts_per_cycle =        1.4503
Reply_Network_conflicts_per_cycle_util =       2.6529
Reply_Bank_Level_Parallism =       5.7965
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1792
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 27 min, 14 sec (8834 sec)
gpgpu_simulation_rate = 4621 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 5640495x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (473,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 404366
gpu_sim_insn = 11226650
gpu_ipc =      27.7636
gpu_tot_sim_cycle = 2545740
gpu_tot_sim_insn = 52054448
gpu_tot_ipc =      20.4477
gpu_tot_issued_cta = 1836
gpu_occupancy = 72.2579% 
gpu_tot_occupancy = 64.8125% 
max_total_param_size = 0
gpu_stall_dramfull = 3508585
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8788
partiton_level_parallism_total  =       3.2816
partiton_level_parallism_util =       6.1761
partiton_level_parallism_util_total  =       5.8919
L2_BW  =     169.4277 GB/Sec
L2_BW_total  =     143.3421 GB/Sec
gpu_total_sim_rate=4818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 287765, Miss = 242486, Miss_rate = 0.843, Pending_hits = 11064, Reservation_fails = 370864
	L1D_cache_core[1]: Access = 278577, Miss = 232223, Miss_rate = 0.834, Pending_hits = 11277, Reservation_fails = 363214
	L1D_cache_core[2]: Access = 287848, Miss = 241170, Miss_rate = 0.838, Pending_hits = 11749, Reservation_fails = 367743
	L1D_cache_core[3]: Access = 280837, Miss = 232911, Miss_rate = 0.829, Pending_hits = 11143, Reservation_fails = 365460
	L1D_cache_core[4]: Access = 294511, Miss = 245459, Miss_rate = 0.833, Pending_hits = 12147, Reservation_fails = 370828
	L1D_cache_core[5]: Access = 296400, Miss = 244731, Miss_rate = 0.826, Pending_hits = 12323, Reservation_fails = 348675
	L1D_cache_core[6]: Access = 271764, Miss = 220942, Miss_rate = 0.813, Pending_hits = 10823, Reservation_fails = 353002
	L1D_cache_core[7]: Access = 309135, Miss = 260182, Miss_rate = 0.842, Pending_hits = 12542, Reservation_fails = 374579
	L1D_cache_core[8]: Access = 294667, Miss = 243321, Miss_rate = 0.826, Pending_hits = 12293, Reservation_fails = 361929
	L1D_cache_core[9]: Access = 305141, Miss = 251331, Miss_rate = 0.824, Pending_hits = 12473, Reservation_fails = 358734
	L1D_cache_core[10]: Access = 297106, Miss = 246291, Miss_rate = 0.829, Pending_hits = 12046, Reservation_fails = 369769
	L1D_cache_core[11]: Access = 278799, Miss = 226792, Miss_rate = 0.813, Pending_hits = 11485, Reservation_fails = 351811
	L1D_cache_core[12]: Access = 297273, Miss = 247335, Miss_rate = 0.832, Pending_hits = 11761, Reservation_fails = 382283
	L1D_cache_core[13]: Access = 293147, Miss = 243648, Miss_rate = 0.831, Pending_hits = 12341, Reservation_fails = 369655
	L1D_cache_core[14]: Access = 305162, Miss = 254889, Miss_rate = 0.835, Pending_hits = 12650, Reservation_fails = 387724
	L1D_cache_core[15]: Access = 283474, Miss = 235585, Miss_rate = 0.831, Pending_hits = 11919, Reservation_fails = 354227
	L1D_cache_core[16]: Access = 284183, Miss = 234574, Miss_rate = 0.825, Pending_hits = 11791, Reservation_fails = 367032
	L1D_cache_core[17]: Access = 289477, Miss = 238752, Miss_rate = 0.825, Pending_hits = 12238, Reservation_fails = 329632
	L1D_cache_core[18]: Access = 288029, Miss = 238250, Miss_rate = 0.827, Pending_hits = 11746, Reservation_fails = 360931
	L1D_cache_core[19]: Access = 286285, Miss = 238045, Miss_rate = 0.831, Pending_hits = 11961, Reservation_fails = 360347
	L1D_cache_core[20]: Access = 282683, Miss = 235941, Miss_rate = 0.835, Pending_hits = 11527, Reservation_fails = 358868
	L1D_cache_core[21]: Access = 286443, Miss = 241693, Miss_rate = 0.844, Pending_hits = 12436, Reservation_fails = 361309
	L1D_cache_core[22]: Access = 298225, Miss = 250337, Miss_rate = 0.839, Pending_hits = 12330, Reservation_fails = 375118
	L1D_cache_core[23]: Access = 286489, Miss = 239625, Miss_rate = 0.836, Pending_hits = 11912, Reservation_fails = 374812
	L1D_cache_core[24]: Access = 304077, Miss = 255661, Miss_rate = 0.841, Pending_hits = 12660, Reservation_fails = 390043
	L1D_cache_core[25]: Access = 287508, Miss = 238722, Miss_rate = 0.830, Pending_hits = 12017, Reservation_fails = 373276
	L1D_cache_core[26]: Access = 283584, Miss = 234064, Miss_rate = 0.825, Pending_hits = 11561, Reservation_fails = 382809
	L1D_cache_core[27]: Access = 303542, Miss = 254694, Miss_rate = 0.839, Pending_hits = 12686, Reservation_fails = 381857
	L1D_cache_core[28]: Access = 287083, Miss = 240103, Miss_rate = 0.836, Pending_hits = 12042, Reservation_fails = 373816
	L1D_cache_core[29]: Access = 291659, Miss = 244055, Miss_rate = 0.837, Pending_hits = 11792, Reservation_fails = 387502
	L1D_total_cache_accesses = 8720873
	L1D_total_cache_misses = 7253812
	L1D_total_cache_miss_rate = 0.8318
	L1D_total_cache_pending_hits = 358735
	L1D_total_cache_reservation_fails = 11027849
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1091206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 358735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6644610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11026980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 234785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 358735
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8329336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 391537

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 704484
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10308235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 832
ctas_completed 1836, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7961, 8233, 8407, 7447, 8168, 8148, 7941, 8761, 6397, 7220, 8491, 7620, 8376, 7985, 7682, 7706, 8775, 9358, 9325, 7293, 7493, 8463, 8551, 8688, 5471, 5873, 5690, 5756, 6144, 6339, 7088, 6433, 
gpgpu_n_tot_thrd_icount = 232428960
gpgpu_n_tot_w_icount = 7263405
gpgpu_n_stall_shd_mem = 7230286
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7962670
gpgpu_n_mem_write_global = 391537
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10589092
gpgpu_n_store_insn = 536685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3759104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6389242
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 841044
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8403768	W0_Idle:19913429	W0_Scoreboard:152805414	W1:2279654	W2:1030491	W3:652600	W4:430733	W5:300657	W6:218966	W7:164617	W8:135378	W9:115141	W10:101503	W11:93590	W12:94016	W13:88389	W14:86142	W15:86777	W16:82422	W17:78946	W18:80034	W19:77548	W20:81140	W21:76511	W22:68529	W23:63242	W24:52121	W25:43776	W26:39209	W27:33451	W28:30414	W29:23705	W30:15877	W31:7934	W32:529892
single_issue_nums: WS0:1818073	WS1:1804320	WS2:1806444	WS3:1834568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55035160 {8:6879395,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15661480 {40:391537,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 43331000 {40:1083275,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275175800 {40:6879395,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3132296 {8:391537,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 43331000 {40:1083275,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 600 
avg_icnt2mem_latency = 136 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:799572 	19944 	43020 	93468 	181902 	288007 	449394 	663921 	705200 	234546 	4869 	354 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3706110 	1903853 	1531972 	821645 	353672 	36951 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	522515 	156381 	79335 	51211 	5367382 	578184 	514689 	509052 	370195 	178628 	26586 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6616346 	1229016 	386371 	106197 	15554 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1000 	908 	387 	85 	101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        31        33        64        64        58        64        19        20         8        12         8         8        44        42 
dram[1]:        64        57        48        48        64        64        64        64        20        20        13        12         8         8        44        48 
dram[2]:        64        64        40        44        64        41        57        64        21        20         8         8        10         9        53        48 
dram[3]:        48        64        44        44        64        54        61        64        20        20        11        12         6         9        40        52 
dram[4]:        64        42        44        38        64        62        64        64        20        20         8        10        11         6        52        41 
dram[5]:        64        64        44        44        64        64        64        65        17        21        14         8         8         8        50        52 
dram[6]:        54        64        44        44        47        64        64        64        20        16         9         8         8         6        42        49 
dram[7]:        64        53        44        44        64        64        64        64        20        20        15         8         9         9        52        52 
dram[8]:        55        64        44        44        64        64        64        60        16        18         9         8         7        15        52        46 
dram[9]:        64        57        37        44        64        64        64        64        16        16        12         8         8        18        46        52 
dram[10]:        61        64        44        44        64        45        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         8         6         7        52        46 
maximum service time to same row:
dram[0]:     49800     36174     88922     62196     30956     38517     52889     49367     37634     39470     76211     48225     52595     65641     51294     98975 
dram[1]:     17027     64548     26766     82636     90254     42602     27636     47585     97764     59902     23470     53348    103951     21695     77283     68844 
dram[2]:     39570     61989     38053     74407     34314     68648     38610     46786     65287     32405     77505     32535     67751     94418     76598    103143 
dram[3]:     40849    101098    102767     79927     83977     71239     95377    102848     76495     49174     41092     47515     69564     61428    136066     72892 
dram[4]:     70815    110600     83935     60847     93177     48764    120487     35716     44897     29986     34268    104810     43288     21628     77406     78018 
dram[5]:     76505    102507     58557     80644     56112     44276     39459    107135     59860     22401     61140     23472     78417     68722     90492     38932 
dram[6]:     17468     50318     70240     66464     61612     94856     42855     64424     82183     92624     66116     37052    133383     56954     77904     53369 
dram[7]:     90889     74945     61581     82952     37291     44597     91012    100958     56184    130133     85013     50723     89180     92324    113544     35679 
dram[8]:     72390     42419     26631     49991     83690     86190     99628     25712     42497     76574    110426     80830     42230    105866     94380     64957 
dram[9]:    125454    126125     39718     89247     50664     80995     43738     88929     53893     75175     29819     45686     59821     89386     85514     86428 
dram[10]:     46398     71600     44612     51001     90282     60528     80133     83684     50869     66470    132986     29419     63070     45678    102378     48002 
dram[11]:     45565     77136     61721     42786     92117     48364    110645     45927     41655     97538    135859     87349     73912    121476     54021     24808 
average row accesses per activate:
dram[0]:  1.160750  1.154615  1.152937  1.160486  1.160417  1.148032  1.158769  1.159623  1.151176  1.166720  1.173299  1.166952  1.161438  1.164766  1.165455  1.165679 
dram[1]:  1.157844  1.152991  1.148782  1.144447  1.157742  1.149703  1.150327  1.158692  1.175432  1.160225  1.171787  1.176682  1.149398  1.146986  1.155501  1.149741 
dram[2]:  1.143538  1.147872  1.137540  1.140294  1.149650  1.147167  1.141530  1.151509  1.147008  1.166223  1.162612  1.163979  1.157862  1.162563  1.150070  1.141583 
dram[3]:  1.153381  1.165682  1.152391  1.138053  1.153895  1.163025  1.161668  1.146170  1.162457  1.161390  1.172343  1.185990  1.162412  1.181374  1.159453  1.147147 
dram[4]:  1.146997  1.162801  1.153248  1.161313  1.161384  1.143007  1.163802  1.161266  1.163352  1.181716  1.170832  1.175196  1.165545  1.156553  1.161879  1.155215 
dram[5]:  1.180482  1.159211  1.156605  1.157949  1.167915  1.167747  1.165197  1.153441  1.166814  1.161875  1.206510  1.171572  1.169987  1.179243  1.150545  1.170747 
dram[6]:  1.159738  1.155790  1.162364  1.163083  1.149832  1.159733  1.162492  1.160376  1.182984  1.157794  1.166604  1.183512  1.168520  1.162490  1.163627  1.163192 
dram[7]:  1.152938  1.162323  1.145163  1.146232  1.157580  1.146111  1.143371  1.150935  1.157145  1.171443  1.169429  1.150575  1.150633  1.174411  1.154036  1.148454 
dram[8]:  1.151899  1.153401  1.136441  1.151872  1.142848  1.152599  1.158059  1.150187  1.172798  1.150621  1.175905  1.175537  1.151962  1.160241  1.149094  1.156441 
dram[9]:  1.148433  1.149419  1.156153  1.153046  1.153955  1.151679  1.149829  1.162575  1.155696  1.172501  1.151881  1.169342  1.160581  1.157233  1.157204  1.164600 
dram[10]:  1.151813  1.158406  1.153466  1.161164  1.156679  1.167631  1.145947  1.155288  1.153895  1.156971  1.180484  1.179546  1.153117  1.163043  1.158516  1.155520 
dram[11]:  1.146393  1.166234  1.144502  1.153856  1.140488  1.151490  1.147800  1.163002  1.159824  1.166604  1.150707  1.190745  1.168799  1.152696  1.153961  1.152278 
average row locality = 3484256/3006391 = 1.158950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15895     15819     15845     15911     16254     15802     15730     15892     15811     16161     16639     16172     16262     16695     15969     16141 
dram[1]:     15882     15827     15758     15730     15876     15537     15813     16006     16755     15984     16767     16662     15845     15922     15965     15915 
dram[2]:     15678     15840     15249     15649     15661     16020     15421     15764     15817     16220     16146     16214     16400     16718     15874     15582 
dram[3]:     15834     15867     15815     15336     16013     16061     16312     15357     16279     15859     16498     16567     16617     16866     16064     15512 
dram[4]:     15347     16063     15918     16164     15994     15456     16172     16131     16122     16821     16282     16817     16449     16233     15751     15655 
dram[5]:     16286     15776     15988     16013     16230     16275     16171     15689     16270     16174     17470     16182     16553     16602     15656     16071 
dram[6]:     15814     15525     16012     16112     15697     15843     16004     16080     16814     16074     16363     16704     16668     16099     16065     15947 
dram[7]:     15802     15728     15487     15589     16083     15139     15459     15605     16066     16372     16434     15736     15923     16501     15696     15564 
dram[8]:     15716     15433     15443     15559     15363     16046     16090     15751     16335     15731     16820     16353     16203     16012     15964     15655 
dram[9]:     15555     15655     15805     15770     15815     15609     15491     16173     15860     16260     15756     16515     16223     16196     15602     16051 
dram[10]:     15889     16069     15717     16095     15976     16205     15668     15738     15864     16050     16599     16521     16042     16539     15993     16027 
dram[11]:     15906     16379     15390     15942     15239     16011     15621     16294     16009     16419     15651     16909     16298     16278     15721     15911 
total dram reads = 3073918
bank skew: 17470/15139 = 1.15
chip skew: 259406/253184 = 1.02
number of total write accesses:
dram[0]:      2823      2796      2729      2695      2878      2889      2873      2822      2940      2929      3074      2959      3007      3037      2846      2903 
dram[1]:      2762      2771      2672      2677      2843      2818      2834      2944      3008      2928      3021      3123      3041      2903      2804      2788 
dram[2]:      2794      2757      2617      2684      2851      2789      2760      2774      2863      2921      3092      3050      3021      3064      2821      2821 
dram[3]:      2823      2813      2687      2666      2846      2868      2836      2778      2920      2879      3016      3123      2995      3055      2871      2886 
dram[4]:      2662      2844      2683      2699      2873      2731      2855      2913      2920      3010      2942      3018      3015      2980      2851      2865 
dram[5]:      2838      2766      2667      2688      2813      2912      2831      2795      2948      2885      3163      3016      3012      3075      2820      2851 
dram[6]:      2770      2777      2720      2778      2862      2767      2851      2854      2991      2935      2976      3126      2998      2965      2871      2894 
dram[7]:      2774      2778      2694      2636      2917      2792      2725      2833      2944      2985      3082      2897      3005      3026      2774      2830 
dram[8]:      2757      2728      2667      2680      2739      2858      2854      2838      2987      2943      3063      3117      3068      3025      2872      2861 
dram[9]:      2777      2762      2684      2582      2890      2790      2770      2875      2898      2959      3003      3039      2964      2991      2818      2792 
dram[10]:      2759      2782      2676      2711      2832      2937      2800      2816      2913      2987      3127      3109      2919      3034      2886      2865 
dram[11]:      2770      2803      2670      2695      2735      2785      2799      2865      2923      2997      2942      3104      3025      2985      2811      2782 
total dram writes = 551141
bank skew: 3163/2582 = 1.23
chip skew: 46200/45594 = 1.01
average mf latency per bank:
dram[0]:       1242      1266      1218      1311      1290      1283      1208      1290      1218      1284      1264      1286      1275      1311      1281      1312
dram[1]:       1519      1258      1397      1244      1385      1267      1339      1251      5987      1277      1434      1298      1328      1227      1450      1269
dram[2]:       1201      1271      1292      1224      1273      1242      1206      1232      1222      1288      1212      1281      1256      1236      1245      1315
dram[3]:       1329      1301      1354      1253      1361      1312      1344      1283      1331      1291      1465      1325      1395      1360      1437      1324
dram[4]:       1330      1473      1366      1468      1363      1458      1296      1391      1324      1501      1350      1465      1323      1449      1356      1440
dram[5]:       1556      1454      1572      1441      1635      1463      1513      1396      1441      1413      1603      1426      1475      1422      1544      1483
dram[6]:       1439      1282      1476      1301      1423      1360      1479      1307      1519      1303      1466      1375      1475      1336      1518      1327
dram[7]:       1255      1292      5702      1262      1275      1237      1238      1313      1246      1320      1257      1259      1248      1280      1348      1297
dram[8]:       1314      1216      1365      1270      1312      1251      1344      1240      1317      1214      1320      1339      1268      1243      1341      1321
dram[9]:       1294      1310      1360      1400      1300      1340      1356      1415      1361      1407      1275      1340      1318      1346      1382      1381
dram[10]:       1217      1364      1248      1392      1212      1371      1212      1381      1192      1354      1264      1382      1227      1357      1231      1368
dram[11]:       1213      1401      1231      1364      1233      1443      1209      1402      1294      1398      1251      1495      1231      1406      1268      1419
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5504      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5654      5389      5826      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5466      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5249      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       6416      6990      5911      6445      5670      6500      5702      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5223      6530      5378      6173      7439      6343      5311      6629      5214      6609      5219      6674      5285      6451      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5807187 n_act=251209 n_pre=251193 n_ref_event=0 n_req=291587 n_rd=256998 n_rd_L2_A=0 n_write=0 n_wr_bk=46200 bw_util=0.1858
n_activity=3521470 dram_eff=0.3444
bk0: 15895a 4190856i bk1: 15819a 4171664i bk2: 15845a 4182500i bk3: 15911a 4187607i bk4: 16254a 4156910i bk5: 15802a 4189436i bk6: 15730a 4219958i bk7: 15892a 4198204i bk8: 15811a 4180682i bk9: 16161a 4158940i bk10: 16639a 4102542i bk11: 16172a 4138414i bk12: 16262a 4105765i bk13: 16695a 4077763i bk14: 15969a 4177288i bk15: 16141a 4156419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138484
Row_Buffer_Locality_read = 0.137561
Row_Buffer_Locality_write = 0.145335
Bank_Level_Parallism = 11.263129
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.246910
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.185770 
total_CMD = 6528443 
util_bw = 1212792 
Wasted_Col = 2041153 
Wasted_Row = 141665 
Idle = 3132833 

BW Util Bottlenecks: 
RCDc_limit = 3386926 
RCDWRc_limit = 242891 
WTRc_limit = 1233663 
RTWc_limit = 1176687 
CCDLc_limit = 274429 
rwq = 0 
CCDLc_limit_alone = 188535 
WTRc_limit_alone = 1197662 
RTWc_limit_alone = 1126794 

Commands details: 
total_CMD = 6528443 
n_nop = 5807187 
Read = 256998 
Write = 0 
L2_Alloc = 0 
L2_WB = 46200 
n_act = 251209 
n_pre = 251193 
n_ref = 0 
n_req = 291587 
total_req = 303198 

Dual Bus Interface Util: 
issued_total_row = 502402 
issued_total_col = 303198 
Row_Bus_Util =  0.076956 
CoL_Bus_Util = 0.046443 
Either_Row_CoL_Bus_Util = 0.110479 
Issued_on_Two_Bus_Simul_Util = 0.012919 
issued_two_Eff = 0.116940 
queue_avg = 19.867632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5808817 n_act=251101 n_pre=251085 n_ref_event=0 n_req=290466 n_rd=256244 n_rd_L2_A=0 n_write=0 n_wr_bk=45937 bw_util=0.1851
n_activity=3511870 dram_eff=0.3442
bk0: 15882a 4210000i bk1: 15827a 4213129i bk2: 15758a 4203035i bk3: 15730a 4192058i bk4: 15876a 4197794i bk5: 15537a 4225802i bk6: 15813a 4189322i bk7: 16006a 4174079i bk8: 16755a 4097528i bk9: 15984a 4155585i bk10: 16767a 4065769i bk11: 16662a 4094381i bk12: 15845a 4161156i bk13: 15922a 4152538i bk14: 15965a 4185410i bk15: 15915a 4178448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135524
Row_Buffer_Locality_read = 0.134926
Row_Buffer_Locality_write = 0.139998
Bank_Level_Parallism = 11.253908
Bank_Level_Parallism_Col = 2.720496
Bank_Level_Parallism_Ready = 1.245571
write_to_read_ratio_blp_rw_average = 0.202062
GrpLevelPara = 2.234318 

BW Util details:
bwutil = 0.185147 
total_CMD = 6528443 
util_bw = 1208724 
Wasted_Col = 2042392 
Wasted_Row = 138074 
Idle = 3139253 

BW Util Bottlenecks: 
RCDc_limit = 3394359 
RCDWRc_limit = 242001 
WTRc_limit = 1233183 
RTWc_limit = 1178884 
CCDLc_limit = 274497 
rwq = 0 
CCDLc_limit_alone = 188373 
WTRc_limit_alone = 1196617 
RTWc_limit_alone = 1129326 

Commands details: 
total_CMD = 6528443 
n_nop = 5808817 
Read = 256244 
Write = 0 
L2_Alloc = 0 
L2_WB = 45937 
n_act = 251101 
n_pre = 251085 
n_ref = 0 
n_req = 290466 
total_req = 302181 

Dual Bus Interface Util: 
issued_total_row = 502186 
issued_total_col = 302181 
Row_Bus_Util =  0.076923 
CoL_Bus_Util = 0.046287 
Either_Row_CoL_Bus_Util = 0.110229 
Issued_on_Two_Bus_Simul_Util = 0.012980 
issued_two_Eff = 0.117757 
queue_avg = 19.539925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5811180 n_act=250457 n_pre=250441 n_ref_event=0 n_req=288230 n_rd=254253 n_rd_L2_A=0 n_write=0 n_wr_bk=45679 bw_util=0.1838
n_activity=3523701 dram_eff=0.3405
bk0: 15678a 4266632i bk1: 15840a 4253790i bk2: 15249a 4316784i bk3: 15649a 4276750i bk4: 15661a 4272046i bk5: 16020a 4236039i bk6: 15421a 4287229i bk7: 15764a 4256459i bk8: 15817a 4222623i bk9: 16220a 4200574i bk10: 16146a 4174879i bk11: 16214a 4174385i bk12: 16400a 4165869i bk13: 16718a 4134597i bk14: 15874a 4230715i bk15: 15582a 4263612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131055
Row_Buffer_Locality_read = 0.130547
Row_Buffer_Locality_write = 0.134856
Bank_Level_Parallism = 10.913089
Bank_Level_Parallism_Col = 2.678130
Bank_Level_Parallism_Ready = 1.240521
write_to_read_ratio_blp_rw_average = 0.196690
GrpLevelPara = 2.207539 

BW Util details:
bwutil = 0.183769 
total_CMD = 6528443 
util_bw = 1199728 
Wasted_Col = 2056322 
Wasted_Row = 143038 
Idle = 3129355 

BW Util Bottlenecks: 
RCDc_limit = 3402311 
RCDWRc_limit = 242976 
WTRc_limit = 1229076 
RTWc_limit = 1135104 
CCDLc_limit = 271981 
rwq = 0 
CCDLc_limit_alone = 187775 
WTRc_limit_alone = 1192863 
RTWc_limit_alone = 1087111 

Commands details: 
total_CMD = 6528443 
n_nop = 5811180 
Read = 254253 
Write = 0 
L2_Alloc = 0 
L2_WB = 45679 
n_act = 250457 
n_pre = 250441 
n_ref = 0 
n_req = 288230 
total_req = 299932 

Dual Bus Interface Util: 
issued_total_row = 500898 
issued_total_col = 299932 
Row_Bus_Util =  0.076725 
CoL_Bus_Util = 0.045942 
Either_Row_CoL_Bus_Util = 0.109867 
Issued_on_Two_Bus_Simul_Util = 0.012800 
issued_two_Eff = 0.116508 
queue_avg = 17.848690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5808360 n_act=250921 n_pre=250905 n_ref_event=0 n_req=291218 n_rd=256857 n_rd_L2_A=0 n_write=0 n_wr_bk=46062 bw_util=0.1856
n_activity=3528792 dram_eff=0.3434
bk0: 15834a 4190423i bk1: 15867a 4201353i bk2: 15815a 4217288i bk3: 15336a 4227375i bk4: 16013a 4167586i bk5: 16061a 4158190i bk6: 16312a 4121199i bk7: 15357a 4223141i bk8: 16279a 4135261i bk9: 15859a 4155690i bk10: 16498a 4101985i bk11: 16567a 4089360i bk12: 16617a 4077106i bk13: 16866a 4068848i bk14: 16064a 4154480i bk15: 15512a 4221910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138374
Row_Buffer_Locality_read = 0.137656
Row_Buffer_Locality_write = 0.143739
Bank_Level_Parallism = 11.279086
Bank_Level_Parallism_Col = 2.723672
Bank_Level_Parallism_Ready = 1.247425
write_to_read_ratio_blp_rw_average = 0.202820
GrpLevelPara = 2.237919 

BW Util details:
bwutil = 0.185600 
total_CMD = 6528443 
util_bw = 1211676 
Wasted_Col = 2042746 
Wasted_Row = 144234 
Idle = 3129787 

BW Util Bottlenecks: 
RCDc_limit = 3385157 
RCDWRc_limit = 242985 
WTRc_limit = 1235700 
RTWc_limit = 1190356 
CCDLc_limit = 277044 
rwq = 0 
CCDLc_limit_alone = 190158 
WTRc_limit_alone = 1199283 
RTWc_limit_alone = 1139887 

Commands details: 
total_CMD = 6528443 
n_nop = 5808360 
Read = 256857 
Write = 0 
L2_Alloc = 0 
L2_WB = 46062 
n_act = 250921 
n_pre = 250905 
n_ref = 0 
n_req = 291218 
total_req = 302919 

Dual Bus Interface Util: 
issued_total_row = 501826 
issued_total_col = 302919 
Row_Bus_Util =  0.076868 
CoL_Bus_Util = 0.046400 
Either_Row_CoL_Bus_Util = 0.110299 
Issued_on_Two_Bus_Simul_Util = 0.012968 
issued_two_Eff = 0.117573 
queue_avg = 20.318523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5809161 n_act=250960 n_pre=250944 n_ref_event=0 n_req=291527 n_rd=257375 n_rd_L2_A=0 n_write=0 n_wr_bk=45861 bw_util=0.1858
n_activity=3522718 dram_eff=0.3443
bk0: 15347a 4243428i bk1: 16063a 4139918i bk2: 15918a 4166057i bk3: 16164a 4143687i bk4: 15994a 4163470i bk5: 15456a 4219238i bk6: 16172a 4136258i bk7: 16131a 4133586i bk8: 16122a 4142768i bk9: 16821a 4063357i bk10: 16282a 4086255i bk11: 16817a 4056085i bk12: 16449a 4082134i bk13: 16233a 4115549i bk14: 15751a 4177130i bk15: 15655a 4209301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139153
Row_Buffer_Locality_read = 0.138576
Row_Buffer_Locality_write = 0.143505
Bank_Level_Parallism = 11.355830
Bank_Level_Parallism_Col = 2.733086
Bank_Level_Parallism_Ready = 1.248066
write_to_read_ratio_blp_rw_average = 0.203983
GrpLevelPara = 2.245329 

BW Util details:
bwutil = 0.185794 
total_CMD = 6528443 
util_bw = 1212944 
Wasted_Col = 2038926 
Wasted_Row = 144337 
Idle = 3132236 

BW Util Bottlenecks: 
RCDc_limit = 3384981 
RCDWRc_limit = 240444 
WTRc_limit = 1227110 
RTWc_limit = 1203003 
CCDLc_limit = 278045 
rwq = 0 
CCDLc_limit_alone = 190561 
WTRc_limit_alone = 1190790 
RTWc_limit_alone = 1151839 

Commands details: 
total_CMD = 6528443 
n_nop = 5809161 
Read = 257375 
Write = 0 
L2_Alloc = 0 
L2_WB = 45861 
n_act = 250960 
n_pre = 250944 
n_ref = 0 
n_req = 291527 
total_req = 303236 

Dual Bus Interface Util: 
issued_total_row = 501904 
issued_total_col = 303236 
Row_Bus_Util =  0.076880 
CoL_Bus_Util = 0.046448 
Either_Row_CoL_Bus_Util = 0.110177 
Issued_on_Two_Bus_Simul_Util = 0.013151 
issued_two_Eff = 0.119366 
queue_avg = 20.320700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5806831 n_act=251384 n_pre=251368 n_ref_event=0 n_req=293626 n_rd=259406 n_rd_L2_A=0 n_write=0 n_wr_bk=46080 bw_util=0.1872
n_activity=3522085 dram_eff=0.3469
bk0: 16286a 4091045i bk1: 15776a 4150219i bk2: 15988a 4121768i bk3: 16013a 4115353i bk4: 16230a 4119053i bk5: 16275a 4099883i bk6: 16171a 4120785i bk7: 15689a 4170450i bk8: 16270a 4092106i bk9: 16174a 4091636i bk10: 17470a 3974698i bk11: 16182a 4074766i bk12: 16553a 4034235i bk13: 16602a 4050916i bk14: 15656a 4144782i bk15: 16071a 4111493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143867
Row_Buffer_Locality_read = 0.142981
Row_Buffer_Locality_write = 0.150584
Bank_Level_Parallism = 11.574358
Bank_Level_Parallism_Col = 2.754828
Bank_Level_Parallism_Ready = 1.254022
write_to_read_ratio_blp_rw_average = 0.205426
GrpLevelPara = 2.258825 

BW Util details:
bwutil = 0.187172 
total_CMD = 6528443 
util_bw = 1221944 
Wasted_Col = 2029140 
Wasted_Row = 143458 
Idle = 3133901 

BW Util Bottlenecks: 
RCDc_limit = 3377142 
RCDWRc_limit = 238157 
WTRc_limit = 1222583 
RTWc_limit = 1220530 
CCDLc_limit = 280562 
rwq = 0 
CCDLc_limit_alone = 191639 
WTRc_limit_alone = 1186544 
RTWc_limit_alone = 1167646 

Commands details: 
total_CMD = 6528443 
n_nop = 5806831 
Read = 259406 
Write = 0 
L2_Alloc = 0 
L2_WB = 46080 
n_act = 251384 
n_pre = 251368 
n_ref = 0 
n_req = 293626 
total_req = 305486 

Dual Bus Interface Util: 
issued_total_row = 502752 
issued_total_col = 305486 
Row_Bus_Util =  0.077009 
CoL_Bus_Util = 0.046793 
Either_Row_CoL_Bus_Util = 0.110534 
Issued_on_Two_Bus_Simul_Util = 0.013269 
issued_two_Eff = 0.120045 
queue_avg = 21.384853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3849
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5809367 n_act=250955 n_pre=250939 n_ref_event=0 n_req=292106 n_rd=257821 n_rd_L2_A=0 n_write=0 n_wr_bk=46135 bw_util=0.1862
n_activity=3512711 dram_eff=0.3461
bk0: 15814a 4189002i bk1: 15525a 4223799i bk2: 16012a 4164428i bk3: 16112a 4153390i bk4: 15697a 4192634i bk5: 15843a 4174540i bk6: 16004a 4162635i bk7: 16080a 4136731i bk8: 16814a 4072604i bk9: 16074a 4134361i bk10: 16363a 4108918i bk11: 16704a 4098711i bk12: 16668a 4076175i bk13: 16099a 4132200i bk14: 16065a 4153697i bk15: 15947a 4166716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140884
Row_Buffer_Locality_read = 0.139756
Row_Buffer_Locality_write = 0.149366
Bank_Level_Parallism = 11.362206
Bank_Level_Parallism_Col = 2.737028
Bank_Level_Parallism_Ready = 1.251575
write_to_read_ratio_blp_rw_average = 0.203114
GrpLevelPara = 2.242460 

BW Util details:
bwutil = 0.186235 
total_CMD = 6528443 
util_bw = 1215824 
Wasted_Col = 2033456 
Wasted_Row = 139251 
Idle = 3139912 

BW Util Bottlenecks: 
RCDc_limit = 3378538 
RCDWRc_limit = 239745 
WTRc_limit = 1226236 
RTWc_limit = 1190686 
CCDLc_limit = 280652 
rwq = 0 
CCDLc_limit_alone = 192648 
WTRc_limit_alone = 1189717 
RTWc_limit_alone = 1139201 

Commands details: 
total_CMD = 6528443 
n_nop = 5809367 
Read = 257821 
Write = 0 
L2_Alloc = 0 
L2_WB = 46135 
n_act = 250955 
n_pre = 250939 
n_ref = 0 
n_req = 292106 
total_req = 303956 

Dual Bus Interface Util: 
issued_total_row = 501894 
issued_total_col = 303956 
Row_Bus_Util =  0.076878 
CoL_Bus_Util = 0.046559 
Either_Row_CoL_Bus_Util = 0.110145 
Issued_on_Two_Bus_Simul_Util = 0.013292 
issued_two_Eff = 0.120674 
queue_avg = 20.268436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5816350 n_act=248621 n_pre=248605 n_ref_event=0 n_req=287202 n_rd=253184 n_rd_L2_A=0 n_write=0 n_wr_bk=45692 bw_util=0.1831
n_activity=3512689 dram_eff=0.3403
bk0: 15802a 4245347i bk1: 15728a 4235331i bk2: 15487a 4267411i bk3: 15589a 4256456i bk4: 16083a 4209438i bk5: 15139a 4296817i bk6: 15459a 4255359i bk7: 15605a 4260782i bk8: 16066a 4190526i bk9: 16372a 4152848i bk10: 16434a 4124283i bk11: 15736a 4210805i bk12: 15923a 4187106i bk13: 16501a 4148772i bk14: 15696a 4228354i bk15: 15564a 4250233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134334
Row_Buffer_Locality_read = 0.133421
Row_Buffer_Locality_write = 0.141131
Bank_Level_Parallism = 11.024218
Bank_Level_Parallism_Col = 2.700114
Bank_Level_Parallism_Ready = 1.242622
write_to_read_ratio_blp_rw_average = 0.202420
GrpLevelPara = 2.219404 

BW Util details:
bwutil = 0.183122 
total_CMD = 6528443 
util_bw = 1195504 
Wasted_Col = 2041172 
Wasted_Row = 148209 
Idle = 3143558 

BW Util Bottlenecks: 
RCDc_limit = 3369986 
RCDWRc_limit = 241545 
WTRc_limit = 1213870 
RTWc_limit = 1170390 
CCDLc_limit = 270610 
rwq = 0 
CCDLc_limit_alone = 186116 
WTRc_limit_alone = 1178518 
RTWc_limit_alone = 1121248 

Commands details: 
total_CMD = 6528443 
n_nop = 5816350 
Read = 253184 
Write = 0 
L2_Alloc = 0 
L2_WB = 45692 
n_act = 248621 
n_pre = 248605 
n_ref = 0 
n_req = 287202 
total_req = 298876 

Dual Bus Interface Util: 
issued_total_row = 497226 
issued_total_col = 298876 
Row_Bus_Util =  0.076163 
CoL_Bus_Util = 0.045781 
Either_Row_CoL_Bus_Util = 0.109075 
Issued_on_Two_Bus_Simul_Util = 0.012868 
issued_two_Eff = 0.117975 
queue_avg = 18.792147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5810758 n_act=249822 n_pre=249806 n_ref_event=0 n_req=288732 n_rd=254474 n_rd_L2_A=0 n_write=0 n_wr_bk=46057 bw_util=0.1841
n_activity=3524081 dram_eff=0.3411
bk0: 15716a 4261723i bk1: 15433a 4279967i bk2: 15443a 4271782i bk3: 15559a 4264376i bk4: 15363a 4286956i bk5: 16046a 4215023i bk6: 16090a 4190899i bk7: 15751a 4239811i bk8: 16335a 4186474i bk9: 15731a 4225417i bk10: 16820a 4119263i bk11: 16353a 4153720i bk12: 16203a 4142956i bk13: 16012a 4190456i bk14: 15964a 4200747i bk15: 15655a 4233553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134762
Row_Buffer_Locality_read = 0.133841
Row_Buffer_Locality_write = 0.141602
Bank_Level_Parallism = 11.011604
Bank_Level_Parallism_Col = 2.701258
Bank_Level_Parallism_Ready = 1.245290
write_to_read_ratio_blp_rw_average = 0.199985
GrpLevelPara = 2.220786 

BW Util details:
bwutil = 0.184136 
total_CMD = 6528443 
util_bw = 1202124 
Wasted_Col = 2046177 
Wasted_Row = 145660 
Idle = 3134482 

BW Util Bottlenecks: 
RCDc_limit = 3384148 
RCDWRc_limit = 242710 
WTRc_limit = 1232871 
RTWc_limit = 1156768 
CCDLc_limit = 272825 
rwq = 0 
CCDLc_limit_alone = 187095 
WTRc_limit_alone = 1196060 
RTWc_limit_alone = 1107849 

Commands details: 
total_CMD = 6528443 
n_nop = 5810758 
Read = 254474 
Write = 0 
L2_Alloc = 0 
L2_WB = 46057 
n_act = 249822 
n_pre = 249806 
n_ref = 0 
n_req = 288732 
total_req = 300531 

Dual Bus Interface Util: 
issued_total_row = 499628 
issued_total_col = 300531 
Row_Bus_Util =  0.076531 
CoL_Bus_Util = 0.046034 
Either_Row_CoL_Bus_Util = 0.109932 
Issued_on_Two_Bus_Simul_Util = 0.012633 
issued_two_Eff = 0.114917 
queue_avg = 18.684937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6849
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5814159 n_act=249132 n_pre=249116 n_ref_event=0 n_req=288296 n_rd=254336 n_rd_L2_A=0 n_write=0 n_wr_bk=45594 bw_util=0.1838
n_activity=3519663 dram_eff=0.3409
bk0: 15555a 4255495i bk1: 15655a 4244866i bk2: 15805a 4240041i bk3: 15770a 4227488i bk4: 15815a 4228025i bk5: 15609a 4260401i bk6: 15491a 4270869i bk7: 16173a 4176135i bk8: 15860a 4201162i bk9: 16260a 4182469i bk10: 15756a 4183388i bk11: 16515a 4127509i bk12: 16223a 4153741i bk13: 16196a 4161396i bk14: 15602a 4248114i bk15: 16051a 4211093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135850
Row_Buffer_Locality_read = 0.135179
Row_Buffer_Locality_write = 0.140872
Bank_Level_Parallism = 11.051641
Bank_Level_Parallism_Col = 2.697514
Bank_Level_Parallism_Ready = 1.243622
write_to_read_ratio_blp_rw_average = 0.199695
GrpLevelPara = 2.220269 

BW Util details:
bwutil = 0.183768 
total_CMD = 6528443 
util_bw = 1199720 
Wasted_Col = 2040846 
Wasted_Row = 149523 
Idle = 3138354 

BW Util Bottlenecks: 
RCDc_limit = 3373640 
RCDWRc_limit = 241741 
WTRc_limit = 1216219 
RTWc_limit = 1155027 
CCDLc_limit = 272888 
rwq = 0 
CCDLc_limit_alone = 188268 
WTRc_limit_alone = 1180656 
RTWc_limit_alone = 1105970 

Commands details: 
total_CMD = 6528443 
n_nop = 5814159 
Read = 254336 
Write = 0 
L2_Alloc = 0 
L2_WB = 45594 
n_act = 249132 
n_pre = 249116 
n_ref = 0 
n_req = 288296 
total_req = 299930 

Dual Bus Interface Util: 
issued_total_row = 498248 
issued_total_col = 299930 
Row_Bus_Util =  0.076320 
CoL_Bus_Util = 0.045942 
Either_Row_CoL_Bus_Util = 0.109411 
Issued_on_Two_Bus_Simul_Util = 0.012851 
issued_two_Eff = 0.117452 
queue_avg = 19.159954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.16
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5808282 n_act=251255 n_pre=251239 n_ref_event=0 n_req=291344 n_rd=256992 n_rd_L2_A=0 n_write=0 n_wr_bk=46153 bw_util=0.1857
n_activity=3525810 dram_eff=0.3439
bk0: 15889a 4195680i bk1: 16069a 4159865i bk2: 15717a 4225275i bk3: 16095a 4180295i bk4: 15976a 4200171i bk5: 16205a 4168890i bk6: 15668a 4209578i bk7: 15738a 4216895i bk8: 15864a 4189886i bk9: 16050a 4156300i bk10: 16599a 4082386i bk11: 16521a 4087091i bk12: 16042a 4145893i bk13: 16539a 4100467i bk14: 15993a 4172170i bk15: 16027a 4156903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137600
Row_Buffer_Locality_read = 0.136802
Row_Buffer_Locality_write = 0.143572
Bank_Level_Parallism = 11.236202
Bank_Level_Parallism_Col = 2.717754
Bank_Level_Parallism_Ready = 1.245082
write_to_read_ratio_blp_rw_average = 0.201716
GrpLevelPara = 2.233303 

BW Util details:
bwutil = 0.185738 
total_CMD = 6528443 
util_bw = 1212580 
Wasted_Col = 2043167 
Wasted_Row = 143493 
Idle = 3129203 

BW Util Bottlenecks: 
RCDc_limit = 3390941 
RCDWRc_limit = 242579 
WTRc_limit = 1227731 
RTWc_limit = 1178778 
CCDLc_limit = 276758 
rwq = 0 
CCDLc_limit_alone = 190788 
WTRc_limit_alone = 1191828 
RTWc_limit_alone = 1128711 

Commands details: 
total_CMD = 6528443 
n_nop = 5808282 
Read = 256992 
Write = 0 
L2_Alloc = 0 
L2_WB = 46153 
n_act = 251255 
n_pre = 251239 
n_ref = 0 
n_req = 291344 
total_req = 303145 

Dual Bus Interface Util: 
issued_total_row = 502494 
issued_total_col = 303145 
Row_Bus_Util =  0.076970 
CoL_Bus_Util = 0.046435 
Either_Row_CoL_Bus_Util = 0.110311 
Issued_on_Two_Bus_Simul_Util = 0.013093 
issued_two_Eff = 0.118693 
queue_avg = 19.530371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5304
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6528443 n_nop=5808730 n_act=250581 n_pre=250565 n_ref_event=0 n_req=289922 n_rd=255978 n_rd_L2_A=0 n_write=0 n_wr_bk=45691 bw_util=0.1848
n_activity=3519772 dram_eff=0.3428
bk0: 15906a 4221303i bk1: 16379a 4179100i bk2: 15390a 4245433i bk3: 15942a 4194627i bk4: 15239a 4252698i bk5: 16011a 4198040i bk6: 15621a 4234654i bk7: 16294a 4164551i bk8: 16009a 4185990i bk9: 16419a 4138185i bk10: 15651a 4190517i bk11: 16909a 4082680i bk12: 16298a 4147903i bk13: 16278a 4149012i bk14: 15721a 4239342i bk15: 15911a 4180500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135695
Row_Buffer_Locality_read = 0.134680
Row_Buffer_Locality_write = 0.143354
Bank_Level_Parallism = 11.140410
Bank_Level_Parallism_Col = 2.699319
Bank_Level_Parallism_Ready = 1.243410
write_to_read_ratio_blp_rw_average = 0.199501
GrpLevelPara = 2.224841 

BW Util details:
bwutil = 0.184834 
total_CMD = 6528443 
util_bw = 1206676 
Wasted_Col = 2047572 
Wasted_Row = 141530 
Idle = 3132665 

BW Util Bottlenecks: 
RCDc_limit = 3394202 
RCDWRc_limit = 240620 
WTRc_limit = 1230354 
RTWc_limit = 1158311 
CCDLc_limit = 273443 
rwq = 0 
CCDLc_limit_alone = 188200 
WTRc_limit_alone = 1194100 
RTWc_limit_alone = 1109322 

Commands details: 
total_CMD = 6528443 
n_nop = 5808730 
Read = 255978 
Write = 0 
L2_Alloc = 0 
L2_WB = 45691 
n_act = 250581 
n_pre = 250565 
n_ref = 0 
n_req = 289922 
total_req = 301669 

Dual Bus Interface Util: 
issued_total_row = 501146 
issued_total_col = 301669 
Row_Bus_Util =  0.076763 
CoL_Bus_Util = 0.046208 
Either_Row_CoL_Bus_Util = 0.110243 
Issued_on_Two_Bus_Simul_Util = 0.012729 
issued_two_Eff = 0.115465 
queue_avg = 19.390442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321684, Miss = 131180, Miss_rate = 0.408, Pending_hits = 2076, Reservation_fails = 5019
L2_cache_bank[1]: Access = 322092, Miss = 131369, Miss_rate = 0.408, Pending_hits = 2211, Reservation_fails = 6483
L2_cache_bank[2]: Access = 602791, Miss = 131441, Miss_rate = 0.218, Pending_hits = 2002, Reservation_fails = 9896
L2_cache_bank[3]: Access = 318702, Miss = 130355, Miss_rate = 0.409, Pending_hits = 1958, Reservation_fails = 6306
L2_cache_bank[4]: Access = 324052, Miss = 129034, Miss_rate = 0.398, Pending_hits = 1812, Reservation_fails = 7573
L2_cache_bank[5]: Access = 328298, Miss = 130791, Miss_rate = 0.398, Pending_hits = 1942, Reservation_fails = 5153
L2_cache_bank[6]: Access = 326085, Miss = 132224, Miss_rate = 0.405, Pending_hits = 2283, Reservation_fails = 5844
L2_cache_bank[7]: Access = 318732, Miss = 130217, Miss_rate = 0.409, Pending_hits = 2147, Reservation_fails = 6783
L2_cache_bank[8]: Access = 334844, Miss = 130824, Miss_rate = 0.391, Pending_hits = 2403, Reservation_fails = 7973
L2_cache_bank[9]: Access = 328832, Miss = 132128, Miss_rate = 0.402, Pending_hits = 2499, Reservation_fails = 5823
L2_cache_bank[10]: Access = 335239, Miss = 133408, Miss_rate = 0.398, Pending_hits = 2601, Reservation_fails = 4525
L2_cache_bank[11]: Access = 323618, Miss = 131565, Miss_rate = 0.407, Pending_hits = 2346, Reservation_fails = 5938
L2_cache_bank[12]: Access = 325141, Miss = 132206, Miss_rate = 0.407, Pending_hits = 2351, Reservation_fails = 6339
L2_cache_bank[13]: Access = 328815, Miss = 131156, Miss_rate = 0.399, Pending_hits = 2274, Reservation_fails = 2155
L2_cache_bank[14]: Access = 581390, Miss = 129729, Miss_rate = 0.223, Pending_hits = 2024, Reservation_fails = 4598
L2_cache_bank[15]: Access = 323934, Miss = 129004, Miss_rate = 0.398, Pending_hits = 2147, Reservation_fails = 5183
L2_cache_bank[16]: Access = 331017, Miss = 130718, Miss_rate = 0.395, Pending_hits = 2165, Reservation_fails = 4309
L2_cache_bank[17]: Access = 322427, Miss = 129328, Miss_rate = 0.401, Pending_hits = 2054, Reservation_fails = 7546
L2_cache_bank[18]: Access = 324395, Miss = 128895, Miss_rate = 0.397, Pending_hits = 2079, Reservation_fails = 4892
L2_cache_bank[19]: Access = 325163, Miss = 131005, Miss_rate = 0.403, Pending_hits = 2233, Reservation_fails = 4585
L2_cache_bank[20]: Access = 320929, Miss = 130532, Miss_rate = 0.407, Pending_hits = 1975, Reservation_fails = 4247
L2_cache_bank[21]: Access = 328159, Miss = 132024, Miss_rate = 0.402, Pending_hits = 2188, Reservation_fails = 6904
L2_cache_bank[22]: Access = 320825, Miss = 128615, Miss_rate = 0.401, Pending_hits = 1975, Reservation_fails = 3522
L2_cache_bank[23]: Access = 337043, Miss = 132930, Miss_rate = 0.394, Pending_hits = 2378, Reservation_fails = 5146
L2_total_cache_accesses = 8354207
L2_total_cache_misses = 3140678
L2_total_cache_miss_rate = 0.3759
L2_total_cache_pending_hits = 52123
L2_total_cache_reservation_fails = 136742
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4836629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2243440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 136742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 830478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 52123
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7962670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 391537
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2890
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133846
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=8354207
icnt_total_pkts_simt_to_mem=8354207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8354207
Req_Network_cycles = 2545740
Req_Network_injected_packets_per_cycle =       3.2816 
Req_Network_conflicts_per_cycle =       2.2088
Req_Network_conflicts_per_cycle_util =       3.9493
Req_Bank_Level_Parallism =       5.8676
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.7186
Req_Network_out_buffer_full_per_cycle =       0.0010
Req_Network_out_buffer_avg_util =       5.6638

Reply_Network_injected_packets_num = 8354207
Reply_Network_cycles = 2545740
Reply_Network_injected_packets_per_cycle =        3.2816
Reply_Network_conflicts_per_cycle =        1.4521
Reply_Network_conflicts_per_cycle_util =       2.5928
Reply_Bank_Level_Parallism =       5.8593
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1743
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1094
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 0 min, 2 sec (10802 sec)
gpgpu_simulation_rate = 4818 (inst/sec)
gpgpu_simulation_rate = 235 (cycle/sec)
gpgpu_silicon_slowdown = 5808510x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (269,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 15: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 400070
gpu_sim_insn = 5899811
gpu_ipc =      14.7469
gpu_tot_sim_cycle = 2945810
gpu_tot_sim_insn = 57954259
gpu_tot_ipc =      19.6735
gpu_tot_issued_cta = 2105
gpu_occupancy = 60.9962% 
gpu_tot_occupancy = 64.4351% 
max_total_param_size = 0
gpu_stall_dramfull = 4015471
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9199
partiton_level_parallism_total  =       3.0967
partiton_level_parallism_util =       5.5957
partiton_level_parallism_util_total  =       5.8657
L2_BW  =      83.8615 GB/Sec
L2_BW_total  =     135.2641 GB/Sec
gpu_total_sim_rate=4800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320443, Miss = 268559, Miss_rate = 0.838, Pending_hits = 12928, Reservation_fails = 448531
	L1D_cache_core[1]: Access = 308604, Miss = 256182, Miss_rate = 0.830, Pending_hits = 12880, Reservation_fails = 431395
	L1D_cache_core[2]: Access = 310820, Miss = 259733, Miss_rate = 0.836, Pending_hits = 12892, Reservation_fails = 428634
	L1D_cache_core[3]: Access = 312899, Miss = 258524, Miss_rate = 0.826, Pending_hits = 13092, Reservation_fails = 436733
	L1D_cache_core[4]: Access = 323432, Miss = 268197, Miss_rate = 0.829, Pending_hits = 13756, Reservation_fails = 429534
	L1D_cache_core[5]: Access = 328021, Miss = 269243, Miss_rate = 0.821, Pending_hits = 14313, Reservation_fails = 423354
	L1D_cache_core[6]: Access = 303514, Miss = 246011, Miss_rate = 0.811, Pending_hits = 12859, Reservation_fails = 424496
	L1D_cache_core[7]: Access = 338354, Miss = 283329, Miss_rate = 0.837, Pending_hits = 14162, Reservation_fails = 440048
	L1D_cache_core[8]: Access = 332482, Miss = 273890, Miss_rate = 0.824, Pending_hits = 14527, Reservation_fails = 440196
	L1D_cache_core[9]: Access = 330580, Miss = 271926, Miss_rate = 0.823, Pending_hits = 13974, Reservation_fails = 413664
	L1D_cache_core[10]: Access = 323511, Miss = 266905, Miss_rate = 0.825, Pending_hits = 13645, Reservation_fails = 432938
	L1D_cache_core[11]: Access = 307956, Miss = 249924, Miss_rate = 0.812, Pending_hits = 13189, Reservation_fails = 407547
	L1D_cache_core[12]: Access = 326455, Miss = 270266, Miss_rate = 0.828, Pending_hits = 13540, Reservation_fails = 447987
	L1D_cache_core[13]: Access = 322273, Miss = 265743, Miss_rate = 0.825, Pending_hits = 13910, Reservation_fails = 428664
	L1D_cache_core[14]: Access = 334603, Miss = 278233, Miss_rate = 0.832, Pending_hits = 14393, Reservation_fails = 446203
	L1D_cache_core[15]: Access = 315994, Miss = 261475, Miss_rate = 0.827, Pending_hits = 13982, Reservation_fails = 417034
	L1D_cache_core[16]: Access = 313472, Miss = 257637, Miss_rate = 0.822, Pending_hits = 13504, Reservation_fails = 436037
	L1D_cache_core[17]: Access = 319743, Miss = 263081, Miss_rate = 0.823, Pending_hits = 13938, Reservation_fails = 395337
	L1D_cache_core[18]: Access = 319287, Miss = 262788, Miss_rate = 0.823, Pending_hits = 13378, Reservation_fails = 428929
	L1D_cache_core[19]: Access = 318938, Miss = 263852, Miss_rate = 0.827, Pending_hits = 13868, Reservation_fails = 424237
	L1D_cache_core[20]: Access = 311206, Miss = 258541, Miss_rate = 0.831, Pending_hits = 13290, Reservation_fails = 421038
	L1D_cache_core[21]: Access = 312710, Miss = 262457, Miss_rate = 0.839, Pending_hits = 13921, Reservation_fails = 420521
	L1D_cache_core[22]: Access = 321863, Miss = 269442, Miss_rate = 0.837, Pending_hits = 13460, Reservation_fails = 431047
	L1D_cache_core[23]: Access = 312730, Miss = 259934, Miss_rate = 0.831, Pending_hits = 13458, Reservation_fails = 433493
	L1D_cache_core[24]: Access = 329915, Miss = 276006, Miss_rate = 0.837, Pending_hits = 14304, Reservation_fails = 448981
	L1D_cache_core[25]: Access = 313872, Miss = 260079, Miss_rate = 0.829, Pending_hits = 13668, Reservation_fails = 431411
	L1D_cache_core[26]: Access = 316874, Miss = 260721, Miss_rate = 0.823, Pending_hits = 13446, Reservation_fails = 448584
	L1D_cache_core[27]: Access = 330560, Miss = 276795, Miss_rate = 0.837, Pending_hits = 14109, Reservation_fails = 442543
	L1D_cache_core[28]: Access = 320615, Miss = 266838, Miss_rate = 0.832, Pending_hits = 13947, Reservation_fails = 432837
	L1D_cache_core[29]: Access = 318651, Miss = 265397, Miss_rate = 0.833, Pending_hits = 13264, Reservation_fails = 446729
	L1D_total_cache_accesses = 9600377
	L1D_total_cache_misses = 7951708
	L1D_total_cache_miss_rate = 0.8283
	L1D_total_cache_pending_hits = 409597
	L1D_total_cache_reservation_fails = 12938682
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.145
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1219760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 409597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7288275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12937808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 265342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 409597
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 252856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9182974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 417403

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 758881
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12164666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8687, 9047, 9043, 8036, 8862, 8797, 8678, 9620, 7324, 7875, 9172, 8320, 9190, 8709, 8219, 8419, 9627, 10324, 10248, 8126, 8725, 9609, 9489, 10077, 6394, 6869, 6615, 6765, 7205, 7483, 8060, 7669, 
gpgpu_n_tot_thrd_icount = 257440384
gpgpu_n_tot_w_icount = 8045012
gpgpu_n_stall_shd_mem = 8253385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8704901
gpgpu_n_mem_write_global = 417403
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11650943
gpgpu_n_store_insn = 569998
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4310016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7365721
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 887664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10085274	W0_Idle:23934419	W0_Scoreboard:166996679	W1:2549606	W2:1138723	W3:707105	W4:464363	W5:323609	W6:238932	W7:180757	W8:148899	W9:130541	W10:115502	W11:107500	W12:106472	W13:101283	W14:97393	W15:97084	W16:91488	W17:87356	W18:87425	W19:83961	W20:87997	W21:83296	W22:74683	W23:69051	W24:57310	W25:48371	W26:42540	W27:36069	W28:31977	W29:24277	W30:16108	W31:8044	W32:607290
single_issue_nums: WS0:2018203	WS1:2003326	WS2:1995639	WS3:2027844	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60428936 {8:7553617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16696120 {40:417403,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 46051360 {40:1151284,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 302144680 {40:7553617,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3339224 {8:417403,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 46051360 {40:1151284,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 607 
avg_icnt2mem_latency = 135 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:881566 	21903 	47279 	102629 	199508 	314297 	490524 	726347 	774521 	259369 	5796 	413 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4081393 	2043883 	1637501 	907136 	411983 	40403 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	565873 	167842 	84214 	53588 	5914084 	613466 	546819 	544708 	404261 	198256 	29144 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7258638 	1332261 	406214 	108655 	15808 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1223 	1017 	421 	96 	120 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        31        33        64        64        64        64        19        20         8        12         8         8        44        42 
dram[1]:        64        57        48        48        64        64        64        64        20        20        13        12         8         8        44        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        48 
dram[3]:        48        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        42        44        38        64        64        64        64        20        20         8        10        11         8        52        41 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        54        64        44        44        64        64        64        64        20        20        12        12         8         8        42        49 
dram[7]:        64        53        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        55        64        44        44        64        64        64        64        16        18         9         8         8        15        52        46 
dram[9]:        64        57        37        44        64        64        64        64        16        16        12         8         8        18        46        52 
dram[10]:        61        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     17027    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     93177    166561    193970     62008     44897    104733     49077    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     22401    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     77062    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980     59945     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     80133    139634     93775     86623    132986     93400    122780     45678    102378     48002 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.157546  1.155980  1.152436  1.158031  1.161434  1.152236  1.159365  1.159875  1.150912  1.167382  1.172381  1.168041  1.164398  1.163450  1.162636  1.165581 
dram[1]:  1.154507  1.152815  1.147963  1.143965  1.159939  1.151477  1.153415  1.160701  1.174378  1.159732  1.172778  1.176125  1.151071  1.149597  1.153257  1.149457 
dram[2]:  1.142246  1.147184  1.137243  1.140401  1.150662  1.151039  1.143035  1.152938  1.151060  1.167140  1.162813  1.165901  1.162038  1.160973  1.149170  1.139568 
dram[3]:  1.150893  1.163952  1.152122  1.138775  1.154573  1.164959  1.162928  1.146964  1.164319  1.160071  1.170399  1.184215  1.161294  1.179935  1.156777  1.147453 
dram[4]:  1.146005  1.165215  1.152871  1.159256  1.161614  1.146989  1.164865  1.163920  1.166464  1.179789  1.170381  1.176847  1.167907  1.161217  1.164407  1.155066 
dram[5]:  1.177643  1.157839  1.156805  1.155052  1.170128  1.171687  1.165115  1.151808  1.166290  1.163684  1.203766  1.174310  1.171723  1.179731  1.152781  1.170174 
dram[6]:  1.157525  1.153965  1.159219  1.160000  1.152862  1.161525  1.163827  1.163010  1.183720  1.160160  1.168954  1.183589  1.167949  1.163255  1.160692  1.162148 
dram[7]:  1.152998  1.158676  1.143961  1.142967  1.160431  1.149381  1.145527  1.152834  1.157889  1.170848  1.170653  1.156879  1.154626  1.174173  1.152528  1.150523 
dram[8]:  1.150726  1.154792  1.137126  1.148884  1.148469  1.158941  1.159477  1.153864  1.173545  1.154634  1.178694  1.177155  1.155719  1.165180  1.149853  1.157427 
dram[9]:  1.148405  1.148054  1.155549  1.151544  1.155430  1.154376  1.150665  1.165211  1.155574  1.171714  1.154680  1.169023  1.161561  1.158248  1.158777  1.163780 
dram[10]:  1.153298  1.156235  1.154405  1.160957  1.157507  1.170236  1.149076  1.157811  1.154143  1.157727  1.180052  1.183962  1.156367  1.167499  1.157870  1.155174 
dram[11]:  1.143223  1.162886  1.144176  1.152655  1.143598  1.152111  1.147119  1.162448  1.159285  1.167712  1.151057  1.191187  1.168808  1.155754  1.154453  1.150908 
average row locality = 3824241/3298152 = 1.159510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17454     17447     17426     17441     17888     17416     17310     17492     17481     17801     18319     17720     17941     18332     17456     17714 
dram[1]:     17325     17345     17306     17245     17507     17188     17487     17547     18381     17591     18382     18364     17507     17584     17482     17467 
dram[2]:     17250     17306     16853     17190     17346     17623     17102     17320     17461     17837     17823     17874     18216     18339     17473     17040 
dram[3]:     17338     17408     17427     16924     17654     17675     17925     16963     17921     17426     18094     18120     18257     18454     17594     17030 
dram[4]:     16923     17762     17474     17683     17556     17102     17788     17769     17854     18430     17935     18533     18152     17997     17455     17231 
dram[5]:     17886     17396     17547     17561     17898     17937     17816     17155     17801     17820     19072     17855     18215     18346     17296     17749 
dram[6]:     17366     17139     17590     17704     17303     17476     17632     17759     18471     17716     18055     18474     18218     17785     17579     17510 
dram[7]:     17331     17213     17068     17108     17717     16801     17007     17236     17656     18019     18103     17521     17612     18173     17208     17215 
dram[8]:     17226     17100     17068     17122     17010     17766     17670     17438     18033     17400     18494     18074     17909     17796     17611     17275 
dram[9]:     17157     17121     17365     17324     17424     17242     17094     17891     17545     17849     17376     18136     17912     17772     17195     17561 
dram[10]:     17380     17660     17371     17693     17575     17883     17363     17447     17472     17640     18251     18271     17705     18348     17549     17626 
dram[11]:     17412     17934     16951     17541     16789     17563     17279     17871     17659     18121     17233     18590     17963     17927     17244     17467 
total dram reads = 3384102
bank skew: 19072/16789 = 1.14
chip skew: 285350/278988 = 1.02
number of total write accesses:
dram[0]:      3046      3022      2911      2914      3037      3062      3040      2985      3103      3086      3247      3157      3204      3221      3075      3154 
dram[1]:      2996      3006      2872      2907      3017      2981      3011      3101      3156      3116      3214      3291      3214      3088      3043      2999 
dram[2]:      3002      2986      2829      2888      3009      2961      2940      2954      3046      3071      3251      3249      3226      3224      3059      3079 
dram[3]:      3036      3019      2907      2866      3022      3027      2967      2949      3099      3051      3206      3315      3158      3232      3080      3127 
dram[4]:      2910      3084      2874      2893      3042      2903      3008      3090      3079      3162      3146      3202      3187      3153      3097      3086 
dram[5]:      3066      2996      2851      2860      2983      3086      2995      2957      3124      3059      3328      3201      3171      3266      3083      3091 
dram[6]:      3004      3001      2903      2951      3029      2909      3028      3008      3167      3116      3165      3280      3190      3147      3098      3138 
dram[7]:      2996      3002      2888      2810      3067      2967      2901      3001      3110      3141      3275      3123      3212      3220      3021      3076 
dram[8]:      2978      2947      2840      2868      2918      3027      3014      3013      3179      3130      3235      3284      3275      3224      3113      3105 
dram[9]:      3019      2990      2884      2766      3041      2958      2940      3042      3060      3134      3187      3238      3157      3202      3080      3062 
dram[10]:      2981      3000      2876      2901      3004      3075      2960      3014      3069      3174      3303      3290      3108      3230      3113      3114 
dram[11]:      3002      3022      2841      2867      2916      2968      2974      3006      3112      3148      3135      3278      3213      3167      3043      3038 
total dram writes = 587940
bank skew: 3328/2766 = 1.20
chip skew: 49264/48730 = 1.01
average mf latency per bank:
dram[0]:       1252      1279      1235      1315      1293      1294      1214      1297      1217      1292      1265      1292      1279      1313      1285      1316
dram[1]:       1511      1289      1398      1269      1387      1291      1349      1270      5615      1298      1435      1322      1337      1255      1446      1295
dram[2]:       1209      1281      1297      1233      1275      1261      1214      1238      1225      1298      1221      1292      1266      1242      1248      1314
dram[3]:       1327      1315      1348      1282      1346      1334      1341      1294      1333      1300      1459      1334      1384      1366      1426      1338
dram[4]:       1349      1517      1391      1491      1379      1495      1313      1421      1351      1523      1364      1497      1346      1487      1386      1480
dram[5]:       1542      1464      1567      1446      1611      1467      1500      1396      1428      1425      1584      1438      1468      1429      1530      1485
dram[6]:       1430      1294      1466      1312      1416      1362      1464      1313      1505      1309      1456      1385      1461      1347      1502      1328
dram[7]:       1277      1319      5731      1282      1296      1264      1252      1330      1262      1333      1273      1289      1265      1304      1351      1326
dram[8]:       1340      1265      1401      1302      1344      1290      1372      1273      1350      1251      1351      1381      1307      1290      1378      1356
dram[9]:       1311      1320      1370      1406      1311      1362      1362      1422      1380      1419      1300      1353      1337      1351      1397      1391
dram[10]:       1268      1385      1292      1407      1249      1391      1249      1394      1232      1373      1295      1418      1262      1377      1269      1385
dram[11]:       1234      1397      1258      1368      1245      1426      1225      1395      1303      1402      1266      1490      1249      1411      1281      1413
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6474      6335
dram[1]:       6150      5827      6289      5504      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5249      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      5966      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      5670      6500      5702      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6764470 n_act=275451 n_pre=275435 n_ref_event=0 n_req=319735 n_rd=282638 n_rd_L2_A=0 n_write=0 n_wr_bk=49264 bw_util=0.1757
n_activity=3869757 dram_eff=0.3431
bk0: 17454a 4990560i bk1: 17447a 4970806i bk2: 17426a 4990890i bk3: 17441a 4995218i bk4: 17888a 4959630i bk5: 17416a 4995778i bk6: 17310a 5030499i bk7: 17492a 5003428i bk8: 17481a 4979110i bk9: 17801a 4961983i bk10: 18319a 4901293i bk11: 17720a 4945727i bk12: 17941a 4906269i bk13: 18332a 4876230i bk14: 17456a 4989477i bk15: 17714a 4961072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138508
Row_Buffer_Locality_read = 0.137887
Row_Buffer_Locality_write = 0.143246
Bank_Level_Parallism = 11.208607
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.241182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175740 
total_CMD = 7554408 
util_bw = 1327608 
Wasted_Col = 2246712 
Wasted_Row = 157979 
Idle = 3822109 

BW Util Bottlenecks: 
RCDc_limit = 3731767 
RCDWRc_limit = 261182 
WTRc_limit = 1325216 
RTWc_limit = 1270428 
CCDLc_limit = 299764 
rwq = 0 
CCDLc_limit_alone = 207366 
WTRc_limit_alone = 1286763 
RTWc_limit_alone = 1216483 

Commands details: 
total_CMD = 7554408 
n_nop = 6764470 
Read = 282638 
Write = 0 
L2_Alloc = 0 
L2_WB = 49264 
n_act = 275451 
n_pre = 275435 
n_ref = 0 
n_req = 319735 
total_req = 331902 

Dual Bus Interface Util: 
issued_total_row = 550886 
issued_total_col = 331902 
Row_Bus_Util =  0.072922 
CoL_Bus_Util = 0.043935 
Either_Row_CoL_Bus_Util = 0.104566 
Issued_on_Two_Bus_Simul_Util = 0.012291 
issued_two_Eff = 0.117541 
queue_avg = 18.752048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6767122 n_act=275189 n_pre=275173 n_ref_event=0 n_req=318413 n_rd=281708 n_rd_L2_A=0 n_write=0 n_wr_bk=49012 bw_util=0.1751
n_activity=3861441 dram_eff=0.3426
bk0: 17325a 5024987i bk1: 17345a 5018781i bk2: 17306a 5007680i bk3: 17245a 5002494i bk4: 17507a 4998444i bk5: 17188a 5024991i bk6: 17487a 4986856i bk7: 17547a 4994004i bk8: 18381a 4902593i bk9: 17591a 4957506i bk10: 18382a 4867220i bk11: 18364a 4890101i bk12: 17507a 4961033i bk13: 17584a 4950606i bk14: 17482a 4996233i bk15: 17467a 4992047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135748
Row_Buffer_Locality_read = 0.135516
Row_Buffer_Locality_write = 0.137529
Bank_Level_Parallism = 11.198368
Bank_Level_Parallism_Col = 2.701056
Bank_Level_Parallism_Ready = 1.240076
write_to_read_ratio_blp_rw_average = 0.198602
GrpLevelPara = 2.222738 

BW Util details:
bwutil = 0.175114 
total_CMD = 7554408 
util_bw = 1322880 
Wasted_Col = 2246675 
Wasted_Row = 155578 
Idle = 3829275 

BW Util Bottlenecks: 
RCDc_limit = 3735846 
RCDWRc_limit = 260912 
WTRc_limit = 1325519 
RTWc_limit = 1271482 
CCDLc_limit = 299659 
rwq = 0 
CCDLc_limit_alone = 207077 
WTRc_limit_alone = 1286438 
RTWc_limit_alone = 1217981 

Commands details: 
total_CMD = 7554408 
n_nop = 6767122 
Read = 281708 
Write = 0 
L2_Alloc = 0 
L2_WB = 49012 
n_act = 275189 
n_pre = 275173 
n_ref = 0 
n_req = 318413 
total_req = 330720 

Dual Bus Interface Util: 
issued_total_row = 550362 
issued_total_col = 330720 
Row_Bus_Util =  0.072853 
CoL_Bus_Util = 0.043778 
Either_Row_CoL_Bus_Util = 0.104215 
Issued_on_Two_Bus_Simul_Util = 0.012416 
issued_two_Eff = 0.119138 
queue_avg = 18.535404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6768413 n_act=274867 n_pre=274851 n_ref_event=0 n_req=316535 n_rd=280053 n_rd_L2_A=0 n_write=0 n_wr_bk=48774 bw_util=0.1741
n_activity=3874275 dram_eff=0.3395
bk0: 17250a 5070220i bk1: 17306a 5073885i bk2: 16853a 5120268i bk3: 17190a 5089427i bk4: 17346a 5076833i bk5: 17623a 5049902i bk6: 17102a 5091287i bk7: 17320a 5071366i bk8: 17461a 5026390i bk9: 17837a 5008759i bk10: 17823a 4980392i bk11: 17874a 4976518i bk12: 18216a 4955081i bk13: 18339a 4938940i bk14: 17473a 5036393i bk15: 17040a 5081546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131641
Row_Buffer_Locality_read = 0.131404
Row_Buffer_Locality_write = 0.133463
Bank_Level_Parallism = 10.872650
Bank_Level_Parallism_Col = 2.662238
Bank_Level_Parallism_Ready = 1.235432
write_to_read_ratio_blp_rw_average = 0.193639
GrpLevelPara = 2.198353 

BW Util details:
bwutil = 0.174111 
total_CMD = 7554408 
util_bw = 1315308 
Wasted_Col = 2262757 
Wasted_Row = 159005 
Idle = 3817338 

BW Util Bottlenecks: 
RCDc_limit = 3749215 
RCDWRc_limit = 261420 
WTRc_limit = 1320762 
RTWc_limit = 1227164 
CCDLc_limit = 297433 
rwq = 0 
CCDLc_limit_alone = 207031 
WTRc_limit_alone = 1282155 
RTWc_limit_alone = 1175369 

Commands details: 
total_CMD = 7554408 
n_nop = 6768413 
Read = 280053 
Write = 0 
L2_Alloc = 0 
L2_WB = 48774 
n_act = 274867 
n_pre = 274851 
n_ref = 0 
n_req = 316535 
total_req = 328827 

Dual Bus Interface Util: 
issued_total_row = 549718 
issued_total_col = 328827 
Row_Bus_Util =  0.072768 
CoL_Bus_Util = 0.043528 
Either_Row_CoL_Bus_Util = 0.104045 
Issued_on_Two_Bus_Simul_Util = 0.012251 
issued_two_Eff = 0.117749 
queue_avg = 16.961365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9614
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6766017 n_act=274933 n_pre=274917 n_ref_event=0 n_req=318956 n_rd=282210 n_rd_L2_A=0 n_write=0 n_wr_bk=49061 bw_util=0.1754
n_activity=3877595 dram_eff=0.3417
bk0: 17338a 5006149i bk1: 17408a 5012953i bk2: 17427a 5022752i bk3: 16924a 5034856i bk4: 17654a 4977491i bk5: 17675a 4968566i bk6: 17925a 4939417i bk7: 16963a 5036827i bk8: 17921a 4945582i bk9: 17426a 4972612i bk10: 18094a 4908321i bk11: 18120a 4903267i bk12: 18257a 4884142i bk13: 18454a 4883501i bk14: 17594a 4970925i bk15: 17030a 5035021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138022
Row_Buffer_Locality_read = 0.137702
Row_Buffer_Locality_write = 0.140478
Bank_Level_Parallism = 11.191949
Bank_Level_Parallism_Col = 2.699886
Bank_Level_Parallism_Ready = 1.241609
write_to_read_ratio_blp_rw_average = 0.198376
GrpLevelPara = 2.223923 

BW Util details:
bwutil = 0.175405 
total_CMD = 7554408 
util_bw = 1325084 
Wasted_Col = 2247566 
Wasted_Row = 161703 
Idle = 3820055 

BW Util Bottlenecks: 
RCDc_limit = 3728621 
RCDWRc_limit = 261190 
WTRc_limit = 1324262 
RTWc_limit = 1275159 
CCDLc_limit = 301268 
rwq = 0 
CCDLc_limit_alone = 208581 
WTRc_limit_alone = 1285518 
RTWc_limit_alone = 1221216 

Commands details: 
total_CMD = 7554408 
n_nop = 6766017 
Read = 282210 
Write = 0 
L2_Alloc = 0 
L2_WB = 49061 
n_act = 274933 
n_pre = 274917 
n_ref = 0 
n_req = 318956 
total_req = 331271 

Dual Bus Interface Util: 
issued_total_row = 549850 
issued_total_col = 331271 
Row_Bus_Util =  0.072785 
CoL_Bus_Util = 0.043851 
Either_Row_CoL_Bus_Util = 0.104362 
Issued_on_Two_Bus_Simul_Util = 0.012275 
issued_two_Eff = 0.117619 
queue_avg = 19.027323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6766020 n_act=275420 n_pre=275404 n_ref_event=0 n_req=320262 n_rd=283644 n_rd_L2_A=0 n_write=0 n_wr_bk=48916 bw_util=0.1761
n_activity=3873058 dram_eff=0.3435
bk0: 16923a 5032832i bk1: 17762a 4923253i bk2: 17474a 4965340i bk3: 17683a 4946306i bk4: 17556a 4965499i bk5: 17102a 5010663i bk6: 17788a 4932645i bk7: 17769a 4927298i bk8: 17854a 4927267i bk9: 18430a 4852407i bk10: 17935a 4876233i bk11: 18533a 4839913i bk12: 18152a 4868363i bk13: 17997a 4893624i bk14: 17455a 4955942i bk15: 17231a 4999677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140017
Row_Buffer_Locality_read = 0.139883
Row_Buffer_Locality_write = 0.141051
Bank_Level_Parallism = 11.352694
Bank_Level_Parallism_Col = 2.717004
Bank_Level_Parallism_Ready = 1.242323
write_to_read_ratio_blp_rw_average = 0.200818
GrpLevelPara = 2.235884 

BW Util details:
bwutil = 0.176088 
total_CMD = 7554408 
util_bw = 1330240 
Wasted_Col = 2242738 
Wasted_Row = 160246 
Idle = 3821184 

BW Util Bottlenecks: 
RCDc_limit = 3728929 
RCDWRc_limit = 258671 
WTRc_limit = 1317144 
RTWc_limit = 1300890 
CCDLc_limit = 304405 
rwq = 0 
CCDLc_limit_alone = 210277 
WTRc_limit_alone = 1278453 
RTWc_limit_alone = 1245453 

Commands details: 
total_CMD = 7554408 
n_nop = 6766020 
Read = 283644 
Write = 0 
L2_Alloc = 0 
L2_WB = 48916 
n_act = 275420 
n_pre = 275404 
n_ref = 0 
n_req = 320262 
total_req = 332560 

Dual Bus Interface Util: 
issued_total_row = 550824 
issued_total_col = 332560 
Row_Bus_Util =  0.072914 
CoL_Bus_Util = 0.044022 
Either_Row_CoL_Bus_Util = 0.104361 
Issued_on_Two_Bus_Simul_Util = 0.012575 
issued_two_Eff = 0.120494 
queue_avg = 19.460165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6764381 n_act=275683 n_pre=275667 n_ref_event=0 n_req=322053 n_rd=285350 n_rd_L2_A=0 n_write=0 n_wr_bk=49117 bw_util=0.1771
n_activity=3871689 dram_eff=0.3456
bk0: 17886a 4879949i bk1: 17396a 4939775i bk2: 17547a 4922157i bk3: 17561a 4915791i bk4: 17898a 4913433i bk5: 17937a 4894754i bk6: 17816a 4919742i bk7: 17155a 4989397i bk8: 17801a 4901164i bk9: 17820a 4880068i bk10: 19072a 4768023i bk11: 17855a 4865268i bk12: 18215a 4825119i bk13: 18346a 4833131i bk14: 17296a 4933461i bk15: 17749a 4897981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143986
Row_Buffer_Locality_read = 0.143522
Row_Buffer_Locality_write = 0.147590
Bank_Level_Parallism = 11.532773
Bank_Level_Parallism_Col = 2.733804
Bank_Level_Parallism_Ready = 1.247721
write_to_read_ratio_blp_rw_average = 0.201591
GrpLevelPara = 2.247171 

BW Util details:
bwutil = 0.177098 
total_CMD = 7554408 
util_bw = 1337868 
Wasted_Col = 2233211 
Wasted_Row = 159848 
Idle = 3823481 

BW Util Bottlenecks: 
RCDc_limit = 3720235 
RCDWRc_limit = 256592 
WTRc_limit = 1312126 
RTWc_limit = 1313580 
CCDLc_limit = 306120 
rwq = 0 
CCDLc_limit_alone = 210909 
WTRc_limit_alone = 1273823 
RTWc_limit_alone = 1256672 

Commands details: 
total_CMD = 7554408 
n_nop = 6764381 
Read = 285350 
Write = 0 
L2_Alloc = 0 
L2_WB = 49117 
n_act = 275683 
n_pre = 275667 
n_ref = 0 
n_req = 322053 
total_req = 334467 

Dual Bus Interface Util: 
issued_total_row = 551350 
issued_total_col = 334467 
Row_Bus_Util =  0.072984 
CoL_Bus_Util = 0.044274 
Either_Row_CoL_Bus_Util = 0.104578 
Issued_on_Two_Bus_Simul_Util = 0.012680 
issued_two_Eff = 0.121249 
queue_avg = 20.278605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6766567 n_act=275348 n_pre=275332 n_ref_event=0 n_req=320505 n_rd=283777 n_rd_L2_A=0 n_write=0 n_wr_bk=49134 bw_util=0.1763
n_activity=3862684 dram_eff=0.3447
bk0: 17366a 4987593i bk1: 17139a 5011607i bk2: 17590a 4966751i bk3: 17704a 4955596i bk4: 17303a 4999976i bk5: 17476a 4981872i bk6: 17632a 4962321i bk7: 17759a 4937431i bk8: 18471a 4873088i bk9: 17716a 4932361i bk10: 18055a 4901050i bk11: 18474a 4884228i bk12: 18218a 4879229i bk13: 17785a 4923371i bk14: 17579a 4958460i bk15: 17510a 4970530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140900
Row_Buffer_Locality_read = 0.140272
Row_Buffer_Locality_write = 0.145747
Bank_Level_Parallism = 11.319195
Bank_Level_Parallism_Col = 2.718263
Bank_Level_Parallism_Ready = 1.245568
write_to_read_ratio_blp_rw_average = 0.199843
GrpLevelPara = 2.231987 

BW Util details:
bwutil = 0.176274 
total_CMD = 7554408 
util_bw = 1331644 
Wasted_Col = 2238196 
Wasted_Row = 155713 
Idle = 3828855 

BW Util Bottlenecks: 
RCDc_limit = 3723919 
RCDWRc_limit = 258249 
WTRc_limit = 1314826 
RTWc_limit = 1287877 
CCDLc_limit = 306153 
rwq = 0 
CCDLc_limit_alone = 211705 
WTRc_limit_alone = 1275915 
RTWc_limit_alone = 1232340 

Commands details: 
total_CMD = 7554408 
n_nop = 6766567 
Read = 283777 
Write = 0 
L2_Alloc = 0 
L2_WB = 49134 
n_act = 275348 
n_pre = 275332 
n_ref = 0 
n_req = 320505 
total_req = 332911 

Dual Bus Interface Util: 
issued_total_row = 550680 
issued_total_col = 332911 
Row_Bus_Util =  0.072895 
CoL_Bus_Util = 0.044068 
Either_Row_CoL_Bus_Util = 0.104289 
Issued_on_Two_Bus_Simul_Util = 0.012675 
issued_two_Eff = 0.121535 
queue_avg = 19.215366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6773803 n_act=272941 n_pre=272925 n_ref_event=0 n_req=315537 n_rd=278988 n_rd_L2_A=0 n_write=0 n_wr_bk=48810 bw_util=0.1736
n_activity=3862718 dram_eff=0.3394
bk0: 17331a 5048566i bk1: 17213a 5045034i bk2: 17068a 5069502i bk3: 17108a 5062524i bk4: 17717a 5013140i bk5: 16801a 5092371i bk6: 17007a 5063646i bk7: 17236a 5063564i bk8: 17656a 4996581i bk9: 18019a 4955216i bk10: 18103a 4920039i bk11: 17521a 4994286i bk12: 17612a 4980171i bk13: 18173a 4942840i bk14: 17208a 5036340i bk15: 17215a 5044385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134995
Row_Buffer_Locality_read = 0.134493
Row_Buffer_Locality_write = 0.138827
Bank_Level_Parallism = 11.007740
Bank_Level_Parallism_Col = 2.680606
Bank_Level_Parallism_Ready = 1.236611
write_to_read_ratio_blp_rw_average = 0.198452
GrpLevelPara = 2.208480 

BW Util details:
bwutil = 0.173566 
total_CMD = 7554408 
util_bw = 1311192 
Wasted_Col = 2245393 
Wasted_Row = 164542 
Idle = 3833281 

BW Util Bottlenecks: 
RCDc_limit = 3712798 
RCDWRc_limit = 260541 
WTRc_limit = 1306351 
RTWc_limit = 1258435 
CCDLc_limit = 295725 
rwq = 0 
CCDLc_limit_alone = 205092 
WTRc_limit_alone = 1268577 
RTWc_limit_alone = 1205576 

Commands details: 
total_CMD = 7554408 
n_nop = 6773803 
Read = 278988 
Write = 0 
L2_Alloc = 0 
L2_WB = 48810 
n_act = 272941 
n_pre = 272925 
n_ref = 0 
n_req = 315537 
total_req = 327798 

Dual Bus Interface Util: 
issued_total_row = 545866 
issued_total_col = 327798 
Row_Bus_Util =  0.072258 
CoL_Bus_Util = 0.043392 
Either_Row_CoL_Bus_Util = 0.103331 
Issued_on_Two_Bus_Simul_Util = 0.012319 
issued_two_Eff = 0.119214 
queue_avg = 17.954636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9546
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6767852 n_act=274399 n_pre=274383 n_ref_event=0 n_req=317732 n_rd=280992 n_rd_L2_A=0 n_write=0 n_wr_bk=49150 bw_util=0.1748
n_activity=3872360 dram_eff=0.341
bk0: 17226a 5062279i bk1: 17100a 5060522i bk2: 17068a 5056814i bk3: 17122a 5054234i bk4: 17010a 5075425i bk5: 17766a 4997321i bk6: 17670a 4987266i bk7: 17438a 5020377i bk8: 18033a 4964156i bk9: 17400a 5009520i bk10: 18494a 4900140i bk11: 18074a 4928794i bk12: 17909a 4920124i bk13: 17796a 4962198i bk14: 17611a 4979566i bk15: 17275a 5018237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136382
Row_Buffer_Locality_read = 0.135897
Row_Buffer_Locality_write = 0.140093
Bank_Level_Parallism = 11.069742
Bank_Level_Parallism_Col = 2.689620
Bank_Level_Parallism_Ready = 1.240676
write_to_read_ratio_blp_rw_average = 0.197257
GrpLevelPara = 2.214576 

BW Util details:
bwutil = 0.174808 
total_CMD = 7554408 
util_bw = 1320568 
Wasted_Col = 2248766 
Wasted_Row = 160970 
Idle = 3824104 

BW Util Bottlenecks: 
RCDc_limit = 3727489 
RCDWRc_limit = 260683 
WTRc_limit = 1322706 
RTWc_limit = 1256099 
CCDLc_limit = 300008 
rwq = 0 
CCDLc_limit_alone = 207538 
WTRc_limit_alone = 1283575 
RTWc_limit_alone = 1202760 

Commands details: 
total_CMD = 7554408 
n_nop = 6767852 
Read = 280992 
Write = 0 
L2_Alloc = 0 
L2_WB = 49150 
n_act = 274399 
n_pre = 274383 
n_ref = 0 
n_req = 317732 
total_req = 330142 

Dual Bus Interface Util: 
issued_total_row = 548782 
issued_total_col = 330142 
Row_Bus_Util =  0.072644 
CoL_Bus_Util = 0.043702 
Either_Row_CoL_Bus_Util = 0.104119 
Issued_on_Two_Bus_Simul_Util = 0.012227 
issued_two_Eff = 0.117433 
queue_avg = 18.180639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1806
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6772027 n_act=273386 n_pre=273370 n_ref_event=0 n_req=316507 n_rd=279964 n_rd_L2_A=0 n_write=0 n_wr_bk=48760 bw_util=0.1741
n_activity=3868969 dram_eff=0.3399
bk0: 17157a 5057519i bk1: 17121a 5059213i bk2: 17365a 5049028i bk3: 17324a 5036671i bk4: 17424a 5039234i bk5: 17242a 5062308i bk6: 17094a 5074822i bk7: 17891a 4976077i bk8: 17545a 4998213i bk9: 17849a 4984992i bk10: 17376a 4987211i bk11: 18136a 4923604i bk12: 17912a 4940903i bk13: 17772a 4960616i bk14: 17195a 5044466i bk15: 17561a 5018360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136243
Row_Buffer_Locality_read = 0.135907
Row_Buffer_Locality_write = 0.138823
Bank_Level_Parallism = 11.022561
Bank_Level_Parallism_Col = 2.680673
Bank_Level_Parallism_Ready = 1.238226
write_to_read_ratio_blp_rw_average = 0.196541
GrpLevelPara = 2.209934 

BW Util details:
bwutil = 0.174057 
total_CMD = 7554408 
util_bw = 1314896 
Wasted_Col = 2245341 
Wasted_Row = 166508 
Idle = 3827663 

BW Util Bottlenecks: 
RCDc_limit = 3715794 
RCDWRc_limit = 260940 
WTRc_limit = 1308403 
RTWc_limit = 1248171 
CCDLc_limit = 298977 
rwq = 0 
CCDLc_limit_alone = 207955 
WTRc_limit_alone = 1270437 
RTWc_limit_alone = 1195115 

Commands details: 
total_CMD = 7554408 
n_nop = 6772027 
Read = 279964 
Write = 0 
L2_Alloc = 0 
L2_WB = 48760 
n_act = 273386 
n_pre = 273370 
n_ref = 0 
n_req = 316507 
total_req = 328724 

Dual Bus Interface Util: 
issued_total_row = 546756 
issued_total_col = 328724 
Row_Bus_Util =  0.072376 
CoL_Bus_Util = 0.043514 
Either_Row_CoL_Bus_Util = 0.103566 
Issued_on_Two_Bus_Simul_Util = 0.012324 
issued_two_Eff = 0.118994 
queue_avg = 18.191515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6765526 n_act=275701 n_pre=275685 n_ref_event=0 n_req=320051 n_rd=283234 n_rd_L2_A=0 n_write=0 n_wr_bk=49212 bw_util=0.176
n_activity=3876575 dram_eff=0.343
bk0: 17380a 4998338i bk1: 17660a 4958922i bk2: 17371a 5014384i bk3: 17693a 4979896i bk4: 17575a 5002928i bk5: 17883a 4962982i bk6: 17363a 5002850i bk7: 17447a 5007052i bk8: 17472a 4988308i bk9: 17640a 4957101i bk10: 18251a 4873356i bk11: 18271a 4868313i bk12: 17705a 4937569i bk13: 18348a 4877303i bk14: 17549a 4969535i bk15: 17626a 4946316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138572
Row_Buffer_Locality_read = 0.138112
Row_Buffer_Locality_write = 0.142108
Bank_Level_Parallism = 11.225079
Bank_Level_Parallism_Col = 2.703571
Bank_Level_Parallism_Ready = 1.240373
write_to_read_ratio_blp_rw_average = 0.199259
GrpLevelPara = 2.225196 

BW Util details:
bwutil = 0.176028 
total_CMD = 7554408 
util_bw = 1329784 
Wasted_Col = 2247458 
Wasted_Row = 160044 
Idle = 3817122 

BW Util Bottlenecks: 
RCDc_limit = 3735335 
RCDWRc_limit = 260496 
WTRc_limit = 1317211 
RTWc_limit = 1278512 
CCDLc_limit = 303362 
rwq = 0 
CCDLc_limit_alone = 210689 
WTRc_limit_alone = 1279002 
RTWc_limit_alone = 1224048 

Commands details: 
total_CMD = 7554408 
n_nop = 6765526 
Read = 283234 
Write = 0 
L2_Alloc = 0 
L2_WB = 49212 
n_act = 275701 
n_pre = 275685 
n_ref = 0 
n_req = 320051 
total_req = 332446 

Dual Bus Interface Util: 
issued_total_row = 551386 
issued_total_col = 332446 
Row_Bus_Util =  0.072989 
CoL_Bus_Util = 0.044007 
Either_Row_CoL_Bus_Util = 0.104427 
Issued_on_Two_Bus_Simul_Util = 0.012569 
issued_two_Eff = 0.120360 
queue_avg = 18.772707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7727
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7554408 n_nop=6765852 n_act=274841 n_pre=274825 n_ref_event=0 n_req=317955 n_rd=281544 n_rd_L2_A=0 n_write=0 n_wr_bk=48730 bw_util=0.1749
n_activity=3869344 dram_eff=0.3414
bk0: 17412a 5034093i bk1: 17934a 4991778i bk2: 16951a 5060379i bk3: 17541a 5008657i bk4: 16789a 5076145i bk5: 17563a 5016113i bk6: 17279a 5041752i bk7: 17871a 4982484i bk8: 17659a 4991673i bk9: 18121a 4942994i bk10: 17233a 5006049i bk11: 18590a 4888134i bk12: 17963a 4951340i bk13: 17927a 4951526i bk14: 17244a 5059649i bk15: 17467a 4987542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135598
Row_Buffer_Locality_read = 0.134949
Row_Buffer_Locality_write = 0.140617
Bank_Level_Parallism = 11.061917
Bank_Level_Parallism_Col = 2.679876
Bank_Level_Parallism_Ready = 1.237600
write_to_read_ratio_blp_rw_average = 0.196288
GrpLevelPara = 2.212909 

BW Util details:
bwutil = 0.174877 
total_CMD = 7554408 
util_bw = 1321096 
Wasted_Col = 2254252 
Wasted_Row = 157766 
Idle = 3821294 

BW Util Bottlenecks: 
RCDc_limit = 3740198 
RCDWRc_limit = 259362 
WTRc_limit = 1321089 
RTWc_limit = 1249383 
CCDLc_limit = 298337 
rwq = 0 
CCDLc_limit_alone = 207030 
WTRc_limit_alone = 1282495 
RTWc_limit_alone = 1196670 

Commands details: 
total_CMD = 7554408 
n_nop = 6765852 
Read = 281544 
Write = 0 
L2_Alloc = 0 
L2_WB = 48730 
n_act = 274841 
n_pre = 274825 
n_ref = 0 
n_req = 317955 
total_req = 330274 

Dual Bus Interface Util: 
issued_total_row = 549666 
issued_total_col = 330274 
Row_Bus_Util =  0.072761 
CoL_Bus_Util = 0.043719 
Either_Row_CoL_Bus_Util = 0.104384 
Issued_on_Two_Bus_Simul_Util = 0.012097 
issued_two_Eff = 0.115888 
queue_avg = 18.206423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352551, Miss = 144222, Miss_rate = 0.409, Pending_hits = 2375, Reservation_fails = 6651
L2_cache_bank[1]: Access = 351666, Miss = 144311, Miss_rate = 0.410, Pending_hits = 2510, Reservation_fails = 8286
L2_cache_bank[2]: Access = 633008, Miss = 144329, Miss_rate = 0.228, Pending_hits = 2255, Reservation_fails = 10665
L2_cache_bank[3]: Access = 348926, Miss = 143275, Miss_rate = 0.411, Pending_hits = 2311, Reservation_fails = 7031
L2_cache_bank[4]: Access = 355422, Miss = 142488, Miss_rate = 0.401, Pending_hits = 2124, Reservation_fails = 9448
L2_cache_bank[5]: Access = 358165, Miss = 143489, Miss_rate = 0.401, Pending_hits = 2223, Reservation_fails = 6603
L2_cache_bank[6]: Access = 356814, Miss = 145178, Miss_rate = 0.407, Pending_hits = 2574, Reservation_fails = 7791
L2_cache_bank[7]: Access = 348222, Miss = 142968, Miss_rate = 0.411, Pending_hits = 2419, Reservation_fails = 8258
L2_cache_bank[8]: Access = 367072, Miss = 144102, Miss_rate = 0.393, Pending_hits = 2787, Reservation_fails = 9651
L2_cache_bank[9]: Access = 360394, Miss = 145471, Miss_rate = 0.404, Pending_hits = 2952, Reservation_fails = 7573
L2_cache_bank[10]: Access = 365950, Miss = 146491, Miss_rate = 0.400, Pending_hits = 2886, Reservation_fails = 6892
L2_cache_bank[11]: Access = 354363, Miss = 144778, Miss_rate = 0.409, Pending_hits = 2668, Reservation_fails = 8142
L2_cache_bank[12]: Access = 355432, Miss = 145159, Miss_rate = 0.408, Pending_hits = 2678, Reservation_fails = 7224
L2_cache_bank[13]: Access = 359511, Miss = 144508, Miss_rate = 0.402, Pending_hits = 2614, Reservation_fails = 3163
L2_cache_bank[14]: Access = 644702, Miss = 142653, Miss_rate = 0.221, Pending_hits = 2326, Reservation_fails = 6963
L2_cache_bank[15]: Access = 354655, Miss = 142228, Miss_rate = 0.401, Pending_hits = 2539, Reservation_fails = 6879
L2_cache_bank[16]: Access = 361816, Miss = 143977, Miss_rate = 0.398, Pending_hits = 2598, Reservation_fails = 6094
L2_cache_bank[17]: Access = 353501, Miss = 142931, Miss_rate = 0.404, Pending_hits = 2537, Reservation_fails = 11796
L2_cache_bank[18]: Access = 355506, Miss = 142028, Miss_rate = 0.400, Pending_hits = 2403, Reservation_fails = 6404
L2_cache_bank[19]: Access = 355631, Miss = 143844, Miss_rate = 0.404, Pending_hits = 2525, Reservation_fails = 6545
L2_cache_bank[20]: Access = 350911, Miss = 143622, Miss_rate = 0.409, Pending_hits = 2329, Reservation_fails = 6901
L2_cache_bank[21]: Access = 359296, Miss = 145520, Miss_rate = 0.405, Pending_hits = 2635, Reservation_fails = 7519
L2_cache_bank[22]: Access = 350721, Miss = 141482, Miss_rate = 0.403, Pending_hits = 2216, Reservation_fails = 5054
L2_cache_bank[23]: Access = 368069, Miss = 145973, Miss_rate = 0.397, Pending_hits = 2640, Reservation_fails = 7792
L2_total_cache_accesses = 9122304
L2_total_cache_misses = 3455027
L2_total_cache_miss_rate = 0.3787
L2_total_cache_pending_hits = 60124
L2_total_cache_reservation_fails = 179325
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5260675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2470438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 913664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 60124
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 346478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 53190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8704901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 417403
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2898
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 176421
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=9122304
icnt_total_pkts_simt_to_mem=9122304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9122304
Req_Network_cycles = 2945810
Req_Network_injected_packets_per_cycle =       3.0967 
Req_Network_conflicts_per_cycle =       2.0007
Req_Network_conflicts_per_cycle_util =       3.7723
Req_Bank_Level_Parallism =       5.8389
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2023
Req_Network_out_buffer_full_per_cycle =       0.0009
Req_Network_out_buffer_avg_util =       5.4387

Reply_Network_injected_packets_num = 9122304
Reply_Network_cycles = 2945810
Reply_Network_injected_packets_per_cycle =        3.0967
Reply_Network_conflicts_per_cycle =        1.3431
Reply_Network_conflicts_per_cycle_util =       2.5288
Reply_Bank_Level_Parallism =       5.8305
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1594
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 21 min, 12 sec (12072 sec)
gpgpu_simulation_rate = 4800 (inst/sec)
gpgpu_simulation_rate = 244 (cycle/sec)
gpgpu_silicon_slowdown = 5594262x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (131,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 16: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 198148
gpu_sim_insn = 2783012
gpu_ipc =      14.0451
gpu_tot_sim_cycle = 3143958
gpu_tot_sim_insn = 60737271
gpu_tot_ipc =      19.3187
gpu_tot_issued_cta = 2236
gpu_occupancy = 71.0448% 
gpu_tot_occupancy = 64.7137% 
max_total_param_size = 0
gpu_stall_dramfull = 4366607
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7847
partiton_level_parallism_total  =       3.0140
partiton_level_parallism_util =       5.3563
partiton_level_parallism_util_total  =       5.8450
L2_BW  =      77.9577 GB/Sec
L2_BW_total  =     131.6523 GB/Sec
gpu_total_sim_rate=4790

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 332220, Miss = 278135, Miss_rate = 0.837, Pending_hits = 13513, Reservation_fails = 498991
	L1D_cache_core[1]: Access = 325208, Miss = 267128, Miss_rate = 0.821, Pending_hits = 13884, Reservation_fails = 482335
	L1D_cache_core[2]: Access = 322382, Miss = 269157, Miss_rate = 0.835, Pending_hits = 13565, Reservation_fails = 478136
	L1D_cache_core[3]: Access = 325091, Miss = 268484, Miss_rate = 0.826, Pending_hits = 13790, Reservation_fails = 486282
	L1D_cache_core[4]: Access = 335667, Miss = 278222, Miss_rate = 0.829, Pending_hits = 14328, Reservation_fails = 477358
	L1D_cache_core[5]: Access = 343651, Miss = 280979, Miss_rate = 0.818, Pending_hits = 15082, Reservation_fails = 475328
	L1D_cache_core[6]: Access = 316074, Miss = 256393, Miss_rate = 0.811, Pending_hits = 13502, Reservation_fails = 476218
	L1D_cache_core[7]: Access = 354319, Miss = 295270, Miss_rate = 0.833, Pending_hits = 15206, Reservation_fails = 490221
	L1D_cache_core[8]: Access = 345140, Miss = 284281, Miss_rate = 0.824, Pending_hits = 15329, Reservation_fails = 489285
	L1D_cache_core[9]: Access = 343476, Miss = 282440, Miss_rate = 0.822, Pending_hits = 14689, Reservation_fails = 462606
	L1D_cache_core[10]: Access = 336532, Miss = 277510, Miss_rate = 0.825, Pending_hits = 14204, Reservation_fails = 482479
	L1D_cache_core[11]: Access = 320924, Miss = 260763, Miss_rate = 0.813, Pending_hits = 13839, Reservation_fails = 456916
	L1D_cache_core[12]: Access = 339164, Miss = 280732, Miss_rate = 0.828, Pending_hits = 14233, Reservation_fails = 494536
	L1D_cache_core[13]: Access = 339981, Miss = 277894, Miss_rate = 0.817, Pending_hits = 14870, Reservation_fails = 477726
	L1D_cache_core[14]: Access = 347785, Miss = 289129, Miss_rate = 0.831, Pending_hits = 15152, Reservation_fails = 495475
	L1D_cache_core[15]: Access = 328363, Miss = 271646, Miss_rate = 0.827, Pending_hits = 14518, Reservation_fails = 466972
	L1D_cache_core[16]: Access = 329050, Miss = 269826, Miss_rate = 0.820, Pending_hits = 14434, Reservation_fails = 484990
	L1D_cache_core[17]: Access = 333317, Miss = 274237, Miss_rate = 0.823, Pending_hits = 14663, Reservation_fails = 444908
	L1D_cache_core[18]: Access = 331813, Miss = 272636, Miss_rate = 0.822, Pending_hits = 13983, Reservation_fails = 476420
	L1D_cache_core[19]: Access = 331470, Miss = 273939, Miss_rate = 0.826, Pending_hits = 14603, Reservation_fails = 473258
	L1D_cache_core[20]: Access = 323963, Miss = 269021, Miss_rate = 0.830, Pending_hits = 13949, Reservation_fails = 469848
	L1D_cache_core[21]: Access = 328826, Miss = 274795, Miss_rate = 0.836, Pending_hits = 14929, Reservation_fails = 469479
	L1D_cache_core[22]: Access = 334113, Miss = 279250, Miss_rate = 0.836, Pending_hits = 14264, Reservation_fails = 480586
	L1D_cache_core[23]: Access = 327684, Miss = 270996, Miss_rate = 0.827, Pending_hits = 14362, Reservation_fails = 482641
	L1D_cache_core[24]: Access = 346082, Miss = 287984, Miss_rate = 0.832, Pending_hits = 15269, Reservation_fails = 499332
	L1D_cache_core[25]: Access = 325301, Miss = 269283, Miss_rate = 0.828, Pending_hits = 14364, Reservation_fails = 479965
	L1D_cache_core[26]: Access = 328411, Miss = 270071, Miss_rate = 0.822, Pending_hits = 14110, Reservation_fails = 497103
	L1D_cache_core[27]: Access = 344971, Miss = 287502, Miss_rate = 0.833, Pending_hits = 15120, Reservation_fails = 494084
	L1D_cache_core[28]: Access = 333239, Miss = 277286, Miss_rate = 0.832, Pending_hits = 14561, Reservation_fails = 484689
	L1D_cache_core[29]: Access = 332630, Miss = 276255, Miss_rate = 0.831, Pending_hits = 14076, Reservation_fails = 497585
	L1D_total_cache_accesses = 10006847
	L1D_total_cache_misses = 8271244
	L1D_total_cache_miss_rate = 0.8266
	L1D_total_cache_pending_hits = 432391
	L1D_total_cache_reservation_fails = 14425752
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.144
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1283046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 432391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7580288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14424878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 279728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 432391
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 149877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9575453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 431394

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 782763
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13627854
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9034, 9248, 9377, 8400, 9076, 9187, 9100, 10107, 7568, 8155, 9459, 8585, 9382, 9234, 8626, 8723, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 269176416
gpgpu_n_tot_w_icount = 8411763
gpgpu_n_stall_shd_mem = 8981921
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9044554
gpgpu_n_mem_write_global = 431394
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12146900
gpgpu_n_store_insn = 586292
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4578304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8071778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 910143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11539517	W0_Idle:25217577	W0_Scoreboard:173093311	W1:2671128	W2:1192750	W3:734260	W4:480676	W5:334626	W6:247533	W7:188309	W8:156330	W9:136738	W10:122336	W11:113701	W12:112551	W13:106965	W14:102891	W15:101963	W16:95470	W17:91569	W18:90758	W19:87688	W20:91324	W21:86557	W22:77323	W23:71691	W24:59274	W25:50160	W26:43596	W27:36925	W28:32401	W29:24464	W30:16169	W31:8066	W32:645571
single_issue_nums: WS0:2109932	WS1:2094250	WS2:2086066	WS3:2121515	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62880128 {8:7860016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17255760 {40:431394,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47381520 {40:1184538,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 314400640 {40:7860016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3451152 {8:431394,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47381520 {40:1184538,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 616 
avg_icnt2mem_latency = 138 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:916138 	22646 	48953 	106242 	206485 	325841 	509785 	757192 	808499 	269948 	6147 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4228487 	2123149 	1683623 	934373 	462532 	43779 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	580852 	171978 	87053 	56098 	6115147 	648137 	572325 	568364 	431341 	213922 	30682 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7537243 	1389437 	422366 	110339 	15835 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1323 	1083 	428 	98 	139 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     44897    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     48172    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.160617  1.159510  1.156449  1.161325  1.160858  1.153725  1.159452  1.160577  1.152277  1.166834  1.171119  1.167923  1.164466  1.163493  1.166544  1.166992 
dram[1]:  1.160894  1.155215  1.150074  1.147328  1.159982  1.151792  1.153721  1.159803  1.174119  1.158654  1.172910  1.175198  1.151719  1.149928  1.156155  1.152268 
dram[2]:  1.146454  1.153842  1.143258  1.143747  1.150006  1.150962  1.145569  1.152317  1.151481  1.166295  1.162722  1.166225  1.163963  1.159649  1.152113  1.144386 
dram[3]:  1.154794  1.165220  1.156743  1.143151  1.154086  1.164256  1.162774  1.145942  1.165975  1.159527  1.171873  1.182713  1.160639  1.180144  1.160796  1.150006 
dram[4]:  1.149532  1.168393  1.157054  1.160758  1.160185  1.146531  1.163550  1.163257  1.166490  1.177867  1.171155  1.176849  1.165622  1.159774  1.167092  1.157442 
dram[5]:  1.180172  1.162918  1.158537  1.157639  1.170202  1.171179  1.165211  1.152542  1.166843  1.162679  1.203601  1.172137  1.172628  1.178976  1.157635  1.172186 
dram[6]:  1.159087  1.157575  1.160284  1.161675  1.154235  1.162982  1.162450  1.161175  1.181972  1.161247  1.168495  1.183278  1.167368  1.162539  1.163084  1.163876 
dram[7]:  1.157537  1.160979  1.148345  1.143729  1.159025  1.150290  1.145032  1.152978  1.159053  1.171212  1.170161  1.156650  1.155440  1.174568  1.157010  1.152556 
dram[8]:  1.154258  1.158640  1.140815  1.151427  1.147916  1.158285  1.159402  1.152683  1.172729  1.155311  1.178438  1.175480  1.154106  1.164593  1.153876  1.160349 
dram[9]:  1.152622  1.151718  1.157462  1.154758  1.155384  1.155595  1.150650  1.166982  1.155815  1.172623  1.153980  1.170322  1.162367  1.159825  1.162684  1.165582 
dram[10]:  1.159319  1.158946  1.157692  1.162789  1.158984  1.169771  1.149626  1.158320  1.154922  1.156950  1.179760  1.181534  1.158040  1.167108  1.159401  1.158124 
dram[11]:  1.146688  1.166731  1.147076  1.155428  1.143039  1.152590  1.147799  1.163355  1.160185  1.169118  1.151954  1.189158  1.168590  1.155870  1.157221  1.154067 
average row locality = 3978420/3427765 = 1.160645
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18223     18206     18213     18246     18576     18165     18054     18225     18210     18509     18986     18439     18666     19086     18198     18495 
dram[1]:     18178     18075     18063     17992     18229     17897     18224     18218     19141     18254     19153     19076     18227     18314     18297     18162 
dram[2]:     17997     18154     17675     17946     18001     18342     17891     18017     18194     18576     18594     18604     19002     19019     18224     17882 
dram[3]:     18131     18110     18237     17721     18366     18392     18622     17608     18681     18115     18834     18838     18940     19182     18339     17770 
dram[4]:     17649     18506     18254     18350     18210     17817     18471     18456     18557     19103     18712     19282     18920     18670     18205     17954 
dram[5]:     18642     18163     18261     18257     18619     18617     18543     17889     18551     18500     19851     18523     19024     19058     18064     18486 
dram[6]:     18047     17904     18313     18431     18008     18253     18322     18447     19187     18443     18743     19233     18887     18473     18337     18292 
dram[7]:     18113     17945     17864     17814     18393     17545     17693     17957     18393     18737     18852     18249     18356     18909     18000     17964 
dram[8]:     18005     17834     17829     17840     17701     18497     18394     18133     18764     18109     19239     18760     18598     18539     18424     18032 
dram[9]:     17932     17856     18116     18057     18124     18015     17831     18648     18256     18604     18071     18875     18680     18524     17978     18272 
dram[10]:     18196     18441     18170     18426     18346     18628     18077     18200     18185     18333     18988     18961     18455     19063     18283     18372 
dram[11]:     18138     18725     17679     18302     17490     18348     17923     18651     18380     18899     17928     19308     18682     18665     17987     18219 
total dram reads = 3525254
bank skew: 19851/17490 = 1.13
chip skew: 297048/290784 = 1.02
number of total write accesses:
dram[0]:      3110      3117      3020      3020      3150      3172      3101      3052      3180      3159      3310      3251      3292      3301      3159      3223 
dram[1]:      3068      3078      2988      3031      3130      3096      3079      3155      3224      3185      3299      3376      3301      3156      3124      3081 
dram[2]:      3088      3057      2957      2998      3122      3079      3012      3033      3121      3150      3341      3344      3298      3292      3137      3153 
dram[3]:      3114      3084      3020      2985      3125      3132      3022      3006      3170      3138      3295      3389      3240      3323      3160      3195 
dram[4]:      2988      3147      2998      3002      3140      3016      3073      3163      3157      3217      3226      3263      3260      3217      3170      3157 
dram[5]:      3150      3072      2967      2984      3094      3191      3065      3020      3200      3128      3406      3271      3248      3352      3159      3151 
dram[6]:      3072      3060      3000      3058      3139      3035      3099      3058      3243      3183      3243      3370      3257      3228      3170      3204 
dram[7]:      3080      3053      3006      2922      3163      3088      2974      3072      3177      3213      3368      3198      3297      3301      3101      3133 
dram[8]:      3051      3020      2969      2975      3032      3125      3070      3081      3251      3211      3318      3364      3348      3290      3194      3167 
dram[9]:      3085      3058      2986      2891      3142      3061      3008      3131      3143      3223      3262      3311      3250      3270      3160      3134 
dram[10]:      3063      3060      2988      3008      3113      3180      3027      3085      3154      3244      3378      3366      3210      3313      3200      3181 
dram[11]:      3082      3100      2948      2975      3022      3064      3053      3077      3192      3216      3221      3334      3289      3251      3107      3106 
total dram writes = 603973
bank skew: 3406/2891 = 1.18
chip skew: 50617/50037 = 1.01
average mf latency per bank:
dram[0]:       1271      1301      1260      1341      1310      1325      1237      1324      1239      1309      1285      1311      1296      1340      1306      1338
dram[1]:       1541      1298      1426      1289      1420      1316      1382      1286      5714      1311      1463      1341      1363      1276      1474      1306
dram[2]:       1241      1312      1335      1257      1306      1285      1255      1264      1263      1322      1256      1314      1297      1268      1278      1339
dram[3]:       1354      1322      1380      1301      1379      1352      1370      1310      1366      1314      1494      1348      1406      1380      1453      1350
dram[4]:       1353      1525      1398      1492      1391      1504      1324      1427      1360      1529      1377      1504      1353      1494      1393      1484
dram[5]:       1543      1469      1573      1458      1620      1482      1515      1414      1446      1437      1591      1447      1483      1436      1542      1493
dram[6]:       1438      1308      1474      1327      1435      1384      1472      1329      1516      1329      1467      1400      1472      1364      1510      1345
dram[7]:       1306      1341      5572      1295      1328      1291      1283      1350      1292      1351      1299      1308      1292      1325      1381      1342
dram[8]:       1352      1281      1414      1321      1356      1315      1388      1292      1363      1273      1362      1400      1320      1313      1389      1377
dram[9]:       1334      1334      1391      1420      1334      1387      1383      1438      1402      1441      1322      1378      1362      1373      1420      1403
dram[10]:       1302      1394      1325      1415      1290      1402      1280      1405      1265      1383      1325      1422      1291      1387      1292      1394
dram[11]:       1252      1424      1276      1398      1270      1460      1243      1424      1324      1437      1285      1512      1269      1438      1297      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7241693 n_act=286310 n_pre=286294 n_ref_event=0 n_req=332701 n_rd=294497 n_rd_L2_A=0 n_write=0 n_wr_bk=50617 bw_util=0.1712
n_activity=4039410 dram_eff=0.3417
bk0: 18223a 5395268i bk1: 18206a 5376322i bk2: 18213a 5390062i bk3: 18246a 5393258i bk4: 18576a 5364675i bk5: 18165a 5396726i bk6: 18054a 5431270i bk7: 18225a 5404785i bk8: 18210a 5381243i bk9: 18509a 5369103i bk10: 18986a 5312232i bk11: 18439a 5352662i bk12: 18666a 5309055i bk13: 19086a 5273376i bk14: 18198a 5390389i bk15: 18495a 5360279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139444
Row_Buffer_Locality_read = 0.139064
Row_Buffer_Locality_write = 0.142367
Bank_Level_Parallism = 11.193851
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.238721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171218 
total_CMD = 8062550 
util_bw = 1380456 
Wasted_Col = 2340003 
Wasted_Row = 169559 
Idle = 4172532 

BW Util Bottlenecks: 
RCDc_limit = 3885444 
RCDWRc_limit = 269226 
WTRc_limit = 1362118 
RTWc_limit = 1319519 
CCDLc_limit = 312224 
rwq = 0 
CCDLc_limit_alone = 216510 
WTRc_limit_alone = 1322700 
RTWc_limit_alone = 1263223 

Commands details: 
total_CMD = 8062550 
n_nop = 7241693 
Read = 294497 
Write = 0 
L2_Alloc = 0 
L2_WB = 50617 
n_act = 286310 
n_pre = 286294 
n_ref = 0 
n_req = 332701 
total_req = 345114 

Dual Bus Interface Util: 
issued_total_row = 572604 
issued_total_col = 345114 
Row_Bus_Util =  0.071020 
CoL_Bus_Util = 0.042805 
Either_Row_CoL_Bus_Util = 0.101811 
Issued_on_Two_Bus_Simul_Util = 0.012014 
issued_two_Eff = 0.118000 
queue_avg = 18.357170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7244225 n_act=286035 n_pre=286019 n_ref_event=0 n_req=331290 n_rd=293500 n_rd_L2_A=0 n_write=0 n_wr_bk=50371 bw_util=0.1706
n_activity=4028713 dram_eff=0.3414
bk0: 18178a 5425938i bk1: 18075a 5429443i bk2: 18063a 5410164i bk3: 17992a 5404581i bk4: 18229a 5402078i bk5: 17897a 5428282i bk6: 18224a 5394187i bk7: 18218a 5410746i bk8: 19141a 5307340i bk9: 18254a 5370463i bk10: 19153a 5266147i bk11: 19076a 5295412i bk12: 18227a 5369092i bk13: 18314a 5358496i bk14: 18297a 5396551i bk15: 18162a 5404517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136602
Row_Buffer_Locality_read = 0.136562
Row_Buffer_Locality_write = 0.136915
Bank_Level_Parallism = 11.171452
Bank_Level_Parallism_Col = 2.691276
Bank_Level_Parallism_Ready = 1.238590
write_to_read_ratio_blp_rw_average = 0.196768
GrpLevelPara = 2.216984 

BW Util details:
bwutil = 0.170602 
total_CMD = 8062550 
util_bw = 1375484 
Wasted_Col = 2340306 
Wasted_Row = 166289 
Idle = 4180471 

BW Util Bottlenecks: 
RCDc_limit = 3890057 
RCDWRc_limit = 269155 
WTRc_limit = 1363029 
RTWc_limit = 1309889 
CCDLc_limit = 310820 
rwq = 0 
CCDLc_limit_alone = 215691 
WTRc_limit_alone = 1322973 
RTWc_limit_alone = 1254816 

Commands details: 
total_CMD = 8062550 
n_nop = 7244225 
Read = 293500 
Write = 0 
L2_Alloc = 0 
L2_WB = 50371 
n_act = 286035 
n_pre = 286019 
n_ref = 0 
n_req = 331290 
total_req = 343871 

Dual Bus Interface Util: 
issued_total_row = 572054 
issued_total_col = 343871 
Row_Bus_Util =  0.070952 
CoL_Bus_Util = 0.042650 
Either_Row_CoL_Bus_Util = 0.101497 
Issued_on_Two_Bus_Simul_Util = 0.012105 
issued_two_Eff = 0.119268 
queue_avg = 18.124514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7245126 n_act=285883 n_pre=285867 n_ref_event=0 n_req=329742 n_rd=292118 n_rd_L2_A=0 n_write=0 n_wr_bk=50182 bw_util=0.1698
n_activity=4044226 dram_eff=0.3386
bk0: 17997a 5472349i bk1: 18154a 5471733i bk2: 17675a 5513560i bk3: 17946a 5491981i bk4: 18001a 5485500i bk5: 18342a 5449816i bk6: 17891a 5487132i bk7: 18017a 5470644i bk8: 18194a 5425325i bk9: 18576a 5404816i bk10: 18594a 5373583i bk11: 18604a 5377463i bk12: 19002a 5350149i bk13: 19019a 5343430i bk14: 18224a 5439431i bk15: 17882a 5479372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133013
Row_Buffer_Locality_read = 0.133059
Row_Buffer_Locality_write = 0.132655
Bank_Level_Parallism = 10.884138
Bank_Level_Parallism_Col = 2.655864
Bank_Level_Parallism_Ready = 1.234243
write_to_read_ratio_blp_rw_average = 0.192369
GrpLevelPara = 2.194889 

BW Util details:
bwutil = 0.169822 
total_CMD = 8062550 
util_bw = 1369200 
Wasted_Col = 2356152 
Wasted_Row = 169855 
Idle = 4167343 

BW Util Bottlenecks: 
RCDc_limit = 3903494 
RCDWRc_limit = 269903 
WTRc_limit = 1359683 
RTWc_limit = 1268477 
CCDLc_limit = 309079 
rwq = 0 
CCDLc_limit_alone = 215957 
WTRc_limit_alone = 1320159 
RTWc_limit_alone = 1214879 

Commands details: 
total_CMD = 8062550 
n_nop = 7245126 
Read = 292118 
Write = 0 
L2_Alloc = 0 
L2_WB = 50182 
n_act = 285883 
n_pre = 285867 
n_ref = 0 
n_req = 329742 
total_req = 342300 

Dual Bus Interface Util: 
issued_total_row = 571750 
issued_total_col = 342300 
Row_Bus_Util =  0.070914 
CoL_Bus_Util = 0.042456 
Either_Row_CoL_Bus_Util = 0.101385 
Issued_on_Two_Bus_Simul_Util = 0.011985 
issued_two_Eff = 0.118208 
queue_avg = 16.728024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7243452 n_act=285645 n_pre=285629 n_ref_event=0 n_req=331718 n_rd=293886 n_rd_L2_A=0 n_write=0 n_wr_bk=50398 bw_util=0.1708
n_activity=4044242 dram_eff=0.3405
bk0: 18131a 5410548i bk1: 18110a 5427454i bk2: 18237a 5422438i bk3: 17721a 5435655i bk4: 18366a 5378823i bk5: 18392a 5372712i bk6: 18622a 5347696i bk7: 17608a 5450927i bk8: 18681a 5347282i bk9: 18115a 5377247i bk10: 18834a 5308818i bk11: 18838a 5304761i bk12: 18940a 5291723i bk13: 19182a 5289302i bk14: 18339a 5379205i bk15: 17770a 5442974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138892
Row_Buffer_Locality_read = 0.138789
Row_Buffer_Locality_write = 0.139697
Bank_Level_Parallism = 11.173008
Bank_Level_Parallism_Col = 2.692674
Bank_Level_Parallism_Ready = 1.239895
write_to_read_ratio_blp_rw_average = 0.197146
GrpLevelPara = 2.219344 

BW Util details:
bwutil = 0.170807 
total_CMD = 8062550 
util_bw = 1377136 
Wasted_Col = 2339658 
Wasted_Row = 173012 
Idle = 4172744 

BW Util Bottlenecks: 
RCDc_limit = 3880658 
RCDWRc_limit = 269290 
WTRc_limit = 1361880 
RTWc_limit = 1316840 
CCDLc_limit = 312531 
rwq = 0 
CCDLc_limit_alone = 217095 
WTRc_limit_alone = 1322190 
RTWc_limit_alone = 1261094 

Commands details: 
total_CMD = 8062550 
n_nop = 7243452 
Read = 293886 
Write = 0 
L2_Alloc = 0 
L2_WB = 50398 
n_act = 285645 
n_pre = 285629 
n_ref = 0 
n_req = 331718 
total_req = 344284 

Dual Bus Interface Util: 
issued_total_row = 571274 
issued_total_col = 344284 
Row_Bus_Util =  0.070855 
CoL_Bus_Util = 0.042702 
Either_Row_CoL_Bus_Util = 0.101593 
Issued_on_Two_Bus_Simul_Util = 0.011964 
issued_two_Eff = 0.117764 
queue_avg = 18.604187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7244247 n_act=286055 n_pre=286039 n_ref_event=0 n_req=332778 n_rd=295116 n_rd_L2_A=0 n_write=0 n_wr_bk=50194 bw_util=0.1713
n_activity=4040993 dram_eff=0.3418
bk0: 17649a 5447073i bk1: 18506a 5338010i bk2: 18254a 5373071i bk3: 18350a 5367075i bk4: 18210a 5385836i bk5: 17817a 5418501i bk6: 18471a 5346025i bk7: 18456a 5341289i bk8: 18557a 5340203i bk9: 19103a 5266423i bk10: 18712a 5279869i bk11: 19282a 5249769i bk12: 18920a 5275780i bk13: 18670a 5310665i bk14: 18205a 5367812i bk15: 17954a 5414939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140403
Row_Buffer_Locality_read = 0.140514
Row_Buffer_Locality_write = 0.139531
Bank_Level_Parallism = 11.293879
Bank_Level_Parallism_Col = 2.704359
Bank_Level_Parallism_Ready = 1.240200
write_to_read_ratio_blp_rw_average = 0.198760
GrpLevelPara = 2.227963 

BW Util details:
bwutil = 0.171316 
total_CMD = 8062550 
util_bw = 1381240 
Wasted_Col = 2336022 
Wasted_Row = 172314 
Idle = 4172974 

BW Util Bottlenecks: 
RCDc_limit = 3881405 
RCDWRc_limit = 266904 
WTRc_limit = 1354024 
RTWc_limit = 1336645 
CCDLc_limit = 315596 
rwq = 0 
CCDLc_limit_alone = 219072 
WTRc_limit_alone = 1314403 
RTWc_limit_alone = 1279742 

Commands details: 
total_CMD = 8062550 
n_nop = 7244247 
Read = 295116 
Write = 0 
L2_Alloc = 0 
L2_WB = 50194 
n_act = 286055 
n_pre = 286039 
n_ref = 0 
n_req = 332778 
total_req = 345310 

Dual Bus Interface Util: 
issued_total_row = 572094 
issued_total_col = 345310 
Row_Bus_Util =  0.070957 
CoL_Bus_Util = 0.042829 
Either_Row_CoL_Bus_Util = 0.101494 
Issued_on_Two_Bus_Simul_Util = 0.012292 
issued_two_Eff = 0.121106 
queue_avg = 18.870026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.87
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7242149 n_act=286384 n_pre=286368 n_ref_event=0 n_req=334846 n_rd=297048 n_rd_L2_A=0 n_write=0 n_wr_bk=50458 bw_util=0.1724
n_activity=4039210 dram_eff=0.3441
bk0: 18642a 5290389i bk1: 18163a 5349443i bk2: 18261a 5330393i bk3: 18257a 5326115i bk4: 18619a 5318415i bk5: 18617a 5297804i bk6: 18543a 5324575i bk7: 17889a 5394027i bk8: 18551a 5303396i bk9: 18500a 5291555i bk10: 19851a 5171381i bk11: 18523a 5278589i bk12: 19024a 5221893i bk13: 19058a 5239906i bk14: 18064a 5337202i bk15: 18486a 5308074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144732
Row_Buffer_Locality_read = 0.144488
Row_Buffer_Locality_write = 0.146648
Bank_Level_Parallism = 11.492466
Bank_Level_Parallism_Col = 2.724558
Bank_Level_Parallism_Ready = 1.245052
write_to_read_ratio_blp_rw_average = 0.200398
GrpLevelPara = 2.241297 

BW Util details:
bwutil = 0.172405 
total_CMD = 8062550 
util_bw = 1390024 
Wasted_Col = 2325743 
Wasted_Row = 171691 
Idle = 4175092 

BW Util Bottlenecks: 
RCDc_limit = 3871917 
RCDWRc_limit = 264664 
WTRc_limit = 1350121 
RTWc_limit = 1356014 
CCDLc_limit = 317789 
rwq = 0 
CCDLc_limit_alone = 219709 
WTRc_limit_alone = 1310878 
RTWc_limit_alone = 1297177 

Commands details: 
total_CMD = 8062550 
n_nop = 7242149 
Read = 297048 
Write = 0 
L2_Alloc = 0 
L2_WB = 50458 
n_act = 286384 
n_pre = 286368 
n_ref = 0 
n_req = 334846 
total_req = 347506 

Dual Bus Interface Util: 
issued_total_row = 572752 
issued_total_col = 347506 
Row_Bus_Util =  0.071039 
CoL_Bus_Util = 0.043101 
Either_Row_CoL_Bus_Util = 0.101755 
Issued_on_Two_Bus_Simul_Util = 0.012385 
issued_two_Eff = 0.121717 
queue_avg = 19.759426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7594
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7244505 n_act=286039 n_pre=286023 n_ref_event=0 n_req=333105 n_rd=295320 n_rd_L2_A=0 n_write=0 n_wr_bk=50419 bw_util=0.1715
n_activity=4031699 dram_eff=0.343
bk0: 18047a 5403551i bk1: 17904a 5420550i bk2: 18313a 5378791i bk3: 18431a 5366891i bk4: 18008a 5407781i bk5: 18253a 5381580i bk6: 18322a 5370223i bk7: 18447a 5348840i bk8: 19187a 5277847i bk9: 18443a 5339990i bk10: 18743a 5312804i bk11: 19233a 5286453i bk12: 18887a 5293918i bk13: 18473a 5332407i bk14: 18337a 5365563i bk15: 18292a 5377548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141301
Row_Buffer_Locality_read = 0.141000
Row_Buffer_Locality_write = 0.143655
Bank_Level_Parallism = 11.276104
Bank_Level_Parallism_Col = 2.706136
Bank_Level_Parallism_Ready = 1.243802
write_to_read_ratio_blp_rw_average = 0.197910
GrpLevelPara = 2.224855 

BW Util details:
bwutil = 0.171528 
total_CMD = 8062550 
util_bw = 1382956 
Wasted_Col = 2331842 
Wasted_Row = 168071 
Idle = 4179681 

BW Util Bottlenecks: 
RCDc_limit = 3876791 
RCDWRc_limit = 266574 
WTRc_limit = 1352388 
RTWc_limit = 1323637 
CCDLc_limit = 316657 
rwq = 0 
CCDLc_limit_alone = 219987 
WTRc_limit_alone = 1312644 
RTWc_limit_alone = 1266711 

Commands details: 
total_CMD = 8062550 
n_nop = 7244505 
Read = 295320 
Write = 0 
L2_Alloc = 0 
L2_WB = 50419 
n_act = 286039 
n_pre = 286023 
n_ref = 0 
n_req = 333105 
total_req = 345739 

Dual Bus Interface Util: 
issued_total_row = 572062 
issued_total_col = 345739 
Row_Bus_Util =  0.070953 
CoL_Bus_Util = 0.042882 
Either_Row_CoL_Bus_Util = 0.101462 
Issued_on_Two_Bus_Simul_Util = 0.012373 
issued_two_Eff = 0.121944 
queue_avg = 18.661877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6619
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7250807 n_act=283782 n_pre=283766 n_ref_event=0 n_req=328414 n_rd=290784 n_rd_L2_A=0 n_write=0 n_wr_bk=50146 bw_util=0.1691
n_activity=4029857 dram_eff=0.3384
bk0: 18113a 5456404i bk1: 17945a 5460249i bk2: 17864a 5477335i bk3: 17814a 5477967i bk4: 18393a 5423183i bk5: 17545a 5498002i bk6: 17693a 5474135i bk7: 17957a 5472535i bk8: 18393a 5402705i bk9: 18737a 5363349i bk10: 18852a 5324951i bk11: 18249a 5398877i bk12: 18356a 5387151i bk13: 18909a 5346080i bk14: 18000a 5437491i bk15: 17964a 5457582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135902
Row_Buffer_Locality_read = 0.135692
Row_Buffer_Locality_write = 0.137523
Bank_Level_Parallism = 10.981380
Bank_Level_Parallism_Col = 2.673599
Bank_Level_Parallism_Ready = 1.234790
write_to_read_ratio_blp_rw_average = 0.196981
GrpLevelPara = 2.203914 

BW Util details:
bwutil = 0.169143 
total_CMD = 8062550 
util_bw = 1363720 
Wasted_Col = 2338317 
Wasted_Row = 175658 
Idle = 4184855 

BW Util Bottlenecks: 
RCDc_limit = 3866388 
RCDWRc_limit = 268886 
WTRc_limit = 1345268 
RTWc_limit = 1298991 
CCDLc_limit = 307368 
rwq = 0 
CCDLc_limit_alone = 214004 
WTRc_limit_alone = 1306451 
RTWc_limit_alone = 1244444 

Commands details: 
total_CMD = 8062550 
n_nop = 7250807 
Read = 290784 
Write = 0 
L2_Alloc = 0 
L2_WB = 50146 
n_act = 283782 
n_pre = 283766 
n_ref = 0 
n_req = 328414 
total_req = 340930 

Dual Bus Interface Util: 
issued_total_row = 567548 
issued_total_col = 340930 
Row_Bus_Util =  0.070393 
CoL_Bus_Util = 0.042286 
Either_Row_CoL_Bus_Util = 0.100681 
Issued_on_Two_Bus_Simul_Util = 0.011998 
issued_two_Eff = 0.119169 
queue_avg = 17.534554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7245043 n_act=285226 n_pre=285210 n_ref_event=0 n_req=330508 n_rd=292698 n_rd_L2_A=0 n_write=0 n_wr_bk=50466 bw_util=0.1703
n_activity=4041577 dram_eff=0.3396
bk0: 18005a 5471478i bk1: 17834a 5473202i bk2: 17829a 5463330i bk3: 17840a 5466126i bk4: 17701a 5487078i bk5: 18497a 5405242i bk6: 18394a 5397522i bk7: 18133a 5433916i bk8: 18764a 5372573i bk9: 18109a 5420349i bk10: 19239a 5305367i bk11: 18760a 5336638i bk12: 18598a 5332614i bk13: 18539a 5367703i bk14: 18424a 5382757i bk15: 18032a 5425361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137007
Row_Buffer_Locality_read = 0.136807
Row_Buffer_Locality_write = 0.138561
Bank_Level_Parallism = 11.033509
Bank_Level_Parallism_Col = 2.677423
Bank_Level_Parallism_Ready = 1.238454
write_to_read_ratio_blp_rw_average = 0.195400
GrpLevelPara = 2.208001 

BW Util details:
bwutil = 0.170251 
total_CMD = 8062550 
util_bw = 1372656 
Wasted_Col = 2343379 
Wasted_Row = 172221 
Idle = 4174294 

BW Util Bottlenecks: 
RCDc_limit = 3882145 
RCDWRc_limit = 269135 
WTRc_limit = 1360162 
RTWc_limit = 1291745 
CCDLc_limit = 310561 
rwq = 0 
CCDLc_limit_alone = 215757 
WTRc_limit_alone = 1320165 
RTWc_limit_alone = 1236938 

Commands details: 
total_CMD = 8062550 
n_nop = 7245043 
Read = 292698 
Write = 0 
L2_Alloc = 0 
L2_WB = 50466 
n_act = 285226 
n_pre = 285210 
n_ref = 0 
n_req = 330508 
total_req = 343164 

Dual Bus Interface Util: 
issued_total_row = 570436 
issued_total_col = 343164 
Row_Bus_Util =  0.070751 
CoL_Bus_Util = 0.042563 
Either_Row_CoL_Bus_Util = 0.101396 
Issued_on_Two_Bus_Simul_Util = 0.011918 
issued_two_Eff = 0.117544 
queue_avg = 17.691235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6912
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7249363 n_act=284206 n_pre=284190 n_ref_event=0 n_req=329489 n_rd=291839 n_rd_L2_A=0 n_write=0 n_wr_bk=50115 bw_util=0.1697
n_activity=4037331 dram_eff=0.3388
bk0: 17932a 5460735i bk1: 17856a 5466513i bk2: 18116a 5453750i bk3: 18057a 5440707i bk4: 18124a 5443002i bk5: 18015a 5458917i bk6: 17831a 5475906i bk7: 18648a 5374332i bk8: 18256a 5398152i bk9: 18604a 5382145i bk10: 18071a 5388250i bk11: 18875a 5325679i bk12: 18680a 5338868i bk13: 18524a 5360222i bk14: 17978a 5444117i bk15: 18272a 5428076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137437
Row_Buffer_Locality_read = 0.137363
Row_Buffer_Locality_write = 0.138008
Bank_Level_Parallism = 11.023924
Bank_Level_Parallism_Col = 2.674986
Bank_Level_Parallism_Ready = 1.237005
write_to_read_ratio_blp_rw_average = 0.195202
GrpLevelPara = 2.206047 

BW Util details:
bwutil = 0.169651 
total_CMD = 8062550 
util_bw = 1367816 
Wasted_Col = 2337307 
Wasted_Row = 177842 
Idle = 4179585 

BW Util Bottlenecks: 
RCDc_limit = 3867768 
RCDWRc_limit = 269207 
WTRc_limit = 1347145 
RTWc_limit = 1289195 
CCDLc_limit = 310809 
rwq = 0 
CCDLc_limit_alone = 216891 
WTRc_limit_alone = 1308122 
RTWc_limit_alone = 1234300 

Commands details: 
total_CMD = 8062550 
n_nop = 7249363 
Read = 291839 
Write = 0 
L2_Alloc = 0 
L2_WB = 50115 
n_act = 284206 
n_pre = 284190 
n_ref = 0 
n_req = 329489 
total_req = 341954 

Dual Bus Interface Util: 
issued_total_row = 568396 
issued_total_col = 341954 
Row_Bus_Util =  0.070498 
CoL_Bus_Util = 0.042413 
Either_Row_CoL_Bus_Util = 0.100860 
Issued_on_Two_Bus_Simul_Util = 0.012051 
issued_two_Eff = 0.119484 
queue_avg = 17.843615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8436
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7242363 n_act=286599 n_pre=286583 n_ref_event=0 n_req=333037 n_rd=295124 n_rd_L2_A=0 n_write=0 n_wr_bk=50570 bw_util=0.1715
n_activity=4046347 dram_eff=0.3417
bk0: 18196a 5400534i bk1: 18441a 5363143i bk2: 18170a 5410190i bk3: 18426a 5383296i bk4: 18346a 5400489i bk5: 18628a 5364498i bk6: 18077a 5405006i bk7: 18200a 5408195i bk8: 18185a 5393310i bk9: 18333a 5366513i bk10: 18988a 5278088i bk11: 18961a 5274664i bk12: 18455a 5337190i bk13: 19063a 5280881i bk14: 18283a 5374404i bk15: 18372a 5351790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139438
Row_Buffer_Locality_read = 0.139216
Row_Buffer_Locality_write = 0.141165
Bank_Level_Parallism = 11.208576
Bank_Level_Parallism_Col = 2.696514
Bank_Level_Parallism_Ready = 1.238472
write_to_read_ratio_blp_rw_average = 0.197922
GrpLevelPara = 2.220554 

BW Util details:
bwutil = 0.171506 
total_CMD = 8062550 
util_bw = 1382776 
Wasted_Col = 2340668 
Wasted_Row = 171546 
Idle = 4167560 

BW Util Bottlenecks: 
RCDc_limit = 3889419 
RCDWRc_limit = 268746 
WTRc_limit = 1354884 
RTWc_limit = 1320364 
CCDLc_limit = 314895 
rwq = 0 
CCDLc_limit_alone = 219559 
WTRc_limit_alone = 1315777 
RTWc_limit_alone = 1264135 

Commands details: 
total_CMD = 8062550 
n_nop = 7242363 
Read = 295124 
Write = 0 
L2_Alloc = 0 
L2_WB = 50570 
n_act = 286599 
n_pre = 286583 
n_ref = 0 
n_req = 333037 
total_req = 345694 

Dual Bus Interface Util: 
issued_total_row = 573182 
issued_total_col = 345694 
Row_Bus_Util =  0.071092 
CoL_Bus_Util = 0.042877 
Either_Row_CoL_Bus_Util = 0.101728 
Issued_on_Two_Bus_Simul_Util = 0.012240 
issued_two_Eff = 0.120325 
queue_avg = 18.372150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3722
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8062550 n_nop=7243440 n_act=285608 n_pre=285592 n_ref_event=0 n_req=330792 n_rd=293324 n_rd_L2_A=0 n_write=0 n_wr_bk=50037 bw_util=0.1703
n_activity=4036023 dram_eff=0.3403
bk0: 18138a 5445351i bk1: 18725a 5395960i bk2: 17679a 5465555i bk3: 18302a 5409560i bk4: 17490a 5480361i bk5: 18348a 5416621i bk6: 17923a 5454001i bk7: 18651a 5381057i bk8: 18380a 5396262i bk9: 18899a 5345564i bk10: 17928a 5413364i bk11: 19308a 5295149i bk12: 18682a 5356973i bk13: 18665a 5351721i bk14: 17987a 5466336i bk15: 18219a 5394374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136593
Row_Buffer_Locality_read = 0.136290
Row_Buffer_Locality_write = 0.138972
Bank_Level_Parallism = 11.048010
Bank_Level_Parallism_Col = 2.669977
Bank_Level_Parallism_Ready = 1.235770
write_to_read_ratio_blp_rw_average = 0.194529
GrpLevelPara = 2.206838 

BW Util details:
bwutil = 0.170349 
total_CMD = 8062550 
util_bw = 1373444 
Wasted_Col = 2346915 
Wasted_Row = 168899 
Idle = 4173292 

BW Util Bottlenecks: 
RCDc_limit = 3892553 
RCDWRc_limit = 267443 
WTRc_limit = 1359329 
RTWc_limit = 1285302 
CCDLc_limit = 309739 
rwq = 0 
CCDLc_limit_alone = 216105 
WTRc_limit_alone = 1319831 
RTWc_limit_alone = 1231166 

Commands details: 
total_CMD = 8062550 
n_nop = 7243440 
Read = 293324 
Write = 0 
L2_Alloc = 0 
L2_WB = 50037 
n_act = 285608 
n_pre = 285592 
n_ref = 0 
n_req = 330792 
total_req = 343361 

Dual Bus Interface Util: 
issued_total_row = 571200 
issued_total_col = 343361 
Row_Bus_Util =  0.070846 
CoL_Bus_Util = 0.042587 
Either_Row_CoL_Bus_Util = 0.101594 
Issued_on_Two_Bus_Simul_Util = 0.011839 
issued_two_Eff = 0.116530 
queue_avg = 17.793627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 366665, Miss = 150157, Miss_rate = 0.410, Pending_hits = 2572, Reservation_fails = 9029
L2_cache_bank[1]: Access = 365490, Miss = 150403, Miss_rate = 0.412, Pending_hits = 2728, Reservation_fails = 10101
L2_cache_bank[2]: Access = 663762, Miss = 150548, Miss_rate = 0.227, Pending_hits = 2505, Reservation_fails = 13271
L2_cache_bank[3]: Access = 362608, Miss = 149016, Miss_rate = 0.411, Pending_hits = 2499, Reservation_fails = 9101
L2_cache_bank[4]: Access = 369405, Miss = 148626, Miss_rate = 0.402, Pending_hits = 2355, Reservation_fails = 10927
L2_cache_bank[5]: Access = 372257, Miss = 149584, Miss_rate = 0.402, Pending_hits = 2485, Reservation_fails = 9259
L2_cache_bank[6]: Access = 371476, Miss = 151202, Miss_rate = 0.407, Pending_hits = 2815, Reservation_fails = 10761
L2_cache_bank[7]: Access = 361937, Miss = 148788, Miss_rate = 0.411, Pending_hits = 2632, Reservation_fails = 11194
L2_cache_bank[8]: Access = 381621, Miss = 150027, Miss_rate = 0.393, Pending_hits = 2997, Reservation_fails = 10877
L2_cache_bank[9]: Access = 374327, Miss = 151186, Miss_rate = 0.404, Pending_hits = 3093, Reservation_fails = 8589
L2_cache_bank[10]: Access = 380286, Miss = 152599, Miss_rate = 0.401, Pending_hits = 3102, Reservation_fails = 8145
L2_cache_bank[11]: Access = 368228, Miss = 150536, Miss_rate = 0.409, Pending_hits = 2873, Reservation_fails = 9248
L2_cache_bank[12]: Access = 368923, Miss = 150873, Miss_rate = 0.409, Pending_hits = 2894, Reservation_fails = 9257
L2_cache_bank[13]: Access = 373446, Miss = 150505, Miss_rate = 0.403, Pending_hits = 2809, Reservation_fails = 5190
L2_cache_bank[14]: Access = 658933, Miss = 148699, Miss_rate = 0.226, Pending_hits = 2577, Reservation_fails = 9428
L2_cache_bank[15]: Access = 368756, Miss = 148146, Miss_rate = 0.402, Pending_hits = 2733, Reservation_fails = 9817
L2_cache_bank[16]: Access = 376019, Miss = 149998, Miss_rate = 0.399, Pending_hits = 2813, Reservation_fails = 7875
L2_cache_bank[17]: Access = 367090, Miss = 148792, Miss_rate = 0.405, Pending_hits = 2690, Reservation_fails = 15246
L2_cache_bank[18]: Access = 369574, Miss = 148036, Miss_rate = 0.401, Pending_hits = 2646, Reservation_fails = 8700
L2_cache_bank[19]: Access = 369906, Miss = 149887, Miss_rate = 0.405, Pending_hits = 2762, Reservation_fails = 9726
L2_cache_bank[20]: Access = 365010, Miss = 149744, Miss_rate = 0.410, Pending_hits = 2541, Reservation_fails = 11465
L2_cache_bank[21]: Access = 373285, Miss = 151461, Miss_rate = 0.406, Pending_hits = 2839, Reservation_fails = 9938
L2_cache_bank[22]: Access = 364301, Miss = 147243, Miss_rate = 0.404, Pending_hits = 2447, Reservation_fails = 6866
L2_cache_bank[23]: Access = 382643, Miss = 152160, Miss_rate = 0.398, Pending_hits = 2846, Reservation_fails = 12708
L2_total_cache_accesses = 9475948
L2_total_cache_misses = 3598216
L2_total_cache_miss_rate = 0.3797
L2_total_cache_pending_hits = 65253
L2_total_cache_reservation_fails = 236718
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5454047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2571319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 236718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 953935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 65253
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 54717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9044554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 431394
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 219599
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=9475948
icnt_total_pkts_simt_to_mem=9475948
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9475948
Req_Network_cycles = 3143958
Req_Network_injected_packets_per_cycle =       3.0140 
Req_Network_conflicts_per_cycle =       1.9504
Req_Network_conflicts_per_cycle_util =       3.7645
Req_Bank_Level_Parallism =       5.8173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.0645
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       5.4212

Reply_Network_injected_packets_num = 9475948
Reply_Network_cycles = 3143958
Reply_Network_injected_packets_per_cycle =        3.0140
Reply_Network_conflicts_per_cycle =        1.3004
Reply_Network_conflicts_per_cycle_util =       2.5063
Reply_Bank_Level_Parallism =       5.8089
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1543
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 31 min, 20 sec (12680 sec)
gpgpu_simulation_rate = 4790 (inst/sec)
gpgpu_simulation_rate = 247 (cycle/sec)
gpgpu_silicon_slowdown = 5526315x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 17: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 64689
gpu_sim_insn = 1334516
gpu_ipc =      20.6297
gpu_tot_sim_cycle = 3208647
gpu_tot_sim_insn = 62071787
gpu_tot_ipc =      19.3452
gpu_tot_issued_cta = 2300
gpu_occupancy = 40.1358% 
gpu_tot_occupancy = 64.1605% 
max_total_param_size = 0
gpu_stall_dramfull = 4559764
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1903
partiton_level_parallism_total  =       2.9974
partiton_level_parallism_util =       4.4186
partiton_level_parallism_util_total  =       5.8173
L2_BW  =      95.6734 GB/Sec
L2_BW_total  =     130.9270 GB/Sec
gpu_total_sim_rate=4798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 337856, Miss = 281836, Miss_rate = 0.834, Pending_hits = 13912, Reservation_fails = 513195
	L1D_cache_core[1]: Access = 331096, Miss = 270916, Miss_rate = 0.818, Pending_hits = 14276, Reservation_fails = 496769
	L1D_cache_core[2]: Access = 328541, Miss = 273344, Miss_rate = 0.832, Pending_hits = 13962, Reservation_fails = 495004
	L1D_cache_core[3]: Access = 330999, Miss = 272313, Miss_rate = 0.823, Pending_hits = 14191, Reservation_fails = 499463
	L1D_cache_core[4]: Access = 341495, Miss = 282003, Miss_rate = 0.826, Pending_hits = 14742, Reservation_fails = 492098
	L1D_cache_core[5]: Access = 349953, Miss = 285286, Miss_rate = 0.815, Pending_hits = 15463, Reservation_fails = 490284
	L1D_cache_core[6]: Access = 322354, Miss = 260527, Miss_rate = 0.808, Pending_hits = 13909, Reservation_fails = 490794
	L1D_cache_core[7]: Access = 360210, Miss = 299055, Miss_rate = 0.830, Pending_hits = 15608, Reservation_fails = 504942
	L1D_cache_core[8]: Access = 351439, Miss = 288564, Miss_rate = 0.821, Pending_hits = 15760, Reservation_fails = 505567
	L1D_cache_core[9]: Access = 350280, Miss = 286915, Miss_rate = 0.819, Pending_hits = 15085, Reservation_fails = 476740
	L1D_cache_core[10]: Access = 342902, Miss = 281750, Miss_rate = 0.822, Pending_hits = 14613, Reservation_fails = 494961
	L1D_cache_core[11]: Access = 326845, Miss = 264486, Miss_rate = 0.809, Pending_hits = 14245, Reservation_fails = 469628
	L1D_cache_core[12]: Access = 345403, Miss = 284773, Miss_rate = 0.824, Pending_hits = 14630, Reservation_fails = 507043
	L1D_cache_core[13]: Access = 346007, Miss = 281753, Miss_rate = 0.814, Pending_hits = 15277, Reservation_fails = 490232
	L1D_cache_core[14]: Access = 354418, Miss = 293374, Miss_rate = 0.828, Pending_hits = 15575, Reservation_fails = 509269
	L1D_cache_core[15]: Access = 335302, Miss = 276439, Miss_rate = 0.824, Pending_hits = 14893, Reservation_fails = 481446
	L1D_cache_core[16]: Access = 335436, Miss = 273875, Miss_rate = 0.816, Pending_hits = 14883, Reservation_fails = 500690
	L1D_cache_core[17]: Access = 339756, Miss = 278173, Miss_rate = 0.819, Pending_hits = 15062, Reservation_fails = 457488
	L1D_cache_core[18]: Access = 337362, Miss = 276069, Miss_rate = 0.818, Pending_hits = 14366, Reservation_fails = 488992
	L1D_cache_core[19]: Access = 339939, Miss = 280055, Miss_rate = 0.824, Pending_hits = 15219, Reservation_fails = 501838
	L1D_cache_core[20]: Access = 333796, Miss = 276136, Miss_rate = 0.827, Pending_hits = 14540, Reservation_fails = 497227
	L1D_cache_core[21]: Access = 338070, Miss = 281020, Miss_rate = 0.831, Pending_hits = 15483, Reservation_fails = 499368
	L1D_cache_core[22]: Access = 341969, Miss = 284476, Miss_rate = 0.832, Pending_hits = 14767, Reservation_fails = 508925
	L1D_cache_core[23]: Access = 333102, Miss = 274480, Miss_rate = 0.824, Pending_hits = 14735, Reservation_fails = 496314
	L1D_cache_core[24]: Access = 351621, Miss = 291654, Miss_rate = 0.829, Pending_hits = 15676, Reservation_fails = 515922
	L1D_cache_core[25]: Access = 330692, Miss = 272688, Miss_rate = 0.825, Pending_hits = 14728, Reservation_fails = 494227
	L1D_cache_core[26]: Access = 333731, Miss = 273470, Miss_rate = 0.819, Pending_hits = 14501, Reservation_fails = 515394
	L1D_cache_core[27]: Access = 350596, Miss = 291096, Miss_rate = 0.830, Pending_hits = 15534, Reservation_fails = 507401
	L1D_cache_core[28]: Access = 338665, Miss = 280813, Miss_rate = 0.829, Pending_hits = 14938, Reservation_fails = 498634
	L1D_cache_core[29]: Access = 338010, Miss = 279720, Miss_rate = 0.828, Pending_hits = 14468, Reservation_fails = 512422
	L1D_total_cache_accesses = 10197845
	L1D_total_cache_misses = 8397059
	L1D_total_cache_miss_rate = 0.8234
	L1D_total_cache_pending_hits = 445041
	L1D_total_cache_reservation_fails = 14912277
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.143
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1335150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 445041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7691581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14911403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 288859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 445041
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 264922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 151697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9760631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 437214

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 794939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14102203
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9338, 9670, 9739, 8695, 9367, 9418, 9492, 10555, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 274692576
gpgpu_n_tot_w_icount = 8584143
gpgpu_n_stall_shd_mem = 9223359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9180424
gpgpu_n_mem_write_global = 437214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12381900
gpgpu_n_store_insn = 593829
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4709376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8302429
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 920930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11731037	W0_Idle:26000740	W0_Scoreboard:176972116	W1:2727107	W2:1217425	W3:747666	W4:488070	W5:340097	W6:252103	W7:191892	W8:159372	W9:139826	W10:125575	W11:116598	W12:115720	W13:109061	W14:105547	W15:104373	W16:97540	W17:93552	W18:92537	W19:89194	W20:92754	W21:88221	W22:78399	W23:72900	W24:60149	W25:51131	W26:44188	W27:37349	W28:32687	W29:24599	W30:16252	W31:8210	W32:664049
single_issue_nums: WS0:2154577	WS1:2137322	WS2:2128716	WS3:2163528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 63843520 {8:7980440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17488560 {40:437214,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47999360 {40:1199984,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 319217600 {40:7980440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3497712 {8:437214,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47999360 {40:1199984,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 619 
avg_icnt2mem_latency = 138 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:939176 	23118 	49964 	108293 	209979 	330397 	516047 	767222 	821065 	274131 	6221 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4299120 	2156963 	1688057 	942066 	486331 	45096 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	591525 	174453 	88070 	56601 	6205455 	655945 	580546 	574657 	439622 	219722 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7660500 	1404856 	425219 	110500 	15835 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1334 	1119 	429 	101 	148 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     44897    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     48172    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.160007  1.159532  1.157073  1.160973  1.162939  1.155197  1.159316  1.160879  1.152957  1.166283  1.170274  1.167462  1.162476  1.162754  1.165366  1.165861 
dram[1]:  1.160863  1.154122  1.150764  1.147969  1.162517  1.154761  1.154003  1.159244  1.174069  1.157575  1.171840  1.174849  1.150694  1.149629  1.155558  1.151845 
dram[2]:  1.144872  1.153337  1.143757  1.143526  1.153259  1.153042  1.145858  1.152214  1.150908  1.166430  1.161856  1.166576  1.163026  1.159579  1.152016  1.143587 
dram[3]:  1.154462  1.164720  1.157761  1.143563  1.156120  1.166233  1.161687  1.145450  1.166122  1.159024  1.170984  1.181942  1.159945  1.179229  1.160474  1.150214 
dram[4]:  1.148872  1.167803  1.156515  1.160770  1.162784  1.149447  1.163179  1.162327  1.165642  1.177073  1.170893  1.175658  1.165961  1.160292  1.166182  1.156306 
dram[5]:  1.179409  1.162171  1.158105  1.157445  1.173174  1.173004  1.164018  1.152098  1.167132  1.161565  1.202310  1.170891  1.171624  1.177539  1.158148  1.170332 
dram[6]:  1.158899  1.157054  1.159894  1.161264  1.157022  1.165042  1.161176  1.160719  1.181348  1.160745  1.168444  1.182600  1.166810  1.162753  1.163107  1.162634 
dram[7]:  1.157407  1.160808  1.148670  1.144097  1.160565  1.152971  1.143791  1.152185  1.159432  1.169762  1.169532  1.155508  1.154923  1.173700  1.156275  1.151913 
dram[8]:  1.153071  1.158297  1.141746  1.151250  1.150822  1.160459  1.159507  1.153069  1.171590  1.154920  1.178528  1.174485  1.153586  1.163835  1.153090  1.160464 
dram[9]:  1.152104  1.151311  1.156365  1.154842  1.156962  1.156695  1.150766  1.166639  1.155470  1.172094  1.153061  1.169661  1.161776  1.159505  1.162407  1.165413 
dram[10]:  1.159314  1.157759  1.157452  1.163291  1.161224  1.170445  1.148639  1.157804  1.154318  1.155632  1.178074  1.181107  1.157794  1.166764  1.159223  1.157779 
dram[11]:  1.146584  1.165911  1.148201  1.156505  1.144946  1.153465  1.147671  1.162755  1.159433  1.168530  1.151710  1.188801  1.167969  1.154858  1.157312  1.153791 
average row locality = 4046157/3486507 = 1.160519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18504     18530     18545     18537     18920     18499     18380     18524     18518     18812     19300     18774     18977     19419     18511     18796 
dram[1]:     18493     18354     18352     18339     18547     18270     18559     18503     19463     18565     19469     19404     18520     18631     18589     18444 
dram[2]:     18289     18479     18020     18242     18383     18677     18219     18328     18507     18907     18922     18930     19312     19366     18546     18220 
dram[3]:     18429     18413     18591     18044     18709     18751     18943     17911     18961     18434     19142     19149     19233     19471     18660     18038 
dram[4]:     17960     18838     18589     18687     18561     18197     18781     18759     18854     19409     19047     19611     19235     18997     18468     18268 
dram[5]:     18947     18474     18603     18559     18966     18957     18867     18197     18879     18819     20116     18843     19343     19364     18355     18769 
dram[6]:     18355     18230     18594     18745     18356     18612     18625     18731     19472     18727     19079     19588     19215     18792     18649     18603 
dram[7]:     18418     18270     18179     18153     18720     17931     18007     18288     18715     19049     19159     18586     18677     19219     18280     18278 
dram[8]:     18310     18141     18164     18115     18063     18879     18711     18448     19083     18423     19590     19042     18912     18882     18724     18345 
dram[9]:     18256     18174     18420     18382     18450     18339     18143     18988     18544     18914     18374     19182     19009     18857     18297     18566 
dram[10]:     18495     18756     18484     18778     18731     18987     18375     18507     18497     18604     19269     19263     18767     19365     18584     18701 
dram[11]:     18452     19036     18027     18640     17835     18671     18255     18969     18685     19197     18252     19606     18996     18944     18296     18519 
total dram reads = 3586165
bank skew: 20116/17835 = 1.13
chip skew: 302058/295929 = 1.02
number of total write accesses:
dram[0]:      3148      3162      3053      3055      3215      3247      3145      3105      3213      3203      3364      3289      3325      3334      3187      3263 
dram[1]:      3118      3120      3024      3073      3182      3149      3128      3200      3265      3214      3341      3420      3333      3200      3161      3119 
dram[2]:      3111      3098      2992      3036      3195      3138      3055      3078      3162      3194      3382      3395      3358      3338      3184      3189 
dram[3]:      3143      3122      3064      3026      3185      3185      3071      3057      3216      3190      3340      3426      3289      3367      3202      3236 
dram[4]:      3022      3188      3031      3039      3197      3084      3116      3224      3198      3262      3284      3321      3309      3259      3209      3190 
dram[5]:      3182      3113      3010      3027      3164      3257      3109      3086      3251      3172      3454      3313      3296      3391      3218      3191 
dram[6]:      3115      3097      3043      3100      3201      3101      3149      3113      3278      3216      3297      3416      3295      3269      3228      3249 
dram[7]:      3118      3102      3046      2966      3233      3144      3026      3119      3212      3253      3407      3257      3334      3349      3136      3187 
dram[8]:      3102      3071      3005      3009      3098      3187      3126      3123      3289      3246      3381      3398      3396      3335      3229      3207 
dram[9]:      3120      3103      3024      2930      3205      3126      3061      3180      3183      3270      3299      3355      3285      3325      3203      3173 
dram[10]:      3097      3094      3023      3047      3200      3253      3067      3129      3184      3271      3405      3416      3259      3364      3235      3220 
dram[11]:      3125      3137      2979      3023      3090      3134      3093      3113      3236      3258      3259      3379      3341      3284      3159      3149 
total dram writes = 612669
bank skew: 3454/2930 = 1.18
chip skew: 51308/50759 = 1.01
average mf latency per bank:
dram[0]:       1277      1308      1270      1347      1317      1325      1245      1326      1247      1314      1293      1317      1302      1345      1317      1344
dram[1]:       1543      1300      1427      1297      1420      1324      1385      1292      5652      1317      1465      1346      1368      1282      1477      1312
dram[2]:       1250      1324      1346      1264      1317      1292      1267      1275      1272      1334      1269      1329      1303      1283      1292      1355
dram[3]:       1358      1327      1382      1310      1379      1356      1372      1314      1369      1319      1497      1351      1407      1384      1457      1357
dram[4]:       1356      1529      1397      1495      1395      1505      1327      1429      1363      1530      1379      1506      1354      1499      1396      1489
dram[5]:       1546      1474      1574      1459      1621      1482      1519      1416      1450      1444      1590      1451      1483      1439      1545      1496
dram[6]:       1443      1316      1475      1333      1438      1387      1471      1333      1519      1334      1468      1404      1475      1371      1515      1352
dram[7]:       1317      1350      5583      1302      1330      1299      1287      1356      1299      1359      1306      1314      1299      1330      1389      1350
dram[8]:       1361      1294      1425      1328      1362      1325      1398      1302      1375      1281      1372      1406      1330      1321      1400      1390
dram[9]:       1341      1342      1392      1423      1337      1391      1388      1442      1404      1446      1325      1387      1366      1376      1425      1411
dram[10]:       1308      1397      1329      1420      1297      1400      1285      1409      1272      1386      1330      1425      1297      1391      1303      1400
dram[11]:       1264      1432      1286      1408      1280      1458      1255      1429      1331      1442      1297      1515      1277      1441      1310      1449
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7393500 n_act=291172 n_pre=291156 n_ref_event=0 n_req=338299 n_rd=299546 n_rd_L2_A=0 n_write=0 n_wr_bk=51308 bw_util=0.1706
n_activity=4122628 dram_eff=0.3404
bk0: 18504a 5522668i bk1: 18530a 5501377i bk2: 18545a 5516171i bk3: 18537a 5521956i bk4: 18920a 5490070i bk5: 18499a 5521875i bk6: 18380a 5556552i bk7: 18524a 5532295i bk8: 18518a 5509587i bk9: 18812a 5495824i bk10: 19300a 5435621i bk11: 18774a 5476473i bk12: 18977a 5435255i bk13: 19419a 5396605i bk14: 18511a 5517772i bk15: 18796a 5485563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139312
Row_Buffer_Locality_read = 0.138984
Row_Buffer_Locality_write = 0.141847
Bank_Level_Parallism = 11.142872
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.237652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.170557 
total_CMD = 8228441 
util_bw = 1403416 
Wasted_Col = 2385712 
Wasted_Row = 177000 
Idle = 4262313 

BW Util Bottlenecks: 
RCDc_limit = 3957174 
RCDWRc_limit = 273278 
WTRc_limit = 1379993 
RTWc_limit = 1336204 
CCDLc_limit = 316947 
rwq = 0 
CCDLc_limit_alone = 219965 
WTRc_limit_alone = 1340054 
RTWc_limit_alone = 1279161 

Commands details: 
total_CMD = 8228441 
n_nop = 7393500 
Read = 299546 
Write = 0 
L2_Alloc = 0 
L2_WB = 51308 
n_act = 291172 
n_pre = 291156 
n_ref = 0 
n_req = 338299 
total_req = 350854 

Dual Bus Interface Util: 
issued_total_row = 582328 
issued_total_col = 350854 
Row_Bus_Util =  0.070770 
CoL_Bus_Util = 0.042639 
Either_Row_CoL_Bus_Util = 0.101470 
Issued_on_Two_Bus_Simul_Util = 0.011939 
issued_two_Eff = 0.117662 
queue_avg = 18.246696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2467
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7396240 n_act=290803 n_pre=290787 n_ref_event=0 n_req=336820 n_rd=298502 n_rd_L2_A=0 n_write=0 n_wr_bk=51047 bw_util=0.1699
n_activity=4112636 dram_eff=0.34
bk0: 18493a 5552106i bk1: 18354a 5560783i bk2: 18352a 5543739i bk3: 18339a 5528470i bk4: 18547a 5531025i bk5: 18270a 5553190i bk6: 18559a 5519723i bk7: 18503a 5539903i bk8: 19463a 5432706i bk9: 18565a 5498943i bk10: 19469a 5392142i bk11: 19404a 5422876i bk12: 18520a 5497296i bk13: 18631a 5485022i bk14: 18589a 5527392i bk15: 18444a 5534946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136622
Row_Buffer_Locality_read = 0.136595
Row_Buffer_Locality_write = 0.136829
Bank_Level_Parallism = 11.111077
Bank_Level_Parallism_Col = 2.683626
Bank_Level_Parallism_Ready = 1.237365
write_to_read_ratio_blp_rw_average = 0.195732
GrpLevelPara = 2.212018 

BW Util details:
bwutil = 0.169922 
total_CMD = 8228441 
util_bw = 1398196 
Wasted_Col = 2386260 
Wasted_Row = 174366 
Idle = 4269619 

BW Util Bottlenecks: 
RCDc_limit = 3961320 
RCDWRc_limit = 272915 
WTRc_limit = 1379925 
RTWc_limit = 1325195 
CCDLc_limit = 315380 
rwq = 0 
CCDLc_limit_alone = 219120 
WTRc_limit_alone = 1339421 
RTWc_limit_alone = 1269439 

Commands details: 
total_CMD = 8228441 
n_nop = 7396240 
Read = 298502 
Write = 0 
L2_Alloc = 0 
L2_WB = 51047 
n_act = 290803 
n_pre = 290787 
n_ref = 0 
n_req = 336820 
total_req = 349549 

Dual Bus Interface Util: 
issued_total_row = 581590 
issued_total_col = 349549 
Row_Bus_Util =  0.070680 
CoL_Bus_Util = 0.042481 
Either_Row_CoL_Bus_Util = 0.101137 
Issued_on_Two_Bus_Simul_Util = 0.012024 
issued_two_Eff = 0.118887 
queue_avg = 18.009855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7396469 n_act=290908 n_pre=290892 n_ref_event=0 n_req=335552 n_rd=297347 n_rd_L2_A=0 n_write=0 n_wr_bk=50905 bw_util=0.1693
n_activity=4129016 dram_eff=0.3374
bk0: 18289a 5600492i bk1: 18479a 5595046i bk2: 18020a 5638038i bk3: 18242a 5618277i bk4: 18383a 5606039i bk5: 18677a 5572794i bk6: 18219a 5609653i bk7: 18328a 5592846i bk8: 18507a 5550327i bk9: 18907a 5525803i bk10: 18922a 5493838i bk11: 18930a 5500165i bk12: 19312a 5475554i bk13: 19366a 5462705i bk14: 18546a 5561674i bk15: 18220a 5600065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133049
Row_Buffer_Locality_read = 0.133184
Row_Buffer_Locality_write = 0.131998
Bank_Level_Parallism = 10.846579
Bank_Level_Parallism_Col = 2.649284
Bank_Level_Parallism_Ready = 1.233114
write_to_read_ratio_blp_rw_average = 0.191384
GrpLevelPara = 2.190860 

BW Util details:
bwutil = 0.169292 
total_CMD = 8228441 
util_bw = 1393008 
Wasted_Col = 2402664 
Wasted_Row = 177393 
Idle = 4255376 

BW Util Bottlenecks: 
RCDc_limit = 3976749 
RCDWRc_limit = 274285 
WTRc_limit = 1378854 
RTWc_limit = 1284165 
CCDLc_limit = 313621 
rwq = 0 
CCDLc_limit_alone = 219493 
WTRc_limit_alone = 1338890 
RTWc_limit_alone = 1230001 

Commands details: 
total_CMD = 8228441 
n_nop = 7396469 
Read = 297347 
Write = 0 
L2_Alloc = 0 
L2_WB = 50905 
n_act = 290908 
n_pre = 290892 
n_ref = 0 
n_req = 335552 
total_req = 348252 

Dual Bus Interface Util: 
issued_total_row = 581800 
issued_total_col = 348252 
Row_Bus_Util =  0.070706 
CoL_Bus_Util = 0.042323 
Either_Row_CoL_Bus_Util = 0.101109 
Issued_on_Two_Bus_Simul_Util = 0.011920 
issued_two_Eff = 0.117889 
queue_avg = 16.674360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7395311 n_act=290454 n_pre=290438 n_ref_event=0 n_req=337288 n_rd=298879 n_rd_L2_A=0 n_write=0 n_wr_bk=51119 bw_util=0.1701
n_activity=4127357 dram_eff=0.3392
bk0: 18429a 5537971i bk1: 18413a 5553613i bk2: 18591a 5546897i bk3: 18044a 5562066i bk4: 18709a 5506491i bk5: 18751a 5498717i bk6: 18943a 5473501i bk7: 17911a 5578103i bk8: 18961a 5476061i bk9: 18434a 5502307i bk10: 19142a 5434387i bk11: 19149a 5432610i bk12: 19233a 5419463i bk13: 19471a 5417570i bk14: 18660a 5504016i bk15: 18038a 5572917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138855
Row_Buffer_Locality_read = 0.138792
Row_Buffer_Locality_write = 0.139342
Bank_Level_Parallism = 11.118310
Bank_Level_Parallism_Col = 2.685467
Bank_Level_Parallism_Ready = 1.238851
write_to_read_ratio_blp_rw_average = 0.196221
GrpLevelPara = 2.214542 

BW Util details:
bwutil = 0.170141 
total_CMD = 8228441 
util_bw = 1399992 
Wasted_Col = 2385407 
Wasted_Row = 180709 
Idle = 4262333 

BW Util Bottlenecks: 
RCDc_limit = 3951501 
RCDWRc_limit = 273440 
WTRc_limit = 1381013 
RTWc_limit = 1332835 
CCDLc_limit = 317143 
rwq = 0 
CCDLc_limit_alone = 220589 
WTRc_limit_alone = 1340815 
RTWc_limit_alone = 1276479 

Commands details: 
total_CMD = 8228441 
n_nop = 7395311 
Read = 298879 
Write = 0 
L2_Alloc = 0 
L2_WB = 51119 
n_act = 290454 
n_pre = 290438 
n_ref = 0 
n_req = 337288 
total_req = 349998 

Dual Bus Interface Util: 
issued_total_row = 580892 
issued_total_col = 349998 
Row_Bus_Util =  0.070596 
CoL_Bus_Util = 0.042535 
Either_Row_CoL_Bus_Util = 0.101250 
Issued_on_Two_Bus_Simul_Util = 0.011881 
issued_two_Eff = 0.117341 
queue_avg = 18.477667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7395804 n_act=290998 n_pre=290982 n_ref_event=0 n_req=338493 n_rd=300261 n_rd_L2_A=0 n_write=0 n_wr_bk=50933 bw_util=0.1707
n_activity=4125334 dram_eff=0.3405
bk0: 17960a 5574922i bk1: 18838a 5460865i bk2: 18589a 5495876i bk3: 18687a 5492293i bk4: 18561a 5510442i bk5: 18197a 5541904i bk6: 18781a 5472556i bk7: 18759a 5464550i bk8: 18854a 5465802i bk9: 19409a 5390888i bk10: 19047a 5400651i bk11: 19611a 5372826i bk12: 19235a 5402266i bk13: 18997a 5433674i bk14: 18468a 5499031i bk15: 18268a 5540892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140313
Row_Buffer_Locality_read = 0.140464
Row_Buffer_Locality_write = 0.139124
Bank_Level_Parallism = 11.241480
Bank_Level_Parallism_Col = 2.697404
Bank_Level_Parallism_Ready = 1.239147
write_to_read_ratio_blp_rw_average = 0.197818
GrpLevelPara = 2.223198 

BW Util details:
bwutil = 0.170722 
total_CMD = 8228441 
util_bw = 1404776 
Wasted_Col = 2382289 
Wasted_Row = 180045 
Idle = 4261331 

BW Util Bottlenecks: 
RCDc_limit = 3953722 
RCDWRc_limit = 271139 
WTRc_limit = 1372704 
RTWc_limit = 1353401 
CCDLc_limit = 320388 
rwq = 0 
CCDLc_limit_alone = 222636 
WTRc_limit_alone = 1332543 
RTWc_limit_alone = 1295810 

Commands details: 
total_CMD = 8228441 
n_nop = 7395804 
Read = 300261 
Write = 0 
L2_Alloc = 0 
L2_WB = 50933 
n_act = 290998 
n_pre = 290982 
n_ref = 0 
n_req = 338493 
total_req = 351194 

Dual Bus Interface Util: 
issued_total_row = 581980 
issued_total_col = 351194 
Row_Bus_Util =  0.070728 
CoL_Bus_Util = 0.042681 
Either_Row_CoL_Bus_Util = 0.101190 
Issued_on_Two_Bus_Simul_Util = 0.012218 
issued_two_Eff = 0.120745 
queue_avg = 18.754484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7393859 n_act=291279 n_pre=291263 n_ref_event=0 n_req=340454 n_rd=302058 n_rd_L2_A=0 n_write=0 n_wr_bk=51234 bw_util=0.1717
n_activity=4122502 dram_eff=0.3428
bk0: 18947a 5416914i bk1: 18474a 5474223i bk2: 18603a 5453437i bk3: 18559a 5453309i bk4: 18966a 5443993i bk5: 18957a 5423179i bk6: 18867a 5446736i bk7: 18197a 5517654i bk8: 18879a 5427805i bk9: 18819a 5414954i bk10: 20116a 5301913i bk11: 18843a 5403296i bk12: 19343a 5345778i bk13: 19364a 5365768i bk14: 18355a 5467426i bk15: 18769a 5438699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144442
Row_Buffer_Locality_read = 0.144237
Row_Buffer_Locality_write = 0.146057
Bank_Level_Parallism = 11.434278
Bank_Level_Parallism_Col = 2.717547
Bank_Level_Parallism_Ready = 1.244055
write_to_read_ratio_blp_rw_average = 0.199488
GrpLevelPara = 2.236492 

BW Util details:
bwutil = 0.171742 
total_CMD = 8228441 
util_bw = 1413168 
Wasted_Col = 2371929 
Wasted_Row = 179245 
Idle = 4264099 

BW Util Bottlenecks: 
RCDc_limit = 3943761 
RCDWRc_limit = 269019 
WTRc_limit = 1370120 
RTWc_limit = 1372561 
CCDLc_limit = 322301 
rwq = 0 
CCDLc_limit_alone = 223085 
WTRc_limit_alone = 1330364 
RTWc_limit_alone = 1313101 

Commands details: 
total_CMD = 8228441 
n_nop = 7393859 
Read = 302058 
Write = 0 
L2_Alloc = 0 
L2_WB = 51234 
n_act = 291279 
n_pre = 291263 
n_ref = 0 
n_req = 340454 
total_req = 353292 

Dual Bus Interface Util: 
issued_total_row = 582542 
issued_total_col = 353292 
Row_Bus_Util =  0.070796 
CoL_Bus_Util = 0.042935 
Either_Row_CoL_Bus_Util = 0.101427 
Issued_on_Two_Bus_Simul_Util = 0.012305 
issued_two_Eff = 0.121321 
queue_avg = 19.624004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7396142 n_act=290920 n_pre=290904 n_ref_event=0 n_req=338755 n_rd=300373 n_rd_L2_A=0 n_write=0 n_wr_bk=51167 bw_util=0.1709
n_activity=4115905 dram_eff=0.3416
bk0: 18355a 5528939i bk1: 18230a 5545493i bk2: 18594a 5508720i bk3: 18745a 5492420i bk4: 18356a 5533589i bk5: 18612a 5506289i bk6: 18625a 5496137i bk7: 18731a 5477120i bk8: 19472a 5407700i bk9: 18727a 5469926i bk10: 19079a 5435803i bk11: 19588a 5409531i bk12: 19215a 5418520i bk13: 18792a 5458776i bk14: 18649a 5489984i bk15: 18603a 5503371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141214
Row_Buffer_Locality_read = 0.140971
Row_Buffer_Locality_write = 0.143114
Bank_Level_Parallism = 11.217552
Bank_Level_Parallism_Col = 2.698564
Bank_Level_Parallism_Ready = 1.242782
write_to_read_ratio_blp_rw_average = 0.197004
GrpLevelPara = 2.219802 

BW Util details:
bwutil = 0.170890 
total_CMD = 8228441 
util_bw = 1406160 
Wasted_Col = 2378645 
Wasted_Row = 175999 
Idle = 4267637 

BW Util Bottlenecks: 
RCDc_limit = 3948492 
RCDWRc_limit = 270959 
WTRc_limit = 1371826 
RTWc_limit = 1340395 
CCDLc_limit = 321320 
rwq = 0 
CCDLc_limit_alone = 223483 
WTRc_limit_alone = 1331526 
RTWc_limit_alone = 1282858 

Commands details: 
total_CMD = 8228441 
n_nop = 7396142 
Read = 300373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51167 
n_act = 290920 
n_pre = 290904 
n_ref = 0 
n_req = 338755 
total_req = 351540 

Dual Bus Interface Util: 
issued_total_row = 581824 
issued_total_col = 351540 
Row_Bus_Util =  0.070709 
CoL_Bus_Util = 0.042723 
Either_Row_CoL_Bus_Util = 0.101149 
Issued_on_Two_Bus_Simul_Util = 0.012282 
issued_two_Eff = 0.121429 
queue_avg = 18.541208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7402178 n_act=288778 n_pre=288762 n_ref_event=0 n_req=334138 n_rd=295929 n_rd_L2_A=0 n_write=0 n_wr_bk=50889 bw_util=0.1686
n_activity=4113336 dram_eff=0.3373
bk0: 18418a 5580934i bk1: 18270a 5582841i bk2: 18179a 5603238i bk3: 18153a 5602615i bk4: 18720a 5548108i bk5: 17931a 5617966i bk6: 18007a 5596485i bk7: 18288a 5595016i bk8: 18715a 5528845i bk9: 19049a 5485601i bk10: 19159a 5450696i bk11: 18586a 5519997i bk12: 18677a 5510795i bk13: 19219a 5470599i bk14: 18280a 5565334i bk15: 18278a 5581619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135752
Row_Buffer_Locality_read = 0.135587
Row_Buffer_Locality_write = 0.137036
Bank_Level_Parallism = 10.938440
Bank_Level_Parallism_Col = 2.666526
Bank_Level_Parallism_Ready = 1.233645
write_to_read_ratio_blp_rw_average = 0.195982
GrpLevelPara = 2.199609 

BW Util details:
bwutil = 0.168595 
total_CMD = 8228441 
util_bw = 1387272 
Wasted_Col = 2385164 
Wasted_Row = 182790 
Idle = 4273215 

BW Util Bottlenecks: 
RCDc_limit = 3939952 
RCDWRc_limit = 273187 
WTRc_limit = 1364377 
RTWc_limit = 1315227 
CCDLc_limit = 312020 
rwq = 0 
CCDLc_limit_alone = 217548 
WTRc_limit_alone = 1325037 
RTWc_limit_alone = 1260095 

Commands details: 
total_CMD = 8228441 
n_nop = 7402178 
Read = 295929 
Write = 0 
L2_Alloc = 0 
L2_WB = 50889 
n_act = 288778 
n_pre = 288762 
n_ref = 0 
n_req = 334138 
total_req = 346818 

Dual Bus Interface Util: 
issued_total_row = 577540 
issued_total_col = 346818 
Row_Bus_Util =  0.070188 
CoL_Bus_Util = 0.042149 
Either_Row_CoL_Bus_Util = 0.100415 
Issued_on_Two_Bus_Simul_Util = 0.011921 
issued_two_Eff = 0.118721 
queue_avg = 17.453810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7396501 n_act=290152 n_pre=290136 n_ref_event=0 n_req=336222 n_rd=297832 n_rd_L2_A=0 n_write=0 n_wr_bk=51202 bw_util=0.1697
n_activity=4124811 dram_eff=0.3385
bk0: 18310a 5593790i bk1: 18141a 5598456i bk2: 18164a 5588165i bk3: 18115a 5594936i bk4: 18063a 5610666i bk5: 18879a 5525781i bk6: 18711a 5520487i bk7: 18448a 5560169i bk8: 19083a 5496634i bk9: 18423a 5547575i bk10: 19590a 5426015i bk11: 19042a 5465141i bk12: 18912a 5457485i bk13: 18882a 5490704i bk14: 18724a 5509845i bk15: 18345a 5550435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137023
Row_Buffer_Locality_read = 0.136832
Row_Buffer_Locality_write = 0.138500
Bank_Level_Parallism = 10.988658
Bank_Level_Parallism_Col = 2.670741
Bank_Level_Parallism_Ready = 1.237234
write_to_read_ratio_blp_rw_average = 0.194396
GrpLevelPara = 2.203809 

BW Util details:
bwutil = 0.169672 
total_CMD = 8228441 
util_bw = 1396136 
Wasted_Col = 2389210 
Wasted_Row = 179737 
Idle = 4263358 

BW Util Bottlenecks: 
RCDc_limit = 3954251 
RCDWRc_limit = 273327 
WTRc_limit = 1379253 
RTWc_limit = 1307136 
CCDLc_limit = 315109 
rwq = 0 
CCDLc_limit_alone = 219289 
WTRc_limit_alone = 1338771 
RTWc_limit_alone = 1251798 

Commands details: 
total_CMD = 8228441 
n_nop = 7396501 
Read = 297832 
Write = 0 
L2_Alloc = 0 
L2_WB = 51202 
n_act = 290152 
n_pre = 290136 
n_ref = 0 
n_req = 336222 
total_req = 349034 

Dual Bus Interface Util: 
issued_total_row = 580288 
issued_total_col = 349034 
Row_Bus_Util =  0.070522 
CoL_Bus_Util = 0.042418 
Either_Row_CoL_Bus_Util = 0.101105 
Issued_on_Two_Bus_Simul_Util = 0.011835 
issued_two_Eff = 0.117054 
queue_avg = 17.610527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6105
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7400835 n_act=289112 n_pre=289096 n_ref_event=0 n_req=335116 n_rd=296895 n_rd_L2_A=0 n_write=0 n_wr_bk=50842 bw_util=0.169
n_activity=4122098 dram_eff=0.3374
bk0: 18256a 5585270i bk1: 18174a 5591531i bk2: 18420a 5582450i bk3: 18382a 5567990i bk4: 18450a 5569617i bk5: 18339a 5583738i bk6: 18143a 5601628i bk7: 18988a 5497166i bk8: 18544a 5522496i bk9: 18914a 5506592i bk10: 18374a 5512403i bk11: 19182a 5449551i bk12: 19009a 5462345i bk13: 18857a 5483660i bk14: 18297a 5568949i bk15: 18566a 5556644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137281
Row_Buffer_Locality_read = 0.137281
Row_Buffer_Locality_write = 0.137281
Bank_Level_Parallism = 10.974326
Bank_Level_Parallism_Col = 2.668149
Bank_Level_Parallism_Ready = 1.235946
write_to_read_ratio_blp_rw_average = 0.194450
GrpLevelPara = 2.202102 

BW Util details:
bwutil = 0.169041 
total_CMD = 8228441 
util_bw = 1390948 
Wasted_Col = 2384064 
Wasted_Row = 185819 
Idle = 4267610 

BW Util Bottlenecks: 
RCDc_limit = 3940143 
RCDWRc_limit = 273593 
WTRc_limit = 1365423 
RTWc_limit = 1306792 
CCDLc_limit = 315145 
rwq = 0 
CCDLc_limit_alone = 220080 
WTRc_limit_alone = 1325893 
RTWc_limit_alone = 1251257 

Commands details: 
total_CMD = 8228441 
n_nop = 7400835 
Read = 296895 
Write = 0 
L2_Alloc = 0 
L2_WB = 50842 
n_act = 289112 
n_pre = 289096 
n_ref = 0 
n_req = 335116 
total_req = 347737 

Dual Bus Interface Util: 
issued_total_row = 578208 
issued_total_col = 347737 
Row_Bus_Util =  0.070269 
CoL_Bus_Util = 0.042260 
Either_Row_CoL_Bus_Util = 0.100579 
Issued_on_Two_Bus_Simul_Util = 0.011951 
issued_two_Eff = 0.118823 
queue_avg = 17.746443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7394101 n_act=291475 n_pre=291459 n_ref_event=0 n_req=338617 n_rd=300163 n_rd_L2_A=0 n_write=0 n_wr_bk=51264 bw_util=0.1708
n_activity=4129095 dram_eff=0.3404
bk0: 18495a 5529116i bk1: 18756a 5488807i bk2: 18484a 5535690i bk3: 18778a 5506491i bk4: 18731a 5521401i bk5: 18987a 5487901i bk6: 18375a 5531215i bk7: 18507a 5533667i bk8: 18497a 5521344i bk9: 18604a 5497874i bk10: 19269a 5407915i bk11: 19263a 5404351i bk12: 18767a 5464611i bk13: 19365a 5406737i bk14: 18584a 5500870i bk15: 18701a 5477784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139219
Row_Buffer_Locality_read = 0.139048
Row_Buffer_Locality_write = 0.140558
Bank_Level_Parallism = 11.153419
Bank_Level_Parallism_Col = 2.688550
Bank_Level_Parallism_Ready = 1.237263
write_to_read_ratio_blp_rw_average = 0.196886
GrpLevelPara = 2.215408 

BW Util details:
bwutil = 0.170835 
total_CMD = 8228441 
util_bw = 1405708 
Wasted_Col = 2387215 
Wasted_Row = 178748 
Idle = 4256770 

BW Util Bottlenecks: 
RCDc_limit = 3961974 
RCDWRc_limit = 272859 
WTRc_limit = 1373050 
RTWc_limit = 1336111 
CCDLc_limit = 319397 
rwq = 0 
CCDLc_limit_alone = 222992 
WTRc_limit_alone = 1333481 
RTWc_limit_alone = 1279275 

Commands details: 
total_CMD = 8228441 
n_nop = 7394101 
Read = 300163 
Write = 0 
L2_Alloc = 0 
L2_WB = 51264 
n_act = 291475 
n_pre = 291459 
n_ref = 0 
n_req = 338617 
total_req = 351427 

Dual Bus Interface Util: 
issued_total_row = 582934 
issued_total_col = 351427 
Row_Bus_Util =  0.070844 
CoL_Bus_Util = 0.042709 
Either_Row_CoL_Bus_Util = 0.101397 
Issued_on_Two_Bus_Simul_Util = 0.012156 
issued_two_Eff = 0.119880 
queue_avg = 18.258732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2587
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8228441 n_nop=7395124 n_act=290463 n_pre=290447 n_ref_event=0 n_req=336403 n_rd=298380 n_rd_L2_A=0 n_write=0 n_wr_bk=50759 bw_util=0.1697
n_activity=4118877 dram_eff=0.3391
bk0: 18452a 5570053i bk1: 19036a 5521804i bk2: 18027a 5592629i bk3: 18640a 5534724i bk4: 17835a 5603696i bk5: 18671a 5542764i bk6: 18255a 5576552i bk7: 18969a 5505348i bk8: 18685a 5522461i bk9: 19197a 5471807i bk10: 18252a 5539691i bk11: 19606a 5422735i bk12: 18996a 5481955i bk13: 18944a 5480456i bk14: 18296a 5591833i bk15: 18519a 5520066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136562
Row_Buffer_Locality_read = 0.136333
Row_Buffer_Locality_write = 0.138364
Bank_Level_Parallism = 11.001358
Bank_Level_Parallism_Col = 2.663816
Bank_Level_Parallism_Ready = 1.234828
write_to_read_ratio_blp_rw_average = 0.193666
GrpLevelPara = 2.202969 

BW Util details:
bwutil = 0.169723 
total_CMD = 8228441 
util_bw = 1396556 
Wasted_Col = 2392537 
Wasted_Row = 176140 
Idle = 4263208 

BW Util Bottlenecks: 
RCDc_limit = 3964036 
RCDWRc_limit = 271538 
WTRc_limit = 1377130 
RTWc_limit = 1302103 
CCDLc_limit = 314353 
rwq = 0 
CCDLc_limit_alone = 219574 
WTRc_limit_alone = 1337196 
RTWc_limit_alone = 1247258 

Commands details: 
total_CMD = 8228441 
n_nop = 7395124 
Read = 298380 
Write = 0 
L2_Alloc = 0 
L2_WB = 50759 
n_act = 290463 
n_pre = 290447 
n_ref = 0 
n_req = 336403 
total_req = 349139 

Dual Bus Interface Util: 
issued_total_row = 580910 
issued_total_col = 349139 
Row_Bus_Util =  0.070598 
CoL_Bus_Util = 0.042431 
Either_Row_CoL_Bus_Util = 0.101273 
Issued_on_Two_Bus_Simul_Util = 0.011756 
issued_two_Eff = 0.116081 
queue_avg = 17.702217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 372255, Miss = 152722, Miss_rate = 0.410, Pending_hits = 2663, Reservation_fails = 10149
L2_cache_bank[1]: Access = 370756, Miss = 152959, Miss_rate = 0.413, Pending_hits = 2814, Reservation_fails = 11537
L2_cache_bank[2]: Access = 669294, Miss = 153064, Miss_rate = 0.229, Pending_hits = 2590, Reservation_fails = 15722
L2_cache_bank[3]: Access = 368019, Miss = 151574, Miss_rate = 0.412, Pending_hits = 2580, Reservation_fails = 10012
L2_cache_bank[4]: Access = 375144, Miss = 151286, Miss_rate = 0.403, Pending_hits = 2467, Reservation_fails = 12612
L2_cache_bank[5]: Access = 377685, Miss = 152233, Miss_rate = 0.403, Pending_hits = 2594, Reservation_fails = 11076
L2_cache_bank[6]: Access = 377309, Miss = 153760, Miss_rate = 0.408, Pending_hits = 2902, Reservation_fails = 11790
L2_cache_bank[7]: Access = 367471, Miss = 151303, Miss_rate = 0.412, Pending_hits = 2732, Reservation_fails = 13328
L2_cache_bank[8]: Access = 387301, Miss = 152584, Miss_rate = 0.394, Pending_hits = 3075, Reservation_fails = 11846
L2_cache_bank[9]: Access = 379930, Miss = 153854, Miss_rate = 0.405, Pending_hits = 3214, Reservation_fails = 10381
L2_cache_bank[10]: Access = 385969, Miss = 155160, Miss_rate = 0.402, Pending_hits = 3195, Reservation_fails = 9141
L2_cache_bank[11]: Access = 373931, Miss = 153065, Miss_rate = 0.409, Pending_hits = 2978, Reservation_fails = 11562
L2_cache_bank[12]: Access = 374382, Miss = 153414, Miss_rate = 0.410, Pending_hits = 2984, Reservation_fails = 11329
L2_cache_bank[13]: Access = 379042, Miss = 153097, Miss_rate = 0.404, Pending_hits = 2892, Reservation_fails = 7272
L2_cache_bank[14]: Access = 672088, Miss = 151230, Miss_rate = 0.225, Pending_hits = 2669, Reservation_fails = 11987
L2_cache_bank[15]: Access = 374512, Miss = 150840, Miss_rate = 0.403, Pending_hits = 2837, Reservation_fails = 10571
L2_cache_bank[16]: Access = 381927, Miss = 152641, Miss_rate = 0.400, Pending_hits = 2932, Reservation_fails = 10108
L2_cache_bank[17]: Access = 372374, Miss = 151363, Miss_rate = 0.406, Pending_hits = 2794, Reservation_fails = 16283
L2_cache_bank[18]: Access = 375100, Miss = 150581, Miss_rate = 0.401, Pending_hits = 2724, Reservation_fails = 9909
L2_cache_bank[19]: Access = 375701, Miss = 152478, Miss_rate = 0.406, Pending_hits = 2855, Reservation_fails = 12096
L2_cache_bank[20]: Access = 370522, Miss = 152286, Miss_rate = 0.411, Pending_hits = 2634, Reservation_fails = 13211
L2_cache_bank[21]: Access = 378825, Miss = 154038, Miss_rate = 0.407, Pending_hits = 2930, Reservation_fails = 10595
L2_cache_bank[22]: Access = 369902, Miss = 149874, Miss_rate = 0.405, Pending_hits = 2534, Reservation_fails = 8245
L2_cache_bank[23]: Access = 388199, Miss = 154664, Miss_rate = 0.398, Pending_hits = 2931, Reservation_fails = 14303
L2_total_cache_accesses = 9617638
L2_total_cache_misses = 3660070
L2_total_cache_miss_rate = 0.3806
L2_total_cache_pending_hits = 67520
L2_total_cache_reservation_fails = 275065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5526739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2614933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 971232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9180424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 437214
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 257946
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=9617638
icnt_total_pkts_simt_to_mem=9617638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9617638
Req_Network_cycles = 3208647
Req_Network_injected_packets_per_cycle =       2.9974 
Req_Network_conflicts_per_cycle =       1.9266
Req_Network_conflicts_per_cycle_util =       3.7201
Req_Bank_Level_Parallism =       5.7876
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9946
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       5.4503

Reply_Network_injected_packets_num = 9617638
Reply_Network_cycles = 3208647
Reply_Network_injected_packets_per_cycle =        2.9974
Reply_Network_conflicts_per_cycle =        1.2870
Reply_Network_conflicts_per_cycle_util =       2.4807
Reply_Bank_Level_Parallism =       5.7776
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1523
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0999
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 35 min, 35 sec (12935 sec)
gpgpu_simulation_rate = 4798 (inst/sec)
gpgpu_simulation_rate = 248 (cycle/sec)
gpgpu_silicon_slowdown = 5504032x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (30,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 18: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 90211
gpu_sim_insn = 604533
gpu_ipc =       6.7013
gpu_tot_sim_cycle = 3298858
gpu_tot_sim_insn = 62676320
gpu_tot_ipc =      18.9994
gpu_tot_issued_cta = 2330
gpu_occupancy = 17.6892% 
gpu_tot_occupancy = 63.3713% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6279
partiton_level_parallism_total  =       2.9326
partiton_level_parallism_util =       2.7754
partiton_level_parallism_util_total  =       5.7802
L2_BW  =      27.4279 GB/Sec
L2_BW_total  =     128.0967 GB/Sec
gpu_total_sim_rate=4776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 340581, Miss = 283479, Miss_rate = 0.832, Pending_hits = 14128, Reservation_fails = 515280
	L1D_cache_core[1]: Access = 333792, Miss = 272572, Miss_rate = 0.817, Pending_hits = 14481, Reservation_fails = 498896
	L1D_cache_core[2]: Access = 330945, Miss = 274798, Miss_rate = 0.830, Pending_hits = 14177, Reservation_fails = 496522
	L1D_cache_core[3]: Access = 333660, Miss = 273918, Miss_rate = 0.821, Pending_hits = 14401, Reservation_fails = 501747
	L1D_cache_core[4]: Access = 344312, Miss = 283695, Miss_rate = 0.824, Pending_hits = 14946, Reservation_fails = 494599
	L1D_cache_core[5]: Access = 352857, Miss = 287022, Miss_rate = 0.813, Pending_hits = 15676, Reservation_fails = 492893
	L1D_cache_core[6]: Access = 325102, Miss = 262211, Miss_rate = 0.807, Pending_hits = 14105, Reservation_fails = 493068
	L1D_cache_core[7]: Access = 362878, Miss = 300644, Miss_rate = 0.828, Pending_hits = 15819, Reservation_fails = 507185
	L1D_cache_core[8]: Access = 354312, Miss = 290295, Miss_rate = 0.819, Pending_hits = 15957, Reservation_fails = 508036
	L1D_cache_core[9]: Access = 352981, Miss = 288508, Miss_rate = 0.817, Pending_hits = 15308, Reservation_fails = 479605
	L1D_cache_core[10]: Access = 345669, Miss = 283410, Miss_rate = 0.820, Pending_hits = 14812, Reservation_fails = 497616
	L1D_cache_core[11]: Access = 329857, Miss = 266294, Miss_rate = 0.807, Pending_hits = 14452, Reservation_fails = 472076
	L1D_cache_core[12]: Access = 347851, Miss = 286280, Miss_rate = 0.823, Pending_hits = 14840, Reservation_fails = 509411
	L1D_cache_core[13]: Access = 349222, Miss = 283652, Miss_rate = 0.812, Pending_hits = 15473, Reservation_fails = 492960
	L1D_cache_core[14]: Access = 357935, Miss = 295352, Miss_rate = 0.825, Pending_hits = 15795, Reservation_fails = 512049
	L1D_cache_core[15]: Access = 338517, Miss = 278292, Miss_rate = 0.822, Pending_hits = 15096, Reservation_fails = 484506
	L1D_cache_core[16]: Access = 338985, Miss = 275930, Miss_rate = 0.814, Pending_hits = 15095, Reservation_fails = 504005
	L1D_cache_core[17]: Access = 343420, Miss = 280246, Miss_rate = 0.816, Pending_hits = 15273, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 341048, Miss = 278086, Miss_rate = 0.815, Pending_hits = 14569, Reservation_fails = 491452
	L1D_cache_core[19]: Access = 343625, Miss = 282003, Miss_rate = 0.821, Pending_hits = 15465, Reservation_fails = 503705
	L1D_cache_core[20]: Access = 337330, Miss = 277937, Miss_rate = 0.824, Pending_hits = 14783, Reservation_fails = 499594
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 335591, Miss = 275945, Miss_rate = 0.822, Pending_hits = 14951, Reservation_fails = 497581
	L1D_cache_core[24]: Access = 353848, Miss = 293025, Miss_rate = 0.828, Pending_hits = 15895, Reservation_fails = 517084
	L1D_cache_core[25]: Access = 332843, Miss = 274038, Miss_rate = 0.823, Pending_hits = 14930, Reservation_fails = 495863
	L1D_cache_core[26]: Access = 336127, Miss = 274925, Miss_rate = 0.818, Pending_hits = 14698, Reservation_fails = 517592
	L1D_cache_core[27]: Access = 352933, Miss = 292521, Miss_rate = 0.829, Pending_hits = 15742, Reservation_fails = 509428
	L1D_cache_core[28]: Access = 341304, Miss = 282409, Miss_rate = 0.827, Pending_hits = 15148, Reservation_fails = 500428
	L1D_cache_core[29]: Access = 340605, Miss = 281267, Miss_rate = 0.826, Pending_hits = 14673, Reservation_fails = 514108
	L1D_total_cache_accesses = 10282327
	L1D_total_cache_misses = 8446299
	L1D_total_cache_miss_rate = 0.8214
	L1D_total_cache_pending_hits = 451295
	L1D_total_cache_reservation_fails = 14977184
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1363978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 451295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7733766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14976310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 293471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 451295
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 266622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9842510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 439817

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 803573
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14158476
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2330, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9627, 9931, 10058, 8984, 9701, 10982, 9852, 10788, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 277257344
gpgpu_n_tot_w_icount = 8664292
gpgpu_n_stall_shd_mem = 9267429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9234467
gpgpu_n_mem_write_global = 439817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12486689
gpgpu_n_store_insn = 597388
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4770816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8341409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 926020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11733428	W0_Idle:27009822	W0_Scoreboard:179737914	W1:2754127	W2:1229216	W3:753710	W4:491249	W5:342578	W6:254052	W7:193733	W8:160757	W9:141627	W10:126995	W11:117971	W12:116948	W13:110254	W14:106492	W15:105186	W16:98346	W17:94303	W18:93384	W19:89804	W20:93535	W21:88923	W22:79107	W23:73460	W24:60531	W25:51559	W26:44499	W27:37481	W28:32753	W29:24621	W30:16252	W31:8210	W32:672629
single_issue_nums: WS0:2174399	WS1:2158091	WS2:2148397	WS3:2183405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64217896 {8:8027237,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17592680 {40:439817,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48289200 {40:1207230,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 321089480 {40:8027237,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3518536 {8:439817,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48289200 {40:1207230,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 619 
avg_icnt2mem_latency = 138 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:950914 	23272 	50246 	108998 	211145 	331774 	518353 	771552 	826609 	275770 	6225 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4328450 	2169269 	1691195 	948338 	491930 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	597810 	174958 	88217 	56732 	6244647 	658849 	585619 	575656 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7715358 	1406583 	425280 	110500 	15835 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1362 	1171 	431 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     44897    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     48172    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159821  1.159471  1.156631  1.160358  1.162741  1.155196  1.159008  1.161165  1.153098  1.166103  1.170196  1.167057  1.162267  1.162585  1.165468  1.165722 
dram[1]:  1.161092  1.154614  1.150617  1.148313  1.162132  1.154397  1.153888  1.159176  1.173892  1.157546  1.171501  1.174713  1.150730  1.149687  1.155258  1.152177 
dram[2]:  1.144747  1.153515  1.143376  1.143276  1.153489  1.152702  1.145837  1.152191  1.151116  1.165544  1.162266  1.166541  1.162542  1.159399  1.152320  1.143922 
dram[3]:  1.153842  1.164316  1.158106  1.143806  1.155933  1.165842  1.161413  1.144836  1.165900  1.158894  1.171189  1.181627  1.159651  1.179158  1.161064  1.150399 
dram[4]:  1.148756  1.168159  1.156204  1.161117  1.162812  1.149805  1.162781  1.162112  1.165650  1.177160  1.170725  1.175547  1.165708  1.160581  1.166399  1.156099 
dram[5]:  1.178818  1.161833  1.158670  1.157181  1.173012  1.172711  1.163867  1.151987  1.166993  1.161320  1.201958  1.170352  1.171492  1.177346  1.158787  1.170494 
dram[6]:  1.158676  1.156833  1.159813  1.161123  1.156800  1.165192  1.160568  1.160891  1.181093  1.160803  1.167814  1.182431  1.167165  1.162801  1.163021  1.162714 
dram[7]:  1.157181  1.160949  1.149151  1.144430  1.160272  1.152773  1.143536  1.152816  1.159484  1.169181  1.169617  1.155570  1.155420  1.173597  1.156286  1.152158 
dram[8]:  1.152777  1.158719  1.141619  1.151191  1.150922  1.160287  1.159609  1.152858  1.171769  1.154798  1.178243  1.174000  1.153073  1.163372  1.152828  1.160343 
dram[9]:  1.151613  1.151883  1.156297  1.154740  1.156666  1.156850  1.150725  1.166215  1.155377  1.171839  1.153131  1.169283  1.161188  1.159774  1.161981  1.164779 
dram[10]:  1.159025  1.157745  1.157763  1.163230  1.161703  1.170605  1.148924  1.158014  1.154568  1.156003  1.177556  1.180912  1.157596  1.166429  1.158980  1.158333 
dram[11]:  1.146005  1.165555  1.147811  1.156586  1.144994  1.153128  1.147894  1.162991  1.159292  1.168330  1.151862  1.188817  1.167779  1.155303  1.157839  1.153884 
average row locality = 4075402/3511930 = 1.160445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18622     18659     18672     18686     19063     18620     18506     18649     18651     18938     19437     18912     19114     19570     18641     18941 
dram[1]:     18634     18507     18458     18490     18676     18431     18668     18629     19600     18706     19611     19558     18639     18787     18721     18583 
dram[2]:     18413     18615     18140     18360     18543     18794     18344     18449     18646     19030     19070     19048     19441     19497     18686     18332 
dram[3]:     18539     18540     18735     18166     18830     18865     19065     18031     19092     18559     19262     19265     19365     19589     18797     18165 
dram[4]:     18083     18968     18712     18835     18696     18339     18888     18891     18992     19544     19190     19748     19357     19143     18637     18408 
dram[5]:     19070     18600     18762     18691     19097     19098     19010     18336     18999     18949     20240     18968     19475     19496     18509     18878 
dram[6]:     18462     18350     18724     18896     18478     18740     18728     18869     19576     18855     19180     19731     19339     18934     18767     18719 
dram[7]:     18549     18388     18328     18281     18848     18046     18148     18411     18846     19183     19300     18729     18795     19349     18413     18426 
dram[8]:     18435     18289     18289     18238     18195     19007     18829     18569     19228     18560     19724     19163     19049     19021     18855     18476 
dram[9]:     18382     18316     18569     18522     18569     18459     18255     19139     18690     19046     18514     19316     19140     19027     18421     18697 
dram[10]:     18596     18895     18597     18940     18881     19135     18500     18641     18617     18753     19379     19386     18893     19488     18696     18850 
dram[11]:     18590     19167     18167     18784     17974     18787     18403     19112     18835     19311     18388     19760     19142     19077     18439     18656 
total dram reads = 3611477
bank skew: 20240/17974 = 1.13
chip skew: 304178/298040 = 1.02
number of total write accesses:
dram[0]:      3168      3181      3076      3071      3230      3277      3165      3121      3229      3217      3380      3318      3350      3365      3231      3299 
dram[1]:      3140      3149      3051      3101      3196      3175      3148      3223      3283      3240      3368      3443      3348      3232      3190      3156 
dram[2]:      3137      3118      3020      3057      3212      3152      3075      3097      3197      3211      3404      3416      3379      3354      3219      3219 
dram[3]:      3160      3140      3071      3043      3197      3200      3090      3076      3231      3214      3363      3449      3318      3390      3231      3275 
dram[4]:      3045      3210      3057      3064      3218      3101      3133      3239      3227      3287      3310      3351      3328      3284      3249      3212 
dram[5]:      3212      3134      3036      3043      3172      3269      3137      3108      3283      3186      3472      3343      3317      3416      3247      3220 
dram[6]:      3128      3121      3060      3111      3217      3129      3166      3138      3302      3233      3321      3434      3309      3295      3256      3279 
dram[7]:      3140      3123      3063      2998      3257      3166      3046      3144      3237      3265      3430      3288      3360      3374      3167      3219 
dram[8]:      3118      3099      3027      3031      3124      3210      3151      3142      3312      3268      3396      3418      3433      3357      3268      3240 
dram[9]:      3146      3130      3053      2953      3216      3161      3077      3214      3206      3281      3326      3385      3310      3357      3226      3202 
dram[10]:      3118      3122      3036      3072      3223      3282      3088      3150      3201      3304      3423      3440      3284      3385      3272      3267 
dram[11]:      3156      3151      3006      3048      3113      3159      3115      3129      3256      3279      3291      3407      3363      3308      3195      3172 
total dram writes = 617174
bank skew: 3472/2953 = 1.18
chip skew: 51678/51148 = 1.01
average mf latency per bank:
dram[0]:       1276      1307      1270      1347      1317      1324      1245      1326      1247      1315      1293      1317      1301      1343      1315      1342
dram[1]:       1542      1299      1426      1299      1420      1325      1384      1291      5654      1318      1463      1345      1367      1281      1475      1314
dram[2]:       1250      1323      1346      1264      1319      1293      1268      1275      1272      1332      1269      1329      1302      1283      1293      1354
dram[3]:       1357      1325      1382      1311      1379      1355      1371      1312      1368      1318      1496      1350      1404      1382      1454      1354
dram[4]:       1354      1529      1396      1495      1394      1504      1326      1429      1361      1527      1377      1504      1353      1497      1393      1487
dram[5]:       1543      1472      1573      1458      1621      1480      1516      1414      1448      1443      1588      1448      1481      1437      1542      1493
dram[6]:       1441      1313      1472      1333      1435      1384      1468      1332      1516      1334      1464      1403      1473      1370      1511      1352
dram[7]:       1319      1350      5552      1302      1330      1299      1288      1355      1298      1359      1306      1313      1299      1329      1388      1349
dram[8]:       1360      1296      1426      1329      1362      1325      1398      1302      1375      1281      1371      1405      1328      1320      1399      1388
dram[9]:       1338      1344      1390      1423      1336      1389      1387      1442      1401      1446      1323      1387      1364      1375      1422      1410
dram[10]:       1307      1395      1328      1418      1297      1398      1284      1408      1271      1385      1329      1424      1296      1390      1301      1398
dram[11]:       1263      1431      1287      1407      1280      1457      1255      1429      1332      1441      1296      1512      1279      1440      1310      1447
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7618510 n_act=293322 n_pre=293306 n_ref_event=0 n_req=340752 n_rd=301681 n_rd_L2_A=0 n_write=0 n_wr_bk=51678 bw_util=0.1671
n_activity=4173127 dram_eff=0.3387
bk0: 18622a 5739245i bk1: 18659a 5716290i bk2: 18672a 5732114i bk3: 18686a 5735163i bk4: 19063a 5703969i bk5: 18620a 5736712i bk6: 18506a 5771219i bk7: 18649a 5747100i bk8: 18651a 5723764i bk9: 18938a 5710425i bk10: 19437a 5650592i bk11: 18912a 5689211i bk12: 19114a 5649467i bk13: 19570a 5609915i bk14: 18641a 5732224i bk15: 18941a 5698481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139198
Row_Buffer_Locality_read = 0.138938
Row_Buffer_Locality_write = 0.141204
Bank_Level_Parallism = 11.094069
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.237012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167077 
total_CMD = 8459782 
util_bw = 1413436 
Wasted_Col = 2410338 
Wasted_Row = 185039 
Idle = 4450969 

BW Util Bottlenecks: 
RCDc_limit = 3989545 
RCDWRc_limit = 276071 
WTRc_limit = 1389410 
RTWc_limit = 1343849 
CCDLc_limit = 318830 
rwq = 0 
CCDLc_limit_alone = 221350 
WTRc_limit_alone = 1349271 
RTWc_limit_alone = 1286508 

Commands details: 
total_CMD = 8459782 
n_nop = 7618510 
Read = 301681 
Write = 0 
L2_Alloc = 0 
L2_WB = 51678 
n_act = 293322 
n_pre = 293306 
n_ref = 0 
n_req = 340752 
total_req = 353359 

Dual Bus Interface Util: 
issued_total_row = 586628 
issued_total_col = 353359 
Row_Bus_Util =  0.069343 
CoL_Bus_Util = 0.041769 
Either_Row_CoL_Bus_Util = 0.099444 
Issued_on_Two_Bus_Simul_Util = 0.011669 
issued_two_Eff = 0.117340 
queue_avg = 17.853127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7621061 n_act=293013 n_pre=292997 n_ref_event=0 n_req=339369 n_rd=300698 n_rd_L2_A=0 n_write=0 n_wr_bk=51443 bw_util=0.1665
n_activity=4163482 dram_eff=0.3383
bk0: 18634a 5765880i bk1: 18507a 5773537i bk2: 18458a 5760157i bk3: 18490a 5740823i bk4: 18676a 5745941i bk5: 18431a 5764388i bk6: 18668a 5737130i bk7: 18629a 5754663i bk8: 19600a 5647384i bk9: 18706a 5712077i bk10: 19611a 5604654i bk11: 19558a 5635553i bk12: 18639a 5714557i bk13: 18787a 5697379i bk14: 18721a 5742098i bk15: 18583a 5748822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136595
Row_Buffer_Locality_read = 0.136622
Row_Buffer_Locality_write = 0.136381
Bank_Level_Parallism = 11.063123
Bank_Level_Parallism_Col = 2.678167
Bank_Level_Parallism_Ready = 1.236829
write_to_read_ratio_blp_rw_average = 0.195609
GrpLevelPara = 2.208207 

BW Util details:
bwutil = 0.166501 
total_CMD = 8459782 
util_bw = 1408564 
Wasted_Col = 2411190 
Wasted_Row = 182048 
Idle = 4457980 

BW Util Bottlenecks: 
RCDc_limit = 3994201 
RCDWRc_limit = 275831 
WTRc_limit = 1389489 
RTWc_limit = 1334193 
CCDLc_limit = 317214 
rwq = 0 
CCDLc_limit_alone = 220446 
WTRc_limit_alone = 1348793 
RTWc_limit_alone = 1278121 

Commands details: 
total_CMD = 8459782 
n_nop = 7621061 
Read = 300698 
Write = 0 
L2_Alloc = 0 
L2_WB = 51443 
n_act = 293013 
n_pre = 292997 
n_ref = 0 
n_req = 339369 
total_req = 352141 

Dual Bus Interface Util: 
issued_total_row = 586010 
issued_total_col = 352141 
Row_Bus_Util =  0.069270 
CoL_Bus_Util = 0.041625 
Either_Row_CoL_Bus_Util = 0.099142 
Issued_on_Two_Bus_Simul_Util = 0.011753 
issued_two_Eff = 0.118550 
queue_avg = 17.632257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7621661 n_act=292991 n_pre=292975 n_ref_event=0 n_req=337935 n_rd=299408 n_rd_L2_A=0 n_write=0 n_wr_bk=51267 bw_util=0.1658
n_activity=4180853 dram_eff=0.3355
bk0: 18413a 5814740i bk1: 18615a 5809314i bk2: 18140a 5852470i bk3: 18360a 5834297i bk4: 18543a 5820112i bk5: 18794a 5787783i bk6: 18344a 5825951i bk7: 18449a 5809605i bk8: 18646a 5763973i bk9: 19030a 5742109i bk10: 19070a 5707214i bk11: 19048a 5715201i bk12: 19441a 5690119i bk13: 19497a 5677523i bk14: 18686a 5774902i bk15: 18332a 5816743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132999
Row_Buffer_Locality_read = 0.133213
Row_Buffer_Locality_write = 0.131336
Bank_Level_Parallism = 10.801132
Bank_Level_Parallism_Col = 2.643938
Bank_Level_Parallism_Ready = 1.232551
write_to_read_ratio_blp_rw_average = 0.191238
GrpLevelPara = 2.187252 

BW Util details:
bwutil = 0.165808 
total_CMD = 8459782 
util_bw = 1402700 
Wasted_Col = 2426744 
Wasted_Row = 185586 
Idle = 4444752 

BW Util Bottlenecks: 
RCDc_limit = 4007921 
RCDWRc_limit = 277127 
WTRc_limit = 1388043 
RTWc_limit = 1292214 
CCDLc_limit = 315332 
rwq = 0 
CCDLc_limit_alone = 220730 
WTRc_limit_alone = 1347854 
RTWc_limit_alone = 1237801 

Commands details: 
total_CMD = 8459782 
n_nop = 7621661 
Read = 299408 
Write = 0 
L2_Alloc = 0 
L2_WB = 51267 
n_act = 292991 
n_pre = 292975 
n_ref = 0 
n_req = 337935 
total_req = 350675 

Dual Bus Interface Util: 
issued_total_row = 585966 
issued_total_col = 350675 
Row_Bus_Util =  0.069265 
CoL_Bus_Util = 0.041452 
Either_Row_CoL_Bus_Util = 0.099071 
Issued_on_Two_Bus_Simul_Util = 0.011646 
issued_two_Eff = 0.117549 
queue_avg = 16.325413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7620777 n_act=292439 n_pre=292423 n_ref_event=0 n_req=339557 n_rd=300865 n_rd_L2_A=0 n_write=0 n_wr_bk=51448 bw_util=0.1666
n_activity=4177572 dram_eff=0.3373
bk0: 18539a 5755201i bk1: 18540a 5770120i bk2: 18735a 5762064i bk3: 18166a 5778083i bk4: 18830a 5722707i bk5: 18865a 5717250i bk6: 19065a 5690322i bk7: 18031a 5794685i bk8: 19092a 5690854i bk9: 18559a 5717566i bk10: 19262a 5650479i bk11: 19265a 5649073i bk12: 19365a 5634148i bk13: 19589a 5633129i bk14: 18797a 5719147i bk15: 18165a 5789284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138763
Row_Buffer_Locality_read = 0.138750
Row_Buffer_Locality_write = 0.138866
Bank_Level_Parallism = 11.067417
Bank_Level_Parallism_Col = 2.679842
Bank_Level_Parallism_Ready = 1.238265
write_to_read_ratio_blp_rw_average = 0.196064
GrpLevelPara = 2.210600 

BW Util details:
bwutil = 0.166583 
total_CMD = 8459782 
util_bw = 1409252 
Wasted_Col = 2409113 
Wasted_Row = 188882 
Idle = 4452535 

BW Util Bottlenecks: 
RCDc_limit = 3982104 
RCDWRc_limit = 275869 
WTRc_limit = 1388831 
RTWc_limit = 1340907 
CCDLc_limit = 318837 
rwq = 0 
CCDLc_limit_alone = 221773 
WTRc_limit_alone = 1348454 
RTWc_limit_alone = 1284220 

Commands details: 
total_CMD = 8459782 
n_nop = 7620777 
Read = 300865 
Write = 0 
L2_Alloc = 0 
L2_WB = 51448 
n_act = 292439 
n_pre = 292423 
n_ref = 0 
n_req = 339557 
total_req = 352313 

Dual Bus Interface Util: 
issued_total_row = 584862 
issued_total_col = 352313 
Row_Bus_Util =  0.069134 
CoL_Bus_Util = 0.041646 
Either_Row_CoL_Bus_Util = 0.099176 
Issued_on_Two_Bus_Simul_Util = 0.011604 
issued_two_Eff = 0.117008 
queue_avg = 18.070934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0709
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7620670 n_act=293153 n_pre=293137 n_ref_event=0 n_req=340998 n_rd=302431 n_rd_L2_A=0 n_write=0 n_wr_bk=51315 bw_util=0.1673
n_activity=4176681 dram_eff=0.3388
bk0: 18083a 5788920i bk1: 18968a 5675018i bk2: 18712a 5710136i bk3: 18835a 5705333i bk4: 18696a 5724834i bk5: 18339a 5755516i bk6: 18888a 5689568i bk7: 18891a 5678825i bk8: 18992a 5679539i bk9: 19544a 5604868i bk10: 19190a 5613834i bk11: 19748a 5585885i bk12: 19357a 5617457i bk13: 19143a 5647233i bk14: 18637a 5710692i bk15: 18408a 5755129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140309
Row_Buffer_Locality_read = 0.140475
Row_Buffer_Locality_write = 0.139005
Bank_Level_Parallism = 11.192669
Bank_Level_Parallism_Col = 2.691853
Bank_Level_Parallism_Ready = 1.238557
write_to_read_ratio_blp_rw_average = 0.197530
GrpLevelPara = 2.219507 

BW Util details:
bwutil = 0.167260 
total_CMD = 8459782 
util_bw = 1414984 
Wasted_Col = 2406754 
Wasted_Row = 188387 
Idle = 4449657 

BW Util Bottlenecks: 
RCDc_limit = 3986214 
RCDWRc_limit = 273796 
WTRc_limit = 1381267 
RTWc_limit = 1361485 
CCDLc_limit = 322144 
rwq = 0 
CCDLc_limit_alone = 223904 
WTRc_limit_alone = 1340914 
RTWc_limit_alone = 1303598 

Commands details: 
total_CMD = 8459782 
n_nop = 7620670 
Read = 302431 
Write = 0 
L2_Alloc = 0 
L2_WB = 51315 
n_act = 293153 
n_pre = 293137 
n_ref = 0 
n_req = 340998 
total_req = 353746 

Dual Bus Interface Util: 
issued_total_row = 586290 
issued_total_col = 353746 
Row_Bus_Util =  0.069303 
CoL_Bus_Util = 0.041815 
Either_Row_CoL_Bus_Util = 0.099188 
Issued_on_Two_Bus_Simul_Util = 0.011930 
issued_two_Eff = 0.120275 
queue_avg = 18.350433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3504
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7618957 n_act=293398 n_pre=293382 n_ref_event=0 n_req=342890 n_rd=304178 n_rd_L2_A=0 n_write=0 n_wr_bk=51595 bw_util=0.1682
n_activity=4172720 dram_eff=0.341
bk0: 19070a 5630769i bk1: 18600a 5689221i bk2: 18762a 5666516i bk3: 18691a 5668717i bk4: 19097a 5659118i bk5: 19098a 5637178i bk6: 19010a 5661110i bk7: 18336a 5733697i bk8: 18999a 5642511i bk9: 18949a 5630563i bk10: 20240a 5517943i bk11: 18968a 5617408i bk12: 19475a 5561668i bk13: 19496a 5581246i bk14: 18509a 5681349i bk15: 18878a 5655969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144341
Row_Buffer_Locality_read = 0.144192
Row_Buffer_Locality_write = 0.145510
Bank_Level_Parallism = 11.382154
Bank_Level_Parallism_Col = 2.711527
Bank_Level_Parallism_Ready = 1.243364
write_to_read_ratio_blp_rw_average = 0.199180
GrpLevelPara = 2.232434 

BW Util details:
bwutil = 0.168219 
total_CMD = 8459782 
util_bw = 1423092 
Wasted_Col = 2396096 
Wasted_Row = 187082 
Idle = 4453512 

BW Util Bottlenecks: 
RCDc_limit = 3975735 
RCDWRc_limit = 271712 
WTRc_limit = 1378771 
RTWc_limit = 1380274 
CCDLc_limit = 324006 
rwq = 0 
CCDLc_limit_alone = 224340 
WTRc_limit_alone = 1338853 
RTWc_limit_alone = 1320526 

Commands details: 
total_CMD = 8459782 
n_nop = 7618957 
Read = 304178 
Write = 0 
L2_Alloc = 0 
L2_WB = 51595 
n_act = 293398 
n_pre = 293382 
n_ref = 0 
n_req = 342890 
total_req = 355773 

Dual Bus Interface Util: 
issued_total_row = 586780 
issued_total_col = 355773 
Row_Bus_Util =  0.069361 
CoL_Bus_Util = 0.042055 
Either_Row_CoL_Bus_Util = 0.099391 
Issued_on_Two_Bus_Simul_Util = 0.012025 
issued_two_Eff = 0.120986 
queue_avg = 19.191166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7621606 n_act=292894 n_pre=292878 n_ref_event=0 n_req=341021 n_rd=302348 n_rd_L2_A=0 n_write=0 n_wr_bk=51499 bw_util=0.1673
n_activity=4167346 dram_eff=0.3396
bk0: 18462a 5747810i bk1: 18350a 5761544i bk2: 18724a 5726037i bk3: 18896a 5707132i bk4: 18478a 5750243i bk5: 18740a 5721365i bk6: 18728a 5713546i bk7: 18869a 5692076i bk8: 19576a 5625923i bk9: 18855a 5685597i bk10: 19180a 5653143i bk11: 19731a 5624079i bk12: 19339a 5635061i bk13: 18934a 5673225i bk14: 18767a 5706565i bk15: 18719a 5720292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141132
Row_Buffer_Locality_read = 0.140953
Row_Buffer_Locality_write = 0.142528
Bank_Level_Parallism = 11.163741
Bank_Level_Parallism_Col = 2.692377
Bank_Level_Parallism_Ready = 1.242130
write_to_read_ratio_blp_rw_average = 0.196726
GrpLevelPara = 2.215641 

BW Util details:
bwutil = 0.167308 
total_CMD = 8459782 
util_bw = 1415388 
Wasted_Col = 2402184 
Wasted_Row = 184725 
Idle = 4457485 

BW Util Bottlenecks: 
RCDc_limit = 3978614 
RCDWRc_limit = 273562 
WTRc_limit = 1380174 
RTWc_limit = 1347439 
CCDLc_limit = 322957 
rwq = 0 
CCDLc_limit_alone = 224635 
WTRc_limit_alone = 1339651 
RTWc_limit_alone = 1289640 

Commands details: 
total_CMD = 8459782 
n_nop = 7621606 
Read = 302348 
Write = 0 
L2_Alloc = 0 
L2_WB = 51499 
n_act = 292894 
n_pre = 292878 
n_ref = 0 
n_req = 341021 
total_req = 353847 

Dual Bus Interface Util: 
issued_total_row = 585772 
issued_total_col = 353847 
Row_Bus_Util =  0.069242 
CoL_Bus_Util = 0.041827 
Either_Row_CoL_Bus_Util = 0.099078 
Issued_on_Two_Bus_Simul_Util = 0.011991 
issued_two_Eff = 0.121028 
queue_avg = 18.127758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7627224 n_act=290882 n_pre=290866 n_ref_event=0 n_req=336588 n_rd=298040 n_rd_L2_A=0 n_write=0 n_wr_bk=51277 bw_util=0.1652
n_activity=4163341 dram_eff=0.3356
bk0: 18549a 5794389i bk1: 18388a 5798572i bk2: 18328a 5817579i bk3: 18281a 5816846i bk4: 18848a 5763536i bk5: 18046a 5834572i bk6: 18148a 5810218i bk7: 18411a 5810883i bk8: 18846a 5743463i bk9: 19183a 5699862i bk10: 19300a 5665218i bk11: 18729a 5732487i bk12: 18795a 5725383i bk13: 19349a 5684569i bk14: 18413a 5780527i bk15: 18426a 5795656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135792
Row_Buffer_Locality_read = 0.135663
Row_Buffer_Locality_write = 0.136790
Bank_Level_Parallism = 10.893894
Bank_Level_Parallism_Col = 2.661950
Bank_Level_Parallism_Ready = 1.233235
write_to_read_ratio_blp_rw_average = 0.195920
GrpLevelPara = 2.196502 

BW Util details:
bwutil = 0.165166 
total_CMD = 8459782 
util_bw = 1397268 
Wasted_Col = 2408943 
Wasted_Row = 190680 
Idle = 4462891 

BW Util Bottlenecks: 
RCDc_limit = 3971250 
RCDWRc_limit = 275957 
WTRc_limit = 1373715 
RTWc_limit = 1324751 
CCDLc_limit = 313806 
rwq = 0 
CCDLc_limit_alone = 218787 
WTRc_limit_alone = 1334210 
RTWc_limit_alone = 1269237 

Commands details: 
total_CMD = 8459782 
n_nop = 7627224 
Read = 298040 
Write = 0 
L2_Alloc = 0 
L2_WB = 51277 
n_act = 290882 
n_pre = 290866 
n_ref = 0 
n_req = 336588 
total_req = 349317 

Dual Bus Interface Util: 
issued_total_row = 581748 
issued_total_col = 349317 
Row_Bus_Util =  0.068766 
CoL_Bus_Util = 0.041291 
Either_Row_CoL_Bus_Util = 0.098414 
Issued_on_Two_Bus_Simul_Util = 0.011644 
issued_two_Eff = 0.118318 
queue_avg = 17.083944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0839
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7621517 n_act=292282 n_pre=292266 n_ref_event=0 n_req=338647 n_rd=299927 n_rd_L2_A=0 n_write=0 n_wr_bk=51594 bw_util=0.1662
n_activity=4175916 dram_eff=0.3367
bk0: 18435a 5809384i bk1: 18289a 5810932i bk2: 18289a 5802718i bk3: 18238a 5809600i bk4: 18195a 5823940i bk5: 19007a 5739975i bk6: 18829a 5734837i bk7: 18569a 5775892i bk8: 19228a 5710008i bk9: 18560a 5760636i bk10: 19724a 5640195i bk11: 19163a 5681216i bk12: 19049a 5670858i bk13: 19021a 5703684i bk14: 18855a 5724799i bk15: 18476a 5765211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136912
Row_Buffer_Locality_read = 0.136793
Row_Buffer_Locality_write = 0.137836
Bank_Level_Parallism = 10.943072
Bank_Level_Parallism_Col = 2.665351
Bank_Level_Parallism_Ready = 1.236605
write_to_read_ratio_blp_rw_average = 0.194282
GrpLevelPara = 2.200310 

BW Util details:
bwutil = 0.166208 
total_CMD = 8459782 
util_bw = 1406084 
Wasted_Col = 2413369 
Wasted_Row = 188010 
Idle = 4452319 

BW Util Bottlenecks: 
RCDc_limit = 3986009 
RCDWRc_limit = 276211 
WTRc_limit = 1388070 
RTWc_limit = 1315601 
CCDLc_limit = 316868 
rwq = 0 
CCDLc_limit_alone = 220549 
WTRc_limit_alone = 1347383 
RTWc_limit_alone = 1259969 

Commands details: 
total_CMD = 8459782 
n_nop = 7621517 
Read = 299927 
Write = 0 
L2_Alloc = 0 
L2_WB = 51594 
n_act = 292282 
n_pre = 292266 
n_ref = 0 
n_req = 338647 
total_req = 351521 

Dual Bus Interface Util: 
issued_total_row = 584548 
issued_total_col = 351521 
Row_Bus_Util =  0.069097 
CoL_Bus_Util = 0.041552 
Either_Row_CoL_Bus_Util = 0.099088 
Issued_on_Two_Bus_Simul_Util = 0.011561 
issued_two_Eff = 0.116674 
queue_avg = 17.239023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7625679 n_act=291330 n_pre=291314 n_ref_event=0 n_req=337637 n_rd=299062 n_rd_L2_A=0 n_write=0 n_wr_bk=51243 bw_util=0.1656
n_activity=4173092 dram_eff=0.3358
bk0: 18382a 5800084i bk1: 18316a 5805339i bk2: 18569a 5796060i bk3: 18522a 5781600i bk4: 18569a 5787261i bk5: 18459a 5799637i bk6: 18255a 5818849i bk7: 19139a 5709651i bk8: 18690a 5735463i bk9: 19046a 5722380i bk10: 18514a 5726041i bk11: 19316a 5664230i bk12: 19140a 5678377i bk13: 19027a 5695871i bk14: 18421a 5785061i bk15: 18697a 5770719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137153
Row_Buffer_Locality_read = 0.137196
Row_Buffer_Locality_write = 0.136824
Bank_Level_Parallism = 10.925512
Bank_Level_Parallism_Col = 2.662539
Bank_Level_Parallism_Ready = 1.235410
write_to_read_ratio_blp_rw_average = 0.194200
GrpLevelPara = 2.198098 

BW Util details:
bwutil = 0.165633 
total_CMD = 8459782 
util_bw = 1401220 
Wasted_Col = 2408967 
Wasted_Row = 193533 
Idle = 4456062 

BW Util Bottlenecks: 
RCDc_limit = 3973266 
RCDWRc_limit = 276633 
WTRc_limit = 1375713 
RTWc_limit = 1314853 
CCDLc_limit = 317143 
rwq = 0 
CCDLc_limit_alone = 221512 
WTRc_limit_alone = 1335912 
RTWc_limit_alone = 1259023 

Commands details: 
total_CMD = 8459782 
n_nop = 7625679 
Read = 299062 
Write = 0 
L2_Alloc = 0 
L2_WB = 51243 
n_act = 291330 
n_pre = 291314 
n_ref = 0 
n_req = 337637 
total_req = 350305 

Dual Bus Interface Util: 
issued_total_row = 582644 
issued_total_col = 350305 
Row_Bus_Util =  0.068872 
CoL_Bus_Util = 0.041408 
Either_Row_CoL_Bus_Util = 0.098596 
Issued_on_Two_Bus_Simul_Util = 0.011684 
issued_two_Eff = 0.118506 
queue_avg = 17.368746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7619231 n_act=293556 n_pre=293540 n_ref_event=0 n_req=341048 n_rd=302247 n_rd_L2_A=0 n_write=0 n_wr_bk=51667 bw_util=0.1673
n_activity=4178940 dram_eff=0.3388
bk0: 18596a 5747228i bk1: 18895a 5704405i bk2: 18597a 5753796i bk3: 18940a 5719839i bk4: 18881a 5735286i bk5: 19135a 5701498i bk6: 18500a 5748042i bk7: 18641a 5749301i bk8: 18617a 5738559i bk9: 18753a 5710715i bk10: 19379a 5624872i bk11: 19386a 5620784i bk12: 18893a 5679654i bk13: 19488a 5623736i bk14: 18696a 5716362i bk15: 18850a 5691252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139253
Row_Buffer_Locality_read = 0.139131
Row_Buffer_Locality_write = 0.140203
Bank_Level_Parallism = 11.101495
Bank_Level_Parallism_Col = 2.683327
Bank_Level_Parallism_Ready = 1.236628
write_to_read_ratio_blp_rw_average = 0.196873
GrpLevelPara = 2.211703 

BW Util details:
bwutil = 0.167340 
total_CMD = 8459782 
util_bw = 1415656 
Wasted_Col = 2411379 
Wasted_Row = 186690 
Idle = 4446057 

BW Util Bottlenecks: 
RCDc_limit = 3992801 
RCDWRc_limit = 275810 
WTRc_limit = 1382003 
RTWc_limit = 1345618 
CCDLc_limit = 321316 
rwq = 0 
CCDLc_limit_alone = 224317 
WTRc_limit_alone = 1342214 
RTWc_limit_alone = 1288408 

Commands details: 
total_CMD = 8459782 
n_nop = 7619231 
Read = 302247 
Write = 0 
L2_Alloc = 0 
L2_WB = 51667 
n_act = 293556 
n_pre = 293540 
n_ref = 0 
n_req = 341048 
total_req = 353914 

Dual Bus Interface Util: 
issued_total_row = 587096 
issued_total_col = 353914 
Row_Bus_Util =  0.069398 
CoL_Bus_Util = 0.041835 
Either_Row_CoL_Bus_Util = 0.099358 
Issued_on_Two_Bus_Simul_Util = 0.011875 
issued_two_Eff = 0.119516 
queue_avg = 17.861212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8612
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8459782 n_nop=7619938 n_act=292677 n_pre=292661 n_ref_event=0 n_req=338960 n_rd=300592 n_rd_L2_A=0 n_write=0 n_wr_bk=51148 bw_util=0.1663
n_activity=4169893 dram_eff=0.3374
bk0: 18590a 5782399i bk1: 19167a 5735939i bk2: 18167a 5806613i bk3: 18784a 5747870i bk4: 17974a 5818288i bk5: 18787a 5758001i bk6: 18403a 5790056i bk7: 19112a 5718986i bk8: 18835a 5734864i bk9: 19311a 5687646i bk10: 18388a 5753729i bk11: 19760a 5635662i bk12: 19142a 5695347i bk13: 19077a 5694070i bk14: 18439a 5804631i bk15: 18656a 5734100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136544
Row_Buffer_Locality_read = 0.136391
Row_Buffer_Locality_write = 0.137745
Bank_Level_Parallism = 10.954769
Bank_Level_Parallism_Col = 2.658437
Bank_Level_Parallism_Ready = 1.234300
write_to_read_ratio_blp_rw_average = 0.193522
GrpLevelPara = 2.199272 

BW Util details:
bwutil = 0.166312 
total_CMD = 8459782 
util_bw = 1406960 
Wasted_Col = 2417563 
Wasted_Row = 184116 
Idle = 4451143 

BW Util Bottlenecks: 
RCDc_limit = 3996926 
RCDWRc_limit = 274538 
WTRc_limit = 1386960 
RTWc_limit = 1310554 
CCDLc_limit = 316279 
rwq = 0 
CCDLc_limit_alone = 220965 
WTRc_limit_alone = 1346793 
RTWc_limit_alone = 1255407 

Commands details: 
total_CMD = 8459782 
n_nop = 7619938 
Read = 300592 
Write = 0 
L2_Alloc = 0 
L2_WB = 51148 
n_act = 292677 
n_pre = 292661 
n_ref = 0 
n_req = 338960 
total_req = 351740 

Dual Bus Interface Util: 
issued_total_row = 585338 
issued_total_col = 351740 
Row_Bus_Util =  0.069191 
CoL_Bus_Util = 0.041578 
Either_Row_CoL_Bus_Util = 0.099275 
Issued_on_Two_Bus_Simul_Util = 0.011494 
issued_two_Eff = 0.115776 
queue_avg = 17.329697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 374586, Miss = 153793, Miss_rate = 0.411, Pending_hits = 2693, Reservation_fails = 10263
L2_cache_bank[1]: Access = 372981, Miss = 154063, Miss_rate = 0.413, Pending_hits = 2846, Reservation_fails = 12225
L2_cache_bank[2]: Access = 675031, Miss = 154099, Miss_rate = 0.228, Pending_hits = 2626, Reservation_fails = 16085
L2_cache_bank[3]: Access = 370308, Miss = 152775, Miss_rate = 0.413, Pending_hits = 2610, Reservation_fails = 10189
L2_cache_bank[4]: Access = 377371, Miss = 152391, Miss_rate = 0.404, Pending_hits = 2494, Reservation_fails = 12613
L2_cache_bank[5]: Access = 379790, Miss = 153229, Miss_rate = 0.403, Pending_hits = 2627, Reservation_fails = 11138
L2_cache_bank[6]: Access = 379595, Miss = 154797, Miss_rate = 0.408, Pending_hits = 2915, Reservation_fails = 11790
L2_cache_bank[7]: Access = 369559, Miss = 152289, Miss_rate = 0.412, Pending_hits = 2755, Reservation_fails = 13473
L2_cache_bank[8]: Access = 389352, Miss = 153660, Miss_rate = 0.395, Pending_hits = 3099, Reservation_fails = 11846
L2_cache_bank[9]: Access = 382111, Miss = 154980, Miss_rate = 0.406, Pending_hits = 3247, Reservation_fails = 11281
L2_cache_bank[10]: Access = 388288, Miss = 156262, Miss_rate = 0.402, Pending_hits = 3228, Reservation_fails = 9543
L2_cache_bank[11]: Access = 376195, Miss = 154115, Miss_rate = 0.410, Pending_hits = 3001, Reservation_fails = 12069
L2_cache_bank[12]: Access = 376390, Miss = 154339, Miss_rate = 0.410, Pending_hits = 2998, Reservation_fails = 11332
L2_cache_bank[13]: Access = 381355, Miss = 154179, Miss_rate = 0.404, Pending_hits = 2920, Reservation_fails = 7318
L2_cache_bank[14]: Access = 674347, Miss = 152318, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 376672, Miss = 151895, Miss_rate = 0.403, Pending_hits = 2866, Reservation_fails = 11203
L2_cache_bank[16]: Access = 384285, Miss = 153708, Miss_rate = 0.400, Pending_hits = 2955, Reservation_fails = 10377
L2_cache_bank[17]: Access = 374485, Miss = 152431, Miss_rate = 0.407, Pending_hits = 2827, Reservation_fails = 17067
L2_cache_bank[18]: Access = 377236, Miss = 151648, Miss_rate = 0.402, Pending_hits = 2748, Reservation_fails = 9909
L2_cache_bank[19]: Access = 377998, Miss = 153618, Miss_rate = 0.406, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 372646, Miss = 153263, Miss_rate = 0.411, Pending_hits = 2658, Reservation_fails = 13341
L2_cache_bank[21]: Access = 381245, Miss = 155185, Miss_rate = 0.407, Pending_hits = 2965, Reservation_fails = 11229
L2_cache_bank[22]: Access = 372180, Miss = 151034, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 390278, Miss = 155756, Miss_rate = 0.399, Pending_hits = 2958, Reservation_fails = 14303
L2_total_cache_accesses = 9674284
L2_total_cache_misses = 3685827
L2_total_cache_miss_rate = 0.3810
L2_total_cache_pending_hits = 68195
L2_total_cache_reservation_fails = 283528
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5554795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2634469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 977008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68195
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 365467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9234467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 439817
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266409
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=9674284
icnt_total_pkts_simt_to_mem=9674284
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9674284
Req_Network_cycles = 3298858
Req_Network_injected_packets_per_cycle =       2.9326 
Req_Network_conflicts_per_cycle =       1.8786
Req_Network_conflicts_per_cycle_util =       3.6837
Req_Bank_Level_Parallism =       5.7505
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8926
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       5.3153

Reply_Network_injected_packets_num = 9674284
Reply_Network_cycles = 3298858
Reply_Network_injected_packets_per_cycle =        2.9326
Reply_Network_conflicts_per_cycle =        1.2539
Reply_Network_conflicts_per_cycle_util =       2.4532
Reply_Bank_Level_Parallism =       5.7375
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1483
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0978
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 38 min, 42 sec (13122 sec)
gpgpu_simulation_rate = 4776 (inst/sec)
gpgpu_simulation_rate = 251 (cycle/sec)
gpgpu_silicon_slowdown = 5438247x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (14,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 19: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 59792
gpu_sim_insn = 285312
gpu_ipc =       4.7717
gpu_tot_sim_cycle = 3358650
gpu_tot_sim_insn = 62961632
gpu_tot_ipc =      18.7461
gpu_tot_issued_cta = 2344
gpu_occupancy = 16.8724% 
gpu_tot_occupancy = 63.0593% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4218
partiton_level_parallism_total  =       2.8879
partiton_level_parallism_util =       2.0264
partiton_level_parallism_util_total  =       5.7525
L2_BW  =      18.4255 GB/Sec
L2_BW_total  =     126.1443 GB/Sec
gpu_total_sim_rate=4765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 362878, Miss = 300644, Miss_rate = 0.828, Pending_hits = 15819, Reservation_fails = 507185
	L1D_cache_core[8]: Access = 354312, Miss = 290295, Miss_rate = 0.819, Pending_hits = 15957, Reservation_fails = 508036
	L1D_cache_core[9]: Access = 352981, Miss = 288508, Miss_rate = 0.817, Pending_hits = 15308, Reservation_fails = 479605
	L1D_cache_core[10]: Access = 345669, Miss = 283410, Miss_rate = 0.820, Pending_hits = 14812, Reservation_fails = 497616
	L1D_cache_core[11]: Access = 329857, Miss = 266294, Miss_rate = 0.807, Pending_hits = 14452, Reservation_fails = 472076
	L1D_cache_core[12]: Access = 347851, Miss = 286280, Miss_rate = 0.823, Pending_hits = 14840, Reservation_fails = 509411
	L1D_cache_core[13]: Access = 349222, Miss = 283652, Miss_rate = 0.812, Pending_hits = 15473, Reservation_fails = 492960
	L1D_cache_core[14]: Access = 357935, Miss = 295352, Miss_rate = 0.825, Pending_hits = 15795, Reservation_fails = 512049
	L1D_cache_core[15]: Access = 338517, Miss = 278292, Miss_rate = 0.822, Pending_hits = 15096, Reservation_fails = 484506
	L1D_cache_core[16]: Access = 338985, Miss = 275930, Miss_rate = 0.814, Pending_hits = 15095, Reservation_fails = 504005
	L1D_cache_core[17]: Access = 343420, Miss = 280246, Miss_rate = 0.816, Pending_hits = 15273, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 341048, Miss = 278086, Miss_rate = 0.815, Pending_hits = 14569, Reservation_fails = 491452
	L1D_cache_core[19]: Access = 343625, Miss = 282003, Miss_rate = 0.821, Pending_hits = 15465, Reservation_fails = 503705
	L1D_cache_core[20]: Access = 337330, Miss = 277937, Miss_rate = 0.824, Pending_hits = 14783, Reservation_fails = 499594
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10322242
	L1D_total_cache_misses = 8468013
	L1D_total_cache_miss_rate = 0.8204
	L1D_total_cache_pending_hits = 454354
	L1D_total_cache_reservation_fails = 14992238
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1378962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 454354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7752301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14991364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 295670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 454354
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 152844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9881287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 440955

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 807941
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14169162
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 278455392
gpgpu_n_tot_w_icount = 8701731
gpgpu_n_stall_shd_mem = 9285120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9258551
gpgpu_n_mem_write_global = 440955
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12536414
gpgpu_n_store_insn = 599042
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4799488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8356860
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 928260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11734848	W0_Idle:27489614	W0_Scoreboard:180754011	W1:2766570	W2:1234773	W3:756781	W4:492523	W5:343622	W6:254890	W7:194690	W8:161546	W9:142288	W10:127588	W11:118554	W12:117530	W13:110850	W14:106927	W15:105837	W16:98767	W17:94776	W18:93745	W19:90177	W20:93774	W21:89181	W22:79324	W23:73760	W24:60669	W25:51802	W26:44656	W27:37558	W28:32819	W29:24643	W30:16252	W31:8210	W32:676649
single_issue_nums: WS0:2184000	WS1:2166998	WS2:2157814	WS3:2192919	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64383768 {8:8047971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17638200 {40:440955,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48423200 {40:1210580,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 321918840 {40:8047971,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3527640 {8:440955,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48423200 {40:1210580,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 619 
avg_icnt2mem_latency = 138 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 3 
mrq_lat_table:955886 	23320 	50367 	109249 	211503 	332362 	519305 	773169 	828350 	276072 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4343045 	2175241 	1694149 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	601001 	175100 	88234 	56732 	6263619 	661003 	586150 	575871 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7739405 	1407623 	425402 	110513 	15835 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1395 	1191 	433 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     44897    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     48172    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159734  1.159383  1.156433  1.160246  1.162708  1.155226  1.158765  1.161399  1.153272  1.166078  1.170187  1.166811  1.162156  1.162619  1.165472  1.165761 
dram[1]:  1.161203  1.154858  1.150633  1.148301  1.162198  1.154814  1.153850  1.158938  1.173955  1.157249  1.171251  1.174338  1.150826  1.149610  1.155043  1.152220 
dram[2]:  1.144741  1.153253  1.143152  1.142999  1.153744  1.152545  1.145924  1.152574  1.150951  1.165647  1.162021  1.166442  1.162524  1.159434  1.152224  1.144037 
dram[3]:  1.154011  1.164386  1.158065  1.143891  1.155922  1.165780  1.161685  1.144943  1.165757  1.158900  1.171257  1.181598  1.159656  1.179056  1.160697  1.150200 
dram[4]:  1.149328  1.168128  1.156272  1.161110  1.162728  1.149706  1.162697  1.162071  1.165543  1.176857  1.170785  1.175114  1.165541  1.160396  1.166022  1.156084 
dram[5]:  1.178775  1.162093  1.158919  1.157272  1.172855  1.172632  1.163736  1.152236  1.167200  1.161268  1.202384  1.170242  1.171292  1.177063  1.158485  1.170372 
dram[6]:  1.158685  1.156619  1.159833  1.160983  1.156852  1.165379  1.160655  1.161098  1.181386  1.160955  1.167579  1.182391  1.167207  1.162830  1.162751  1.162493 
dram[7]:  1.157137  1.160964  1.149037  1.144727  1.160052  1.152676  1.143621  1.152767  1.159318  1.168976  1.169378  1.155774  1.155171  1.173630  1.156794  1.152026 
dram[8]:  1.152822  1.158743  1.141409  1.150757  1.151003  1.160303  1.159438  1.152401  1.171444  1.154952  1.178522  1.174051  1.153116  1.163363  1.152864  1.160306 
dram[9]:  1.151461  1.152187  1.156291  1.154734  1.156802  1.156926  1.150421  1.165956  1.155331  1.171708  1.153061  1.169090  1.161154  1.159719  1.161998  1.164977 
dram[10]:  1.159185  1.157855  1.157927  1.163093  1.161637  1.170342  1.148965  1.158120  1.154592  1.156023  1.177507  1.180536  1.157302  1.166324  1.158931  1.158143 
dram[11]:  1.146029  1.165422  1.147750  1.156402  1.145084  1.153159  1.147958  1.163027  1.159635  1.168539  1.152097  1.188928  1.167561  1.155206  1.157827  1.153994 
average row locality = 4086353/3521453 = 1.160417
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18688     18717     18728     18740     19119     18674     18560     18698     18697     18994     19489     18971     19181     19615     18696     18987 
dram[1]:     18705     18580     18501     18536     18725     18484     18733     18673     19650     18769     19659     19608     18690     18852     18784     18640 
dram[2]:     18473     18661     18188     18431     18600     18841     18396     18511     18686     19100     19123     19086     19484     19546     18739     18380 
dram[3]:     18604     18580     18785     18224     18894     18904     19110     18085     19129     18618     19320     19317     19406     19623     18840     18220 
dram[4]:     18142     19029     18776     18875     18729     18391     18926     18948     19042     19595     19246     19811     19395     19206     18684     18462 
dram[5]:     19112     18649     18815     18729     19156     19153     19051     18387     19050     18989     20295     19026     19535     19541     18549     18940 
dram[6]:     18531     18403     18783     18945     18525     18790     18808     18929     19645     18915     19221     19786     19412     18991     18830     18752 
dram[7]:     18609     18442     18385     18337     18900     18091     18212     18459     18886     19236     19358     18790     18843     19409     18483     18466 
dram[8]:     18488     18350     18348     18293     18251     19059     18881     18627     19269     18607     19793     19221     19099     19073     18906     18529 
dram[9]:     18436     18369     18613     18573     18623     18521     18306     19201     18738     19099     18556     19362     19179     19071     18490     18748 
dram[10]:     18654     18958     18655     18989     18941     19182     18546     18699     18667     18807     19421     19449     18953     19528     18753     18888 
dram[11]:     18641     19208     18215     18832     18031     18832     18460     19159     18888     19381     18461     19832     19202     19124     18490     18712 
total dram reads = 3621690
bank skew: 20295/18031 = 1.13
chip skew: 304977/298906 = 1.02
number of total write accesses:
dram[0]:      3170      3184      3081      3074      3235      3280      3175      3125      3230      3220      3384      3321      3353      3366      3254      3314 
dram[1]:      3143      3152      3052      3104      3197      3178      3155      3228      3287      3241      3376      3448      3354      3238      3206      3174 
dram[2]:      3142      3118      3024      3061      3215      3154      3075      3104      3200      3216      3408      3417      3381      3360      3235      3244 
dram[3]:      3165      3142      3079      3046      3203      3205      3093      3081      3231      3221      3367      3452      3321      3394      3247      3300 
dram[4]:      3050      3216      3059      3070      3223      3107      3133      3246      3231      3288      3317      3355      3330      3287      3253      3231 
dram[5]:      3215      3135      3043      3046      3178      3270      3140      3111      3286      3188      3478      3345      3320      3423      3269      3236 
dram[6]:      3131      3122      3064      3114      3225      3129      3172      3141      3308      3236      3329      3435      3315      3301      3279      3294 
dram[7]:      3144      3125      3066      3000      3259      3170      3052      3147      3238      3270      3433      3292      3364      3378      3196      3234 
dram[8]:      3120      3101      3027      3035      3127      3214      3155      3146      3313      3270      3404      3422      3438      3364      3285      3261 
dram[9]:      3148      3132      3054      2955      3220      3164      3087      3216      3209      3283      3332      3388      3311      3363      3249      3232 
dram[10]:      3123      3128      3042      3074      3229      3284      3091      3153      3208      3307      3426      3442      3288      3385      3298      3285 
dram[11]:      3157      3154      3012      3051      3116      3164      3120      3136      3258      3283      3296      3414      3369      3310      3219      3189 
total dram writes = 618278
bank skew: 3478/2955 = 1.18
chip skew: 51766/51248 = 1.01
average mf latency per bank:
dram[0]:       1275      1306      1269      1346      1316      1323      1244      1324      1247      1314      1292      1316      1300      1343      1313      1342
dram[1]:       1540      1298      1426      1298      1420      1324      1382      1290      5642      1316      1461      1344      1365      1279      1472      1312
dram[2]:       1248      1322      1345      1263      1318      1292      1267      1273      1271      1330      1268      1328      1301      1282      1291      1352
dram[3]:       1355      1324      1381      1310      1377      1354      1370      1311      1367      1317      1495      1349      1403      1382      1453      1352
dram[4]:       1354      1527      1395      1494      1393      1502      1325      1427      1360      1526      1376      1502      1352      1495      1392      1485
dram[5]:       1542      1470      1571      1457      1618      1478      1515      1412      1446      1442      1586      1446      1479      1435      1540      1491
dram[6]:       1439      1312      1471      1332      1434      1384      1465      1331      1514      1332      1463      1402      1471      1368      1507      1351
dram[7]:       1317      1348      5555      1301      1329      1298      1287      1353      1297      1357      1305      1311      1298      1328      1385      1348
dram[8]:       1359      1295      1425      1328      1361      1324      1396      1300      1374      1280      1369      1403      1327      1319      1397      1386
dram[9]:       1336      1343      1389      1422      1335      1388      1384      1440      1400      1444      1322      1386      1363      1373      1419      1407
dram[10]:       1306      1393      1327      1418      1295      1396      1283      1406      1271      1383      1328      1423      1294      1389      1299      1396
dram[11]:       1262      1430      1286      1406      1279      1455      1254      1428      1331      1439      1294      1509      1278      1438      1308      1444
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7769462 n_act=294136 n_pre=294120 n_ref_event=0 n_req=341686 n_rd=302554 n_rd_L2_A=0 n_write=0 n_wr_bk=51766 bw_util=0.1645
n_activity=4198704 dram_eff=0.3376
bk0: 18688a 5886083i bk1: 18717a 5863051i bk2: 18728a 5879648i bk3: 18740a 5882336i bk4: 19119a 5851236i bk5: 18674a 5885231i bk6: 18560a 5916920i bk7: 18698a 5895354i bk8: 18697a 5872353i bk9: 18994a 5857227i bk10: 19489a 5797425i bk11: 18971a 5835827i bk12: 19181a 5795878i bk13: 19615a 5758479i bk14: 18696a 5878853i bk15: 18987a 5845937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139169
Row_Buffer_Locality_read = 0.138927
Row_Buffer_Locality_write = 0.141035
Bank_Level_Parallism = 11.067390
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.164549 
total_CMD = 8613115 
util_bw = 1417280 
Wasted_Col = 2420506 
Wasted_Row = 190010 
Idle = 4585319 

BW Util Bottlenecks: 
RCDc_limit = 4002926 
RCDWRc_limit = 276650 
WTRc_limit = 1391264 
RTWc_limit = 1347009 
CCDLc_limit = 319660 
rwq = 0 
CCDLc_limit_alone = 221976 
WTRc_limit_alone = 1351071 
RTWc_limit_alone = 1289518 

Commands details: 
total_CMD = 8613115 
n_nop = 7769462 
Read = 302554 
Write = 0 
L2_Alloc = 0 
L2_WB = 51766 
n_act = 294136 
n_pre = 294120 
n_ref = 0 
n_req = 341686 
total_req = 354320 

Dual Bus Interface Util: 
issued_total_row = 588256 
issued_total_col = 354320 
Row_Bus_Util =  0.068298 
CoL_Bus_Util = 0.041137 
Either_Row_CoL_Bus_Util = 0.097950 
Issued_on_Two_Bus_Simul_Util = 0.011485 
issued_two_Eff = 0.117256 
queue_avg = 17.570507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7772016 n_act=293847 n_pre=293831 n_ref_event=0 n_req=340326 n_rd=301589 n_rd_L2_A=0 n_write=0 n_wr_bk=51533 bw_util=0.164
n_activity=4190475 dram_eff=0.3371
bk0: 18705a 5912053i bk1: 18580a 5919777i bk2: 18501a 5909017i bk3: 18536a 5889128i bk4: 18725a 5893866i bk5: 18484a 5912045i bk6: 18733a 5883218i bk7: 18673a 5902259i bk8: 19650a 5795574i bk9: 18769a 5859779i bk10: 19659a 5752242i bk11: 19608a 5783897i bk12: 18690a 5862902i bk13: 18852a 5844333i bk14: 18784a 5889042i bk15: 18640a 5896456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136572
Row_Buffer_Locality_read = 0.136620
Row_Buffer_Locality_write = 0.136201
Bank_Level_Parallism = 11.035211
Bank_Level_Parallism_Col = 2.675972
Bank_Level_Parallism_Ready = 1.236631
write_to_read_ratio_blp_rw_average = 0.195410
GrpLevelPara = 2.206458 

BW Util details:
bwutil = 0.163993 
total_CMD = 8613115 
util_bw = 1412488 
Wasted_Col = 2421546 
Wasted_Row = 186887 
Idle = 4592194 

BW Util Bottlenecks: 
RCDc_limit = 4007883 
RCDWRc_limit = 276439 
WTRc_limit = 1391551 
RTWc_limit = 1337704 
CCDLc_limit = 318116 
rwq = 0 
CCDLc_limit_alone = 221084 
WTRc_limit_alone = 1350797 
RTWc_limit_alone = 1281426 

Commands details: 
total_CMD = 8613115 
n_nop = 7772016 
Read = 301589 
Write = 0 
L2_Alloc = 0 
L2_WB = 51533 
n_act = 293847 
n_pre = 293831 
n_ref = 0 
n_req = 340326 
total_req = 353122 

Dual Bus Interface Util: 
issued_total_row = 587678 
issued_total_col = 353122 
Row_Bus_Util =  0.068231 
CoL_Bus_Util = 0.040998 
Either_Row_CoL_Bus_Util = 0.097653 
Issued_on_Two_Bus_Simul_Util = 0.011575 
issued_two_Eff = 0.118537 
queue_avg = 17.348097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7772696 n_act=293773 n_pre=293757 n_ref_event=0 n_req=338826 n_rd=300245 n_rd_L2_A=0 n_write=0 n_wr_bk=51354 bw_util=0.1633
n_activity=4207887 dram_eff=0.3342
bk0: 18473a 5962329i bk1: 18661a 5957671i bk2: 18188a 6001153i bk3: 18431a 5980971i bk4: 18600a 5967999i bk5: 18841a 5936081i bk6: 18396a 5974332i bk7: 18511a 5957282i bk8: 18686a 5913329i bk9: 19100a 5889382i bk10: 19123a 5855222i bk11: 19086a 5864362i bk12: 19484a 5838921i bk13: 19546a 5826070i bk14: 18739a 5922547i bk15: 18380a 5964768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132971
Row_Buffer_Locality_read = 0.133195
Row_Buffer_Locality_write = 0.131230
Bank_Level_Parallism = 10.770508
Bank_Level_Parallism_Col = 2.640631
Bank_Level_Parallism_Ready = 1.232237
write_to_read_ratio_blp_rw_average = 0.190876
GrpLevelPara = 2.184955 

BW Util details:
bwutil = 0.163285 
total_CMD = 8613115 
util_bw = 1406396 
Wasted_Col = 2437300 
Wasted_Row = 191036 
Idle = 4578383 

BW Util Bottlenecks: 
RCDc_limit = 4021249 
RCDWRc_limit = 277602 
WTRc_limit = 1389615 
RTWc_limit = 1293625 
CCDLc_limit = 315957 
rwq = 0 
CCDLc_limit_alone = 221248 
WTRc_limit_alone = 1349358 
RTWc_limit_alone = 1239173 

Commands details: 
total_CMD = 8613115 
n_nop = 7772696 
Read = 300245 
Write = 0 
L2_Alloc = 0 
L2_WB = 51354 
n_act = 293773 
n_pre = 293757 
n_ref = 0 
n_req = 338826 
total_req = 351599 

Dual Bus Interface Util: 
issued_total_row = 587530 
issued_total_col = 351599 
Row_Bus_Util =  0.068213 
CoL_Bus_Util = 0.040821 
Either_Row_CoL_Bus_Util = 0.097574 
Issued_on_Two_Bus_Simul_Util = 0.011460 
issued_two_Eff = 0.117453 
queue_avg = 16.060051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7771900 n_act=293178 n_pre=293162 n_ref_event=0 n_req=340411 n_rd=301659 n_rd_L2_A=0 n_write=0 n_wr_bk=51547 bw_util=0.164
n_activity=4202279 dram_eff=0.3362
bk0: 18604a 5902039i bk1: 18580a 5919322i bk2: 18785a 5909608i bk3: 18224a 5926104i bk4: 18894a 5869384i bk5: 18904a 5866176i bk6: 19110a 5838122i bk7: 18085a 5941875i bk8: 19129a 5839877i bk9: 18618a 5864229i bk10: 19320a 5797881i bk11: 19317a 5796733i bk12: 19406a 5783560i bk13: 19623a 5783396i bk14: 18840a 5867005i bk15: 18220a 5936041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138753
Row_Buffer_Locality_read = 0.138756
Row_Buffer_Locality_write = 0.138728
Bank_Level_Parallism = 11.041632
Bank_Level_Parallism_Col = 2.677788
Bank_Level_Parallism_Ready = 1.238086
write_to_read_ratio_blp_rw_average = 0.195914
GrpLevelPara = 2.209050 

BW Util details:
bwutil = 0.164032 
total_CMD = 8613115 
util_bw = 1412824 
Wasted_Col = 2418380 
Wasted_Row = 193734 
Idle = 4588177 

BW Util Bottlenecks: 
RCDc_limit = 3994182 
RCDWRc_limit = 276349 
WTRc_limit = 1390747 
RTWc_limit = 1343642 
CCDLc_limit = 319599 
rwq = 0 
CCDLc_limit_alone = 222314 
WTRc_limit_alone = 1350288 
RTWc_limit_alone = 1286816 

Commands details: 
total_CMD = 8613115 
n_nop = 7771900 
Read = 301659 
Write = 0 
L2_Alloc = 0 
L2_WB = 51547 
n_act = 293178 
n_pre = 293162 
n_ref = 0 
n_req = 340411 
total_req = 353206 

Dual Bus Interface Util: 
issued_total_row = 586340 
issued_total_col = 353206 
Row_Bus_Util =  0.068075 
CoL_Bus_Util = 0.041008 
Either_Row_CoL_Bus_Util = 0.097667 
Issued_on_Two_Bus_Simul_Util = 0.011416 
issued_two_Eff = 0.116892 
queue_avg = 17.780136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7801
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7771774 n_act=293933 n_pre=293917 n_ref_event=0 n_req=341882 n_rd=303257 n_rd_L2_A=0 n_write=0 n_wr_bk=51396 bw_util=0.1647
n_activity=4202119 dram_eff=0.3376
bk0: 18142a 5935713i bk1: 19029a 5821417i bk2: 18776a 5856487i bk3: 18875a 5852587i bk4: 18729a 5873239i bk5: 18391a 5902101i bk6: 18926a 5837855i bk7: 18948a 5826104i bk8: 19042a 5826896i bk9: 19595a 5752383i bk10: 19246a 5760122i bk11: 19811a 5733592i bk12: 19395a 5767164i bk13: 19206a 5795084i bk14: 18684a 5858732i bk15: 18462a 5901806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140250
Row_Buffer_Locality_read = 0.140425
Row_Buffer_Locality_write = 0.138874
Bank_Level_Parallism = 11.167263
Bank_Level_Parallism_Col = 2.689579
Bank_Level_Parallism_Ready = 1.238308
write_to_read_ratio_blp_rw_average = 0.197305
GrpLevelPara = 2.217761 

BW Util details:
bwutil = 0.164704 
total_CMD = 8613115 
util_bw = 1418612 
Wasted_Col = 2416474 
Wasted_Row = 193213 
Idle = 4584816 

BW Util Bottlenecks: 
RCDc_limit = 3999102 
RCDWRc_limit = 274296 
WTRc_limit = 1383205 
RTWc_limit = 1364366 
CCDLc_limit = 322871 
rwq = 0 
CCDLc_limit_alone = 224440 
WTRc_limit_alone = 1342808 
RTWc_limit_alone = 1306332 

Commands details: 
total_CMD = 8613115 
n_nop = 7771774 
Read = 303257 
Write = 0 
L2_Alloc = 0 
L2_WB = 51396 
n_act = 293933 
n_pre = 293917 
n_ref = 0 
n_req = 341882 
total_req = 354653 

Dual Bus Interface Util: 
issued_total_row = 587850 
issued_total_col = 354653 
Row_Bus_Util =  0.068251 
CoL_Bus_Util = 0.041176 
Either_Row_CoL_Bus_Util = 0.097681 
Issued_on_Two_Bus_Simul_Util = 0.011745 
issued_two_Eff = 0.120239 
queue_avg = 18.060909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7770090 n_act=294132 n_pre=294116 n_ref_event=0 n_req=343748 n_rd=304977 n_rd_L2_A=0 n_write=0 n_wr_bk=51683 bw_util=0.1656
n_activity=4198320 dram_eff=0.3398
bk0: 19112a 5780032i bk1: 18649a 5838570i bk2: 18815a 5814526i bk3: 18729a 5817804i bk4: 19156a 5806498i bk5: 19153a 5785132i bk6: 19051a 5810300i bk7: 18387a 5882259i bk8: 19050a 5791043i bk9: 18989a 5779375i bk10: 20295a 5666440i bk11: 19026a 5765454i bk12: 19535a 5709845i bk13: 19541a 5729825i bk14: 18549a 5829374i bk15: 18940a 5802924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144341
Row_Buffer_Locality_read = 0.144217
Row_Buffer_Locality_write = 0.145315
Bank_Level_Parallism = 11.352530
Bank_Level_Parallism_Col = 2.709031
Bank_Level_Parallism_Ready = 1.243082
write_to_read_ratio_blp_rw_average = 0.198996
GrpLevelPara = 2.230568 

BW Util details:
bwutil = 0.165636 
total_CMD = 8613115 
util_bw = 1426640 
Wasted_Col = 2405495 
Wasted_Row = 192113 
Idle = 4588867 

BW Util Bottlenecks: 
RCDc_limit = 3987849 
RCDWRc_limit = 272226 
WTRc_limit = 1380644 
RTWc_limit = 1382787 
CCDLc_limit = 324700 
rwq = 0 
CCDLc_limit_alone = 224838 
WTRc_limit_alone = 1340672 
RTWc_limit_alone = 1322897 

Commands details: 
total_CMD = 8613115 
n_nop = 7770090 
Read = 304977 
Write = 0 
L2_Alloc = 0 
L2_WB = 51683 
n_act = 294132 
n_pre = 294116 
n_ref = 0 
n_req = 343748 
total_req = 356660 

Dual Bus Interface Util: 
issued_total_row = 588248 
issued_total_col = 356660 
Row_Bus_Util =  0.068297 
CoL_Bus_Util = 0.041409 
Either_Row_CoL_Bus_Util = 0.097877 
Issued_on_Two_Bus_Simul_Util = 0.011829 
issued_two_Eff = 0.120854 
queue_avg = 18.872681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7772471 n_act=293738 n_pre=293722 n_ref_event=0 n_req=342003 n_rd=303266 n_rd_L2_A=0 n_write=0 n_wr_bk=51595 bw_util=0.1648
n_activity=4196242 dram_eff=0.3383
bk0: 18531a 5894296i bk1: 18403a 5910179i bk2: 18783a 5873283i bk3: 18945a 5855096i bk4: 18525a 5898526i bk5: 18790a 5869952i bk6: 18808a 5859555i bk7: 18929a 5838946i bk8: 19645a 5772718i bk9: 18915a 5833314i bk10: 19221a 5801246i bk11: 19786a 5771840i bk12: 19412a 5781099i bk13: 18991a 5820263i bk14: 18830a 5852821i bk15: 18752a 5869003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141130
Row_Buffer_Locality_read = 0.140972
Row_Buffer_Locality_write = 0.142370
Bank_Level_Parallism = 11.131174
Bank_Level_Parallism_Col = 2.689293
Bank_Level_Parallism_Ready = 1.241807
write_to_read_ratio_blp_rw_average = 0.196448
GrpLevelPara = 2.213414 

BW Util details:
bwutil = 0.164800 
total_CMD = 8613115 
util_bw = 1419444 
Wasted_Col = 2413089 
Wasted_Row = 190616 
Idle = 4589966 

BW Util Bottlenecks: 
RCDc_limit = 3992671 
RCDWRc_limit = 274087 
WTRc_limit = 1382258 
RTWc_limit = 1349667 
CCDLc_limit = 323747 
rwq = 0 
CCDLc_limit_alone = 225241 
WTRc_limit_alone = 1341647 
RTWc_limit_alone = 1291772 

Commands details: 
total_CMD = 8613115 
n_nop = 7772471 
Read = 303266 
Write = 0 
L2_Alloc = 0 
L2_WB = 51595 
n_act = 293738 
n_pre = 293722 
n_ref = 0 
n_req = 342003 
total_req = 354861 

Dual Bus Interface Util: 
issued_total_row = 587460 
issued_total_col = 354861 
Row_Bus_Util =  0.068205 
CoL_Bus_Util = 0.041200 
Either_Row_CoL_Bus_Util = 0.097600 
Issued_on_Two_Bus_Simul_Util = 0.011805 
issued_two_Eff = 0.120951 
queue_avg = 17.837320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8373
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7778144 n_act=291691 n_pre=291675 n_ref_event=0 n_req=337517 n_rd=298906 n_rd_L2_A=0 n_write=0 n_wr_bk=51368 bw_util=0.1627
n_activity=4189177 dram_eff=0.3345
bk0: 18609a 5941273i bk1: 18442a 5945075i bk2: 18385a 5964542i bk3: 18337a 5964191i bk4: 18900a 5911659i bk5: 18091a 5982403i bk6: 18212a 5956668i bk7: 18459a 5958353i bk8: 18886a 5892155i bk9: 19236a 5847536i bk10: 19358a 5812223i bk11: 18790a 5879788i bk12: 18843a 5872564i bk13: 19409a 5831175i bk14: 18483a 5926304i bk15: 18466a 5943004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135774
Row_Buffer_Locality_read = 0.135658
Row_Buffer_Locality_write = 0.136671
Bank_Level_Parallism = 10.868251
Bank_Level_Parallism_Col = 2.659167
Bank_Level_Parallism_Ready = 1.232883
write_to_read_ratio_blp_rw_average = 0.195612
GrpLevelPara = 2.194702 

BW Util details:
bwutil = 0.162670 
total_CMD = 8613115 
util_bw = 1401096 
Wasted_Col = 2418999 
Wasted_Row = 195803 
Idle = 4597217 

BW Util Bottlenecks: 
RCDc_limit = 3984614 
RCDWRc_limit = 276472 
WTRc_limit = 1375695 
RTWc_limit = 1326623 
CCDLc_limit = 314378 
rwq = 0 
CCDLc_limit_alone = 219233 
WTRc_limit_alone = 1336146 
RTWc_limit_alone = 1271027 

Commands details: 
total_CMD = 8613115 
n_nop = 7778144 
Read = 298906 
Write = 0 
L2_Alloc = 0 
L2_WB = 51368 
n_act = 291691 
n_pre = 291675 
n_ref = 0 
n_req = 337517 
total_req = 350274 

Dual Bus Interface Util: 
issued_total_row = 583366 
issued_total_col = 350274 
Row_Bus_Util =  0.067730 
CoL_Bus_Util = 0.040668 
Either_Row_CoL_Bus_Util = 0.096942 
Issued_on_Two_Bus_Simul_Util = 0.011456 
issued_two_Eff = 0.118171 
queue_avg = 16.813057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7772507 n_act=293098 n_pre=293082 n_ref_event=0 n_req=339576 n_rd=300794 n_rd_L2_A=0 n_write=0 n_wr_bk=51682 bw_util=0.1637
n_activity=4201420 dram_eff=0.3356
bk0: 18488a 5957733i bk1: 18350a 5957580i bk2: 18348a 5950327i bk3: 18293a 5956463i bk4: 18251a 5971338i bk5: 19059a 5887604i bk6: 18881a 5883034i bk7: 18627a 5923317i bk8: 19269a 5858857i bk9: 18607a 5909179i bk10: 19793a 5786857i bk11: 19221a 5828230i bk12: 19099a 5818903i bk13: 19073a 5851844i bk14: 18906a 5872126i bk15: 18529a 5911520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136871
Row_Buffer_Locality_read = 0.136768
Row_Buffer_Locality_write = 0.137667
Bank_Level_Parallism = 10.917202
Bank_Level_Parallism_Col = 2.663182
Bank_Level_Parallism_Ready = 1.236452
write_to_read_ratio_blp_rw_average = 0.194032
GrpLevelPara = 2.198718 

BW Util details:
bwutil = 0.163693 
total_CMD = 8613115 
util_bw = 1409904 
Wasted_Col = 2423224 
Wasted_Row = 192811 
Idle = 4587176 

BW Util Bottlenecks: 
RCDc_limit = 3999278 
RCDWRc_limit = 276727 
WTRc_limit = 1390470 
RTWc_limit = 1318186 
CCDLc_limit = 317687 
rwq = 0 
CCDLc_limit_alone = 221142 
WTRc_limit_alone = 1349680 
RTWc_limit_alone = 1262431 

Commands details: 
total_CMD = 8613115 
n_nop = 7772507 
Read = 300794 
Write = 0 
L2_Alloc = 0 
L2_WB = 51682 
n_act = 293098 
n_pre = 293082 
n_ref = 0 
n_req = 339576 
total_req = 352476 

Dual Bus Interface Util: 
issued_total_row = 586180 
issued_total_col = 352476 
Row_Bus_Util =  0.068057 
CoL_Bus_Util = 0.040923 
Either_Row_CoL_Bus_Util = 0.097596 
Issued_on_Two_Bus_Simul_Util = 0.011384 
issued_two_Eff = 0.116639 
queue_avg = 16.963299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9633
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7776743 n_act=292102 n_pre=292086 n_ref_event=0 n_req=338522 n_rd=299885 n_rd_L2_A=0 n_write=0 n_wr_bk=51343 bw_util=0.1631
n_activity=4198957 dram_eff=0.3346
bk0: 18436a 5947473i bk1: 18369a 5953536i bk2: 18613a 5944748i bk3: 18573a 5929421i bk4: 18623a 5934796i bk5: 18521a 5946653i bk6: 18306a 5966472i bk7: 19201a 5856720i bk8: 18738a 5885085i bk9: 19099a 5870120i bk10: 18556a 5874633i bk11: 19362a 5812608i bk12: 19179a 5827466i bk13: 19071a 5844338i bk14: 18490a 5931233i bk15: 18748a 5917923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137128
Row_Buffer_Locality_read = 0.137173
Row_Buffer_Locality_write = 0.136786
Bank_Level_Parallism = 10.897213
Bank_Level_Parallism_Col = 2.660031
Bank_Level_Parallism_Ready = 1.235182
write_to_read_ratio_blp_rw_average = 0.193930
GrpLevelPara = 2.196187 

BW Util details:
bwutil = 0.163113 
total_CMD = 8613115 
util_bw = 1404912 
Wasted_Col = 2418965 
Wasted_Row = 198730 
Idle = 4590508 

BW Util Bottlenecks: 
RCDc_limit = 3986156 
RCDWRc_limit = 277116 
WTRc_limit = 1378035 
RTWc_limit = 1317077 
CCDLc_limit = 317878 
rwq = 0 
CCDLc_limit_alone = 222071 
WTRc_limit_alone = 1338143 
RTWc_limit_alone = 1261162 

Commands details: 
total_CMD = 8613115 
n_nop = 7776743 
Read = 299885 
Write = 0 
L2_Alloc = 0 
L2_WB = 51343 
n_act = 292102 
n_pre = 292086 
n_ref = 0 
n_req = 338522 
total_req = 351228 

Dual Bus Interface Util: 
issued_total_row = 584188 
issued_total_col = 351228 
Row_Bus_Util =  0.067825 
CoL_Bus_Util = 0.040778 
Either_Row_CoL_Bus_Util = 0.097104 
Issued_on_Two_Bus_Simul_Util = 0.011499 
issued_two_Eff = 0.118421 
queue_avg = 17.085531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7770246 n_act=294348 n_pre=294332 n_ref_event=0 n_req=341951 n_rd=303090 n_rd_L2_A=0 n_write=0 n_wr_bk=51763 bw_util=0.1648
n_activity=4205422 dram_eff=0.3375
bk0: 18654a 5894122i bk1: 18958a 5850844i bk2: 18655a 5901015i bk3: 18989a 5867750i bk4: 18941a 5882548i bk5: 19182a 5850569i bk6: 18546a 5896103i bk7: 18699a 5896805i bk8: 18667a 5885606i bk9: 18807a 5857796i bk10: 19421a 5773315i bk11: 19449a 5767372i bk12: 18953a 5826905i bk13: 19528a 5773284i bk14: 18753a 5863622i bk15: 18888a 5839515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139210
Row_Buffer_Locality_read = 0.139094
Row_Buffer_Locality_write = 0.140115
Bank_Level_Parallism = 11.073721
Bank_Level_Parallism_Col = 2.680357
Bank_Level_Parallism_Ready = 1.236312
write_to_read_ratio_blp_rw_average = 0.196547
GrpLevelPara = 2.209692 

BW Util details:
bwutil = 0.164797 
total_CMD = 8613115 
util_bw = 1419412 
Wasted_Col = 2421407 
Wasted_Row = 191803 
Idle = 4580493 

BW Util Bottlenecks: 
RCDc_limit = 4005893 
RCDWRc_limit = 276354 
WTRc_limit = 1384061 
RTWc_limit = 1347296 
CCDLc_limit = 321973 
rwq = 0 
CCDLc_limit_alone = 224841 
WTRc_limit_alone = 1344205 
RTWc_limit_alone = 1290020 

Commands details: 
total_CMD = 8613115 
n_nop = 7770246 
Read = 303090 
Write = 0 
L2_Alloc = 0 
L2_WB = 51763 
n_act = 294348 
n_pre = 294332 
n_ref = 0 
n_req = 341951 
total_req = 354853 

Dual Bus Interface Util: 
issued_total_row = 588680 
issued_total_col = 354853 
Row_Bus_Util =  0.068347 
CoL_Bus_Util = 0.041199 
Either_Row_CoL_Bus_Util = 0.097859 
Issued_on_Two_Bus_Simul_Util = 0.011687 
issued_two_Eff = 0.119430 
queue_avg = 17.575069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5751
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8613115 n_nop=7770869 n_act=293484 n_pre=293468 n_ref_event=0 n_req=339905 n_rd=301468 n_rd_L2_A=0 n_write=0 n_wr_bk=51248 bw_util=0.1638
n_activity=4195088 dram_eff=0.3363
bk0: 18641a 5930156i bk1: 19208a 5885078i bk2: 18215a 5954736i bk3: 18832a 5895962i bk4: 18031a 5965445i bk5: 18832a 5906411i bk6: 18460a 5937392i bk7: 19159a 5866157i bk8: 18888a 5882984i bk9: 19381a 5834076i bk10: 18461a 5899919i bk11: 19832a 5782167i bk12: 19202a 5842457i bk13: 19124a 5842798i bk14: 18490a 5951880i bk15: 18712a 5881507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136571
Row_Buffer_Locality_read = 0.136439
Row_Buffer_Locality_write = 0.137602
Bank_Level_Parallism = 10.928880
Bank_Level_Parallism_Col = 2.655727
Bank_Level_Parallism_Ready = 1.234015
write_to_read_ratio_blp_rw_average = 0.193284
GrpLevelPara = 2.197423 

BW Util details:
bwutil = 0.163804 
total_CMD = 8613115 
util_bw = 1410864 
Wasted_Col = 2427572 
Wasted_Row = 188673 
Idle = 4586006 

BW Util Bottlenecks: 
RCDc_limit = 4009976 
RCDWRc_limit = 275121 
WTRc_limit = 1389169 
RTWc_limit = 1312783 
CCDLc_limit = 316976 
rwq = 0 
CCDLc_limit_alone = 221476 
WTRc_limit_alone = 1348924 
RTWc_limit_alone = 1257528 

Commands details: 
total_CMD = 8613115 
n_nop = 7770869 
Read = 301468 
Write = 0 
L2_Alloc = 0 
L2_WB = 51248 
n_act = 293484 
n_pre = 293468 
n_ref = 0 
n_req = 339905 
total_req = 352716 

Dual Bus Interface Util: 
issued_total_row = 586952 
issued_total_col = 352716 
Row_Bus_Util =  0.068146 
CoL_Bus_Util = 0.040951 
Either_Row_CoL_Bus_Util = 0.097786 
Issued_on_Two_Bus_Simul_Util = 0.011311 
issued_two_Eff = 0.115669 
queue_avg = 17.052872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 375624, Miss = 154253, Miss_rate = 0.411, Pending_hits = 2695, Reservation_fails = 10263
L2_cache_bank[1]: Access = 374002, Miss = 154492, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 676083, Miss = 154547, Miss_rate = 0.229, Pending_hits = 2634, Reservation_fails = 16085
L2_cache_bank[3]: Access = 371332, Miss = 153230, Miss_rate = 0.413, Pending_hits = 2612, Reservation_fails = 10189
L2_cache_bank[4]: Access = 378333, Miss = 152809, Miss_rate = 0.404, Pending_hits = 2496, Reservation_fails = 12613
L2_cache_bank[5]: Access = 380786, Miss = 153668, Miss_rate = 0.404, Pending_hits = 2630, Reservation_fails = 11138
L2_cache_bank[6]: Access = 380564, Miss = 155208, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 370518, Miss = 152687, Miss_rate = 0.412, Pending_hits = 2759, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390191, Miss = 154049, Miss_rate = 0.395, Pending_hits = 3103, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383133, Miss = 155429, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389240, Miss = 156667, Miss_rate = 0.402, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377156, Miss = 154513, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 377425, Miss = 154840, Miss_rate = 0.410, Pending_hits = 3002, Reservation_fails = 11431
L2_cache_bank[13]: Access = 382424, Miss = 154600, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 676929, Miss = 152775, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 377577, Miss = 152316, Miss_rate = 0.403, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 385321, Miss = 154147, Miss_rate = 0.400, Pending_hits = 2959, Reservation_fails = 10377
L2_cache_bank[17]: Access = 375378, Miss = 152871, Miss_rate = 0.407, Pending_hits = 2827, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378187, Miss = 152057, Miss_rate = 0.402, Pending_hits = 2750, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379057, Miss = 154040, Miss_rate = 0.406, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 373599, Miss = 153702, Miss_rate = 0.411, Pending_hits = 2661, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382255, Miss = 155605, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373173, Miss = 151492, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391219, Miss = 156190, Miss_rate = 0.399, Pending_hits = 2963, Reservation_fails = 14303
L2_total_cache_accesses = 9699506
L2_total_cache_misses = 3696187
L2_total_cache_miss_rate = 0.3811
L2_total_cache_pending_hits = 68257
L2_total_cache_reservation_fails = 283627
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5568604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2641872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 979818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68257
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 366458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9258551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 440955
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266508
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=9699506
icnt_total_pkts_simt_to_mem=9699506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9699506
Req_Network_cycles = 3358650
Req_Network_injected_packets_per_cycle =       2.8879 
Req_Network_conflicts_per_cycle =       1.8459
Req_Network_conflicts_per_cycle_util =       3.6582
Req_Bank_Level_Parallism =       5.7232
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8239
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       5.2210

Reply_Network_injected_packets_num = 9699506
Reply_Network_cycles = 3358650
Reply_Network_injected_packets_per_cycle =        2.8879
Reply_Network_conflicts_per_cycle =        1.2329
Reply_Network_conflicts_per_cycle_util =       2.4371
Reply_Bank_Level_Parallism =       5.7087
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1457
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0963
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 40 min, 11 sec (13211 sec)
gpgpu_simulation_rate = 4765 (inst/sec)
gpgpu_simulation_rate = 254 (cycle/sec)
gpgpu_silicon_slowdown = 5374015x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 20: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 41416
gpu_sim_insn = 138432
gpu_ipc =       3.3425
gpu_tot_sim_cycle = 3400066
gpu_tot_sim_insn = 63100064
gpu_tot_ipc =      18.5585
gpu_tot_issued_cta = 2351
gpu_occupancy = 16.2485% 
gpu_tot_occupancy = 62.9121% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2726
partiton_level_parallism_total  =       2.8561
partiton_level_parallism_util =       1.5676
partiton_level_parallism_util_total  =       5.7347
L2_BW  =      11.9072 GB/Sec
L2_BW_total  =     124.7527 GB/Sec
gpu_total_sim_rate=4756

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 357935, Miss = 295352, Miss_rate = 0.825, Pending_hits = 15795, Reservation_fails = 512049
	L1D_cache_core[15]: Access = 338517, Miss = 278292, Miss_rate = 0.822, Pending_hits = 15096, Reservation_fails = 484506
	L1D_cache_core[16]: Access = 338985, Miss = 275930, Miss_rate = 0.814, Pending_hits = 15095, Reservation_fails = 504005
	L1D_cache_core[17]: Access = 343420, Miss = 280246, Miss_rate = 0.816, Pending_hits = 15273, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 341048, Miss = 278086, Miss_rate = 0.815, Pending_hits = 14569, Reservation_fails = 491452
	L1D_cache_core[19]: Access = 343625, Miss = 282003, Miss_rate = 0.821, Pending_hits = 15465, Reservation_fails = 503705
	L1D_cache_core[20]: Access = 337330, Miss = 277937, Miss_rate = 0.824, Pending_hits = 14783, Reservation_fails = 499594
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10340995
	L1D_total_cache_misses = 8477522
	L1D_total_cache_miss_rate = 0.8198
	L1D_total_cache_pending_hits = 455891
	L1D_total_cache_reservation_fails = 14997587
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 455891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7760374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14996713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 296710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 455891
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9899491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 809967
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14172485
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2351, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279030624
gpgpu_n_tot_w_icount = 8719707
gpgpu_n_stall_shd_mem = 9293107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9269292
gpgpu_n_mem_write_global = 441504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12560032
gpgpu_n_store_insn = 599833
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4813824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8363753
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 929354
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11735493	W0_Idle:27717095	W0_Scoreboard:181229129	W1:2772644	W2:1237557	W3:758041	W4:493376	W5:343949	W6:255372	W7:195037	W8:161890	W9:142529	W10:127787	W11:118987	W12:117811	W13:111238	W14:107095	W15:106010	W16:98937	W17:94924	W18:93913	W19:90258	W20:93997	W21:89343	W22:79431	W23:73879	W24:60771	W25:51935	W26:44755	W27:37646	W28:32830	W29:24676	W30:16274	W31:8210	W32:678605
single_issue_nums: WS0:2188610	WS1:2171279	WS2:2162596	WS3:2197222	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64456672 {8:8057084,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17660160 {40:441504,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48488320 {40:1212208,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322283360 {40:8057084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3532032 {8:441504,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48488320 {40:1212208,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:958930 	23343 	50422 	109400 	211771 	332684 	519757 	773761 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4349343 	2179082 	1695300 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	602587 	175129 	88246 	56733 	6272547 	661507 	586379 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7749870 	1408260 	425533 	110563 	15842 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1418 	1204 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     23470    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     38053     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     44897    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     48172    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     49991    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     59821    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159593  1.159338  1.156298  1.160136  1.162505  1.155350  1.158892  1.161106  1.153306  1.166205  1.170067  1.166856  1.162259  1.162605  1.165262  1.165744 
dram[1]:  1.161109  1.154699  1.150820  1.148213  1.162223  1.154714  1.154140  1.158795  1.173802  1.157152  1.171220  1.174163  1.150657  1.149546  1.154937  1.152063 
dram[2]:  1.144535  1.153008  1.142937  1.142904  1.153690  1.152534  1.145921  1.152469  1.151159  1.165630  1.162096  1.166487  1.162424  1.159399  1.152234  1.143949 
dram[3]:  1.153982  1.164297  1.158215  1.144016  1.155811  1.165736  1.161737  1.144972  1.165776  1.158846  1.171109  1.181383  1.159623  1.178949  1.160831  1.150128 
dram[4]:  1.149486  1.168017  1.156341  1.160964  1.162586  1.149909  1.162501  1.162035  1.165590  1.176973  1.170653  1.174935  1.165508  1.160207  1.165876  1.156063 
dram[5]:  1.178694  1.161878  1.158820  1.157077  1.172790  1.172543  1.163622  1.152169  1.167290  1.161233  1.202309  1.170028  1.171226  1.177007  1.158621  1.170479 
dram[6]:  1.158544  1.156680  1.159796  1.161064  1.156935  1.165372  1.160808  1.161084  1.181236  1.160964  1.167480  1.182207  1.167269  1.162700  1.162475  1.162351 
dram[7]:  1.157242  1.160939  1.149044  1.144582  1.159915  1.152639  1.143628  1.152594  1.159297  1.168965  1.169339  1.155784  1.154978  1.173426  1.156743  1.152072 
dram[8]:  1.153101  1.158845  1.141482  1.150787  1.150913  1.160201  1.159364  1.152222  1.171313  1.154740  1.178231  1.173822  1.153076  1.163296  1.152836  1.160408 
dram[9]:  1.151490  1.152138  1.156296  1.154673  1.156719  1.157059  1.150365  1.165903  1.155233  1.171593  1.153016  1.169211  1.161239  1.159790  1.162104  1.164979 
dram[10]:  1.158986  1.157715  1.157845  1.162909  1.161688  1.170130  1.148873  1.157912  1.154641  1.156145  1.177407  1.180330  1.157122  1.166342  1.159052  1.157977 
dram[11]:  1.145916  1.165334  1.147719  1.156141  1.144879  1.152955  1.148007  1.162842  1.159626  1.168465  1.152255  1.188943  1.167515  1.155040  1.157617  1.154103 
average row locality = 4091615/3526146 = 1.160365
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18704     18742     18764     18764     19140     18704     18579     18728     18720     19015     19512     18992     19202     19630     18724     19014 
dram[1]:     18727     18603     18529     18566     18755     18515     18763     18703     19679     18791     19679     19650     18724     18877     18801     18670 
dram[2]:     18497     18689     18220     18458     18629     18863     18417     18530     18713     19121     19143     19106     19508     19570     18763     18406 
dram[3]:     18627     18609     18817     18254     18918     18933     19138     18111     19154     18644     19338     19351     19438     19650     18863     18241 
dram[4]:     18174     19048     18804     18902     18751     18422     18947     18986     19062     19615     19279     19841     19426     19227     18701     18490 
dram[5]:     19138     18673     18840     18757     19189     19174     19070     18407     19074     19027     20307     19061     19555     19564     18569     18954 
dram[6]:     18566     18432     18807     18977     18564     18817     18833     18942     19665     18949     19250     19804     19432     19019     18858     18765 
dram[7]:     18640     18451     18411     18353     18922     18117     18243     18484     18900     19249     19388     18810     18865     19430     18506     18503 
dram[8]:     18522     18375     18369     18316     18275     19076     18901     18653     19287     18628     19820     19257     19132     19100     18930     18559 
dram[9]:     18462     18388     18638     18592     18639     18570     18327     19225     18756     19124     18581     19389     19198     19098     18506     18776 
dram[10]:     18683     18989     18675     19021     18962     19203     18565     18720     18690     18834     19457     19476     18985     19550     18787     18919 
dram[11]:     18661     19232     18242     18867     18062     18864     18482     19178     18917     19401     18494     19862     19234     19144     18510     18740 
total dram reads = 3626546
bank skew: 20307/18062 = 1.12
chip skew: 305359/299272 = 1.02
number of total write accesses:
dram[0]:      3170      3186      3086      3077      3237      3280      3178      3129      3234      3220      3389      3323      3357      3367      3256      3320 
dram[1]:      3146      3155      3058      3108      3200      3181      3159      3229      3288      3246      3381      3453      3356      3245      3215      3181 
dram[2]:      3144      3119      3030      3062      3215      3157      3078      3105      3201      3218      3408      3420      3383      3363      3246      3248 
dram[3]:      3168      3144      3081      3048      3207      3209      3095      3083      3233      3223      3372      3453      3322      3398      3262      3303 
dram[4]:      3054      3216      3060      3077      3224      3114      3134      3248      3235      3289      3319      3358      3331      3288      3265      3241 
dram[5]:      3218      3135      3044      3049      3180      3272      3141      3115      3287      3190      3479      3347      3321      3428      3270      3239 
dram[6]:      3134      3124      3066      3116      3228      3131      3173      3144      3310      3237      3333      3436      3316      3302      3285      3300 
dram[7]:      3145      3126      3070      3003      3260      3171      3052      3153      3241      3272      3435      3293      3365      3379      3207      3242 
dram[8]:      3121      3101      3029      3040      3129      3216      3158      3149      3316      3275      3409      3425      3441      3366      3287      3263 
dram[9]:      3149      3134      3064      2961      3221      3166      3088      3219      3210      3285      3335      3389      3311      3364      3250      3232 
dram[10]:      3124      3128      3049      3077      3231      3289      3091      3156      3209      3310      3427      3443      3292      3390      3305      3294 
dram[11]:      3160      3154      3012      3054      3118      3164      3123      3138      3260      3285      3297      3414      3370      3310      3223      3200 
total dram writes = 618825
bank skew: 3479/2961 = 1.17
chip skew: 51815/51282 = 1.01
average mf latency per bank:
dram[0]:       1274      1305      1268      1345      1315      1322      1244      1323      1246      1313      1291      1315      1299      1342      1312      1340
dram[1]:       1539      1297      1424      1297      1418      1323      1381      1289      5643      1315      1460      1342      1364      1278      1471      1311
dram[2]:       1248      1322      1344      1262      1317      1291      1266      1273      1270      1330      1268      1327      1301      1281      1290      1351
dram[3]:       1354      1323      1380      1309      1377      1353      1369      1310      1366      1316      1494      1348      1402      1380      1451      1351
dram[4]:       1352      1526      1394      1492      1392      1500      1325      1426      1359      1525      1374      1501      1351      1494      1391      1484
dram[5]:       1541      1469      1570      1457      1617      1478      1514      1411      1446      1440      1585      1445      1478      1434      1539      1491
dram[6]:       1437      1311      1470      1331      1432      1383      1464      1330      1513      1331      1461      1401      1470      1367      1506      1350
dram[7]:       1316      1348      5549      1301      1328      1297      1286      1352      1296      1357      1304      1311      1298      1328      1383      1346
dram[8]:       1358      1295      1425      1327      1360      1324      1395      1299      1373      1279      1368      1402      1326      1318      1397      1385
dram[9]:       1336      1342      1388      1421      1334      1386      1384      1439      1399      1443      1321      1385      1363      1372      1419      1406
dram[10]:       1305      1392      1326      1416      1294      1395      1283      1405      1270      1382      1327      1422      1293      1388      1298      1395
dram[11]:       1262      1429      1285      1405      1278      1454      1253      1427      1330      1438      1293      1508      1277      1437      1307      1443
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7874577 n_act=294503 n_pre=294487 n_ref_event=0 n_req=342099 n_rd=302934 n_rd_L2_A=0 n_write=0 n_wr_bk=51809 bw_util=0.1627
n_activity=4213913 dram_eff=0.3367
bk0: 18704a 5990491i bk1: 18742a 5967084i bk2: 18764a 5982814i bk3: 18764a 5986428i bk4: 19140a 5955397i bk5: 18704a 5989325i bk6: 18579a 6021398i bk7: 18728a 5998838i bk8: 18720a 5976353i bk9: 19015a 5961509i bk10: 19512a 5901204i bk11: 18992a 5939984i bk12: 19202a 5900192i bk13: 19630a 5863028i bk14: 18724a 5982996i bk15: 19014a 5949630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139135
Row_Buffer_Locality_read = 0.138898
Row_Buffer_Locality_write = 0.140968
Bank_Level_Parallism = 11.049168
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.162739 
total_CMD = 8719323 
util_bw = 1418972 
Wasted_Col = 2425820 
Wasted_Row = 193115 
Idle = 4681416 

BW Util Bottlenecks: 
RCDc_limit = 4009307 
RCDWRc_limit = 276954 
WTRc_limit = 1392058 
RTWc_limit = 1347727 
CCDLc_limit = 319912 
rwq = 0 
CCDLc_limit_alone = 222167 
WTRc_limit_alone = 1351836 
RTWc_limit_alone = 1290204 

Commands details: 
total_CMD = 8719323 
n_nop = 7874577 
Read = 302934 
Write = 0 
L2_Alloc = 0 
L2_WB = 51809 
n_act = 294503 
n_pre = 294487 
n_ref = 0 
n_req = 342099 
total_req = 354743 

Dual Bus Interface Util: 
issued_total_row = 588990 
issued_total_col = 354743 
Row_Bus_Util =  0.067550 
CoL_Bus_Util = 0.040685 
Either_Row_CoL_Bus_Util = 0.096882 
Issued_on_Two_Bus_Simul_Util = 0.011353 
issued_two_Eff = 0.117180 
queue_avg = 17.361061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7876912 n_act=294290 n_pre=294274 n_ref_event=0 n_req=340820 n_rd=302032 n_rd_L2_A=0 n_write=0 n_wr_bk=51601 bw_util=0.1622
n_activity=4206538 dram_eff=0.3363
bk0: 18727a 6015443i bk1: 18603a 6023538i bk2: 18529a 6012499i bk3: 18566a 5992570i bk4: 18755a 5997250i bk5: 18515a 6014798i bk6: 18763a 5986560i bk7: 18703a 6005766i bk8: 19679a 5898708i bk9: 18791a 5963142i bk10: 19679a 5855815i bk11: 19650a 5886399i bk12: 18724a 5965741i bk13: 18877a 5947504i bk14: 18801a 5993314i bk15: 18670a 5999529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136524
Row_Buffer_Locality_read = 0.136588
Row_Buffer_Locality_write = 0.136021
Bank_Level_Parallism = 11.017828
Bank_Level_Parallism_Col = 2.674345
Bank_Level_Parallism_Ready = 1.236440
write_to_read_ratio_blp_rw_average = 0.195305
GrpLevelPara = 2.205320 

BW Util details:
bwutil = 0.162230 
total_CMD = 8719323 
util_bw = 1414532 
Wasted_Col = 2427296 
Wasted_Row = 189997 
Idle = 4687498 

BW Util Bottlenecks: 
RCDc_limit = 4015121 
RCDWRc_limit = 276861 
WTRc_limit = 1393012 
RTWc_limit = 1339061 
CCDLc_limit = 318454 
rwq = 0 
CCDLc_limit_alone = 221334 
WTRc_limit_alone = 1352221 
RTWc_limit_alone = 1282732 

Commands details: 
total_CMD = 8719323 
n_nop = 7876912 
Read = 302032 
Write = 0 
L2_Alloc = 0 
L2_WB = 51601 
n_act = 294290 
n_pre = 294274 
n_ref = 0 
n_req = 340820 
total_req = 353633 

Dual Bus Interface Util: 
issued_total_row = 588564 
issued_total_col = 353633 
Row_Bus_Util =  0.067501 
CoL_Bus_Util = 0.040557 
Either_Row_CoL_Bus_Util = 0.096614 
Issued_on_Two_Bus_Simul_Util = 0.011444 
issued_two_Eff = 0.118453 
queue_avg = 17.147905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7877827 n_act=294148 n_pre=294132 n_ref_event=0 n_req=339243 n_rd=300633 n_rd_L2_A=0 n_write=0 n_wr_bk=51397 bw_util=0.1615
n_activity=4222242 dram_eff=0.3335
bk0: 18497a 6066203i bk1: 18689a 6061237i bk2: 18220a 6104127i bk3: 18458a 6084484i bk4: 18629a 6071600i bk5: 18863a 6040167i bk6: 18417a 6078563i bk7: 18530a 6061400i bk8: 18713a 6017247i bk9: 19121a 5993542i bk10: 19143a 5960060i bk11: 19106a 5969176i bk12: 19508a 5942568i bk13: 19570a 5929754i bk14: 18763a 6026147i bk15: 18406a 6068208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132931
Row_Buffer_Locality_read = 0.133162
Row_Buffer_Locality_write = 0.131132
Bank_Level_Parallism = 10.755048
Bank_Level_Parallism_Col = 2.639263
Bank_Level_Parallism_Ready = 1.232171
write_to_read_ratio_blp_rw_average = 0.190723
GrpLevelPara = 2.183970 

BW Util details:
bwutil = 0.161494 
total_CMD = 8719323 
util_bw = 1408120 
Wasted_Col = 2442327 
Wasted_Row = 193877 
Idle = 4674999 

BW Util Bottlenecks: 
RCDc_limit = 4027588 
RCDWRc_limit = 277871 
WTRc_limit = 1390759 
RTWc_limit = 1294531 
CCDLc_limit = 316242 
rwq = 0 
CCDLc_limit_alone = 221465 
WTRc_limit_alone = 1350464 
RTWc_limit_alone = 1240049 

Commands details: 
total_CMD = 8719323 
n_nop = 7877827 
Read = 300633 
Write = 0 
L2_Alloc = 0 
L2_WB = 51397 
n_act = 294148 
n_pre = 294132 
n_ref = 0 
n_req = 339243 
total_req = 352030 

Dual Bus Interface Util: 
issued_total_row = 588280 
issued_total_col = 352030 
Row_Bus_Util =  0.067469 
CoL_Bus_Util = 0.040374 
Either_Row_CoL_Bus_Util = 0.096509 
Issued_on_Two_Bus_Simul_Util = 0.011333 
issued_two_Eff = 0.117427 
queue_avg = 15.872054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7876901 n_act=293589 n_pre=293573 n_ref_event=0 n_req=340881 n_rd=302086 n_rd_L2_A=0 n_write=0 n_wr_bk=51601 bw_util=0.1623
n_activity=4217175 dram_eff=0.3355
bk0: 18627a 6006010i bk1: 18609a 6022858i bk2: 18817a 6012982i bk3: 18254a 6029455i bk4: 18918a 5972609i bk5: 18933a 5969259i bk6: 19138a 5941471i bk7: 18111a 6045799i bk8: 19154a 5944062i bk9: 18644a 5968077i bk10: 19338a 5902077i bk11: 19351a 5899980i bk12: 19438a 5886962i bk13: 19650a 5887060i bk14: 18863a 5970918i bk15: 18241a 6040194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138735
Row_Buffer_Locality_read = 0.138745
Row_Buffer_Locality_write = 0.138652
Bank_Level_Parallism = 11.025146
Bank_Level_Parallism_Col = 2.676363
Bank_Level_Parallism_Ready = 1.238023
write_to_read_ratio_blp_rw_average = 0.195844
GrpLevelPara = 2.207979 

BW Util details:
bwutil = 0.162254 
total_CMD = 8719323 
util_bw = 1414748 
Wasted_Col = 2423729 
Wasted_Row = 196529 
Idle = 4684317 

BW Util Bottlenecks: 
RCDc_limit = 4000877 
RCDWRc_limit = 276751 
WTRc_limit = 1391811 
RTWc_limit = 1345004 
CCDLc_limit = 319991 
rwq = 0 
CCDLc_limit_alone = 222592 
WTRc_limit_alone = 1351306 
RTWc_limit_alone = 1288110 

Commands details: 
total_CMD = 8719323 
n_nop = 7876901 
Read = 302086 
Write = 0 
L2_Alloc = 0 
L2_WB = 51601 
n_act = 293589 
n_pre = 293573 
n_ref = 0 
n_req = 340881 
total_req = 353687 

Dual Bus Interface Util: 
issued_total_row = 587162 
issued_total_col = 353687 
Row_Bus_Util =  0.067340 
CoL_Bus_Util = 0.040564 
Either_Row_CoL_Bus_Util = 0.096616 
Issued_on_Two_Bus_Simul_Util = 0.011288 
issued_two_Eff = 0.116838 
queue_avg = 17.570860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5709
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7876775 n_act=294338 n_pre=294322 n_ref_event=0 n_req=342339 n_rd=303675 n_rd_L2_A=0 n_write=0 n_wr_bk=51453 bw_util=0.1629
n_activity=4217269 dram_eff=0.3368
bk0: 18174a 6039140i bk1: 19048a 5926112i bk2: 18804a 5960696i bk3: 18902a 5956206i bk4: 18751a 5977216i bk5: 18422a 6005260i bk6: 18947a 5942466i bk7: 18986a 5929385i bk8: 19062a 5931032i bk9: 19615a 5857406i bk10: 19279a 5863323i bk11: 19841a 5836973i bk12: 19426a 5870636i bk13: 19227a 5899067i bk14: 18701a 5963108i bk15: 18490a 6005303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140215
Row_Buffer_Locality_read = 0.140397
Row_Buffer_Locality_write = 0.138785
Bank_Level_Parallism = 11.148436
Bank_Level_Parallism_Col = 2.687908
Bank_Level_Parallism_Ready = 1.238134
write_to_read_ratio_blp_rw_average = 0.197200
GrpLevelPara = 2.216527 

BW Util details:
bwutil = 0.162915 
total_CMD = 8719323 
util_bw = 1420512 
Wasted_Col = 2422010 
Wasted_Row = 196247 
Idle = 4680554 

BW Util Bottlenecks: 
RCDc_limit = 4005930 
RCDWRc_limit = 274660 
WTRc_limit = 1384343 
RTWc_limit = 1365590 
CCDLc_limit = 323265 
rwq = 0 
CCDLc_limit_alone = 224721 
WTRc_limit_alone = 1343900 
RTWc_limit_alone = 1307489 

Commands details: 
total_CMD = 8719323 
n_nop = 7876775 
Read = 303675 
Write = 0 
L2_Alloc = 0 
L2_WB = 51453 
n_act = 294338 
n_pre = 294322 
n_ref = 0 
n_req = 342339 
total_req = 355128 

Dual Bus Interface Util: 
issued_total_row = 588660 
issued_total_col = 355128 
Row_Bus_Util =  0.067512 
CoL_Bus_Util = 0.040729 
Either_Row_CoL_Bus_Util = 0.096630 
Issued_on_Two_Bus_Simul_Util = 0.011611 
issued_two_Eff = 0.120159 
queue_avg = 17.849361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7875226 n_act=294497 n_pre=294481 n_ref_event=0 n_req=344155 n_rd=305359 n_rd_L2_A=0 n_write=0 n_wr_bk=51715 bw_util=0.1638
n_activity=4212969 dram_eff=0.339
bk0: 19138a 5883886i bk1: 18673a 5943055i bk2: 18840a 5918468i bk3: 18757a 5921409i bk4: 19189a 5910112i bk5: 19174a 5889495i bk6: 19070a 5915014i bk7: 18407a 5986691i bk8: 19074a 5895509i bk9: 19027a 5882668i bk10: 20307a 5771811i bk11: 19061a 5868932i bk12: 19555a 5814562i bk13: 19564a 5833904i bk14: 18569a 5933870i bk15: 18954a 5907809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144293
Row_Buffer_Locality_read = 0.144175
Row_Buffer_Locality_write = 0.145221
Bank_Level_Parallism = 11.333552
Bank_Level_Parallism_Col = 2.707185
Bank_Level_Parallism_Ready = 1.242889
write_to_read_ratio_blp_rw_average = 0.198808
GrpLevelPara = 2.229293 

BW Util details:
bwutil = 0.163808 
total_CMD = 8719323 
util_bw = 1428296 
Wasted_Col = 2410692 
Wasted_Row = 195138 
Idle = 4685197 

BW Util Bottlenecks: 
RCDc_limit = 3994351 
RCDWRc_limit = 272456 
WTRc_limit = 1381388 
RTWc_limit = 1383504 
CCDLc_limit = 324946 
rwq = 0 
CCDLc_limit_alone = 225031 
WTRc_limit_alone = 1341394 
RTWc_limit_alone = 1323583 

Commands details: 
total_CMD = 8719323 
n_nop = 7875226 
Read = 305359 
Write = 0 
L2_Alloc = 0 
L2_WB = 51715 
n_act = 294497 
n_pre = 294481 
n_ref = 0 
n_req = 344155 
total_req = 357074 

Dual Bus Interface Util: 
issued_total_row = 588978 
issued_total_col = 357074 
Row_Bus_Util =  0.067549 
CoL_Bus_Util = 0.040952 
Either_Row_CoL_Bus_Util = 0.096808 
Issued_on_Two_Bus_Simul_Util = 0.011693 
issued_two_Eff = 0.120786 
queue_avg = 18.647976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.648
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7877526 n_act=294133 n_pre=294117 n_ref_event=0 n_req=342449 n_rd=303680 n_rd_L2_A=0 n_write=0 n_wr_bk=51635 bw_util=0.163
n_activity=4211236 dram_eff=0.3375
bk0: 18566a 5997330i bk1: 18432a 6013637i bk2: 18807a 5977090i bk3: 18977a 5958580i bk4: 18564a 6001498i bk5: 18817a 5973512i bk6: 18833a 5963538i bk7: 18942a 5943647i bk8: 19665a 5877044i bk9: 18949a 5936537i bk10: 19250a 5905030i bk11: 19804a 5876005i bk12: 19432a 5885382i bk13: 19019a 5923908i bk14: 18858a 5956077i bk15: 18765a 5972862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141095
Row_Buffer_Locality_read = 0.140948
Row_Buffer_Locality_write = 0.142253
Bank_Level_Parallism = 11.113884
Bank_Level_Parallism_Col = 2.687551
Bank_Level_Parallism_Ready = 1.241646
write_to_read_ratio_blp_rw_average = 0.196286
GrpLevelPara = 2.212180 

BW Util details:
bwutil = 0.163001 
total_CMD = 8719323 
util_bw = 1421260 
Wasted_Col = 2418507 
Wasted_Row = 193564 
Idle = 4685992 

BW Util Bottlenecks: 
RCDc_limit = 3999399 
RCDWRc_limit = 274390 
WTRc_limit = 1383252 
RTWc_limit = 1350492 
CCDLc_limit = 324072 
rwq = 0 
CCDLc_limit_alone = 225490 
WTRc_limit_alone = 1342603 
RTWc_limit_alone = 1292559 

Commands details: 
total_CMD = 8719323 
n_nop = 7877526 
Read = 303680 
Write = 0 
L2_Alloc = 0 
L2_WB = 51635 
n_act = 294133 
n_pre = 294117 
n_ref = 0 
n_req = 342449 
total_req = 355315 

Dual Bus Interface Util: 
issued_total_row = 588250 
issued_total_col = 355315 
Row_Bus_Util =  0.067465 
CoL_Bus_Util = 0.040750 
Either_Row_CoL_Bus_Util = 0.096544 
Issued_on_Two_Bus_Simul_Util = 0.011672 
issued_two_Eff = 0.120894 
queue_avg = 17.629513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6295
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7883259 n_act=292048 n_pre=292032 n_ref_event=0 n_req=337914 n_rd=299272 n_rd_L2_A=0 n_write=0 n_wr_bk=51414 bw_util=0.1609
n_activity=4203582 dram_eff=0.3337
bk0: 18640a 6045039i bk1: 18451a 6050512i bk2: 18411a 6068605i bk3: 18353a 6068561i bk4: 18922a 6015659i bk5: 18117a 6086563i bk6: 18243a 6060489i bk7: 18484a 6062016i bk8: 18900a 5996621i bk9: 19249a 5952457i bk10: 19388a 5915876i bk11: 18810a 5984616i bk12: 18865a 5976891i bk13: 19430a 5935487i bk14: 18506a 6030014i bk15: 18503a 6046136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135733
Row_Buffer_Locality_read = 0.135622
Row_Buffer_Locality_write = 0.136587
Bank_Level_Parallism = 10.850893
Bank_Level_Parallism_Col = 2.657464
Bank_Level_Parallism_Ready = 1.232739
write_to_read_ratio_blp_rw_average = 0.195456
GrpLevelPara = 2.193506 

BW Util details:
bwutil = 0.160878 
total_CMD = 8719323 
util_bw = 1402744 
Wasted_Col = 2424081 
Wasted_Row = 198833 
Idle = 4693665 

BW Util Bottlenecks: 
RCDc_limit = 3990827 
RCDWRc_limit = 276756 
WTRc_limit = 1376589 
RTWc_limit = 1327324 
CCDLc_limit = 314603 
rwq = 0 
CCDLc_limit_alone = 219409 
WTRc_limit_alone = 1337009 
RTWc_limit_alone = 1271710 

Commands details: 
total_CMD = 8719323 
n_nop = 7883259 
Read = 299272 
Write = 0 
L2_Alloc = 0 
L2_WB = 51414 
n_act = 292048 
n_pre = 292032 
n_ref = 0 
n_req = 337914 
total_req = 350686 

Dual Bus Interface Util: 
issued_total_row = 584080 
issued_total_col = 350686 
Row_Bus_Util =  0.066987 
CoL_Bus_Util = 0.040219 
Either_Row_CoL_Bus_Util = 0.095886 
Issued_on_Two_Bus_Simul_Util = 0.011320 
issued_two_Eff = 0.118056 
queue_avg = 16.613899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7877558 n_act=293495 n_pre=293479 n_ref_event=0 n_req=340020 n_rd=301200 n_rd_L2_A=0 n_write=0 n_wr_bk=51725 bw_util=0.1619
n_activity=4215817 dram_eff=0.3349
bk0: 18522a 6061273i bk1: 18375a 6061737i bk2: 18369a 6053909i bk3: 18316a 6060111i bk4: 18275a 6075293i bk5: 19076a 5992408i bk6: 18901a 5987439i bk7: 18653a 6027264i bk8: 19287a 5962829i bk9: 18628a 6013245i bk10: 19820a 5890441i bk11: 19257a 5931668i bk12: 19132a 5922010i bk13: 19100a 5955509i bk14: 18930a 5975995i bk15: 18559a 6015190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136830
Row_Buffer_Locality_read = 0.136736
Row_Buffer_Locality_write = 0.137558
Bank_Level_Parallism = 10.900605
Bank_Level_Parallism_Col = 2.661795
Bank_Level_Parallism_Ready = 1.236302
write_to_read_ratio_blp_rw_average = 0.193936
GrpLevelPara = 2.197731 

BW Util details:
bwutil = 0.161905 
total_CMD = 8719323 
util_bw = 1411700 
Wasted_Col = 2428555 
Wasted_Row = 195617 
Idle = 4683451 

BW Util Bottlenecks: 
RCDc_limit = 4005996 
RCDWRc_limit = 277066 
WTRc_limit = 1391746 
RTWc_limit = 1319711 
CCDLc_limit = 318001 
rwq = 0 
CCDLc_limit_alone = 221370 
WTRc_limit_alone = 1350919 
RTWc_limit_alone = 1263907 

Commands details: 
total_CMD = 8719323 
n_nop = 7877558 
Read = 301200 
Write = 0 
L2_Alloc = 0 
L2_WB = 51725 
n_act = 293495 
n_pre = 293479 
n_ref = 0 
n_req = 340020 
total_req = 352925 

Dual Bus Interface Util: 
issued_total_row = 586974 
issued_total_col = 352925 
Row_Bus_Util =  0.067319 
CoL_Bus_Util = 0.040476 
Either_Row_CoL_Bus_Util = 0.096540 
Issued_on_Two_Bus_Simul_Util = 0.011255 
issued_two_Eff = 0.116581 
queue_avg = 16.765379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7654
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7881888 n_act=292455 n_pre=292439 n_ref_event=0 n_req=338931 n_rd=300269 n_rd_L2_A=0 n_write=0 n_wr_bk=51378 bw_util=0.1613
n_activity=4213590 dram_eff=0.3338
bk0: 18462a 6051457i bk1: 18388a 6058155i bk2: 18638a 6048468i bk3: 18592a 6033618i bk4: 18639a 6039768i bk5: 18570a 6049447i bk6: 18327a 6070603i bk7: 19225a 5960826i bk8: 18756a 5989442i bk9: 19124a 5974284i bk10: 18581a 5978640i bk11: 19389a 5916516i bk12: 19198a 5932134i bk13: 19098a 5948152i bk14: 18506a 6036308i bk15: 18776a 6021952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137128
Row_Buffer_Locality_read = 0.137174
Row_Buffer_Locality_write = 0.136775
Bank_Level_Parallism = 10.880255
Bank_Level_Parallism_Col = 2.658574
Bank_Level_Parallism_Ready = 1.235062
write_to_read_ratio_blp_rw_average = 0.193772
GrpLevelPara = 2.195132 

BW Util details:
bwutil = 0.161318 
total_CMD = 8719323 
util_bw = 1406588 
Wasted_Col = 2423943 
Wasted_Row = 201710 
Idle = 4687082 

BW Util Bottlenecks: 
RCDc_limit = 3992361 
RCDWRc_limit = 277336 
WTRc_limit = 1378857 
RTWc_limit = 1317976 
CCDLc_limit = 318153 
rwq = 0 
CCDLc_limit_alone = 222291 
WTRc_limit_alone = 1338945 
RTWc_limit_alone = 1262026 

Commands details: 
total_CMD = 8719323 
n_nop = 7881888 
Read = 300269 
Write = 0 
L2_Alloc = 0 
L2_WB = 51378 
n_act = 292455 
n_pre = 292439 
n_ref = 0 
n_req = 338931 
total_req = 351647 

Dual Bus Interface Util: 
issued_total_row = 584894 
issued_total_col = 351647 
Row_Bus_Util =  0.067080 
CoL_Bus_Util = 0.040330 
Either_Row_CoL_Bus_Util = 0.096044 
Issued_on_Two_Bus_Simul_Util = 0.011366 
issued_two_Eff = 0.118345 
queue_avg = 16.883665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8837
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7875252 n_act=294767 n_pre=294751 n_ref_event=0 n_req=342412 n_rd=303516 n_rd_L2_A=0 n_write=0 n_wr_bk=51815 bw_util=0.163
n_activity=4221836 dram_eff=0.3367
bk0: 18683a 5997692i bk1: 18989a 5954510i bk2: 18675a 6005259i bk3: 19021a 5971383i bk4: 18962a 5987016i bk5: 19203a 5954865i bk6: 18565a 6000860i bk7: 18720a 6000663i bk8: 18690a 5989938i bk9: 18834a 5961652i bk10: 19457a 5876789i bk11: 19476a 5871029i bk12: 18985a 5930000i bk13: 19550a 5877042i bk14: 18787a 5966996i bk15: 18919a 5942753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139145
Row_Buffer_Locality_read = 0.139034
Row_Buffer_Locality_write = 0.140014
Bank_Level_Parallism = 11.053762
Bank_Level_Parallism_Col = 2.678346
Bank_Level_Parallism_Ready = 1.236101
write_to_read_ratio_blp_rw_average = 0.196377
GrpLevelPara = 2.208319 

BW Util details:
bwutil = 0.163009 
total_CMD = 8719323 
util_bw = 1421324 
Wasted_Col = 2427316 
Wasted_Row = 195076 
Idle = 4675607 

BW Util Bottlenecks: 
RCDc_limit = 4013179 
RCDWRc_limit = 276666 
WTRc_limit = 1385188 
RTWc_limit = 1348134 
CCDLc_limit = 322289 
rwq = 0 
CCDLc_limit_alone = 225101 
WTRc_limit_alone = 1345308 
RTWc_limit_alone = 1290826 

Commands details: 
total_CMD = 8719323 
n_nop = 7875252 
Read = 303516 
Write = 0 
L2_Alloc = 0 
L2_WB = 51815 
n_act = 294767 
n_pre = 294751 
n_ref = 0 
n_req = 342412 
total_req = 355331 

Dual Bus Interface Util: 
issued_total_row = 589518 
issued_total_col = 355331 
Row_Bus_Util =  0.067611 
CoL_Bus_Util = 0.040752 
Either_Row_CoL_Bus_Util = 0.096805 
Issued_on_Two_Bus_Simul_Util = 0.011558 
issued_two_Eff = 0.119395 
queue_avg = 17.367840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3678
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8719323 n_nop=7875878 n_act=293890 n_pre=293874 n_ref_event=0 n_req=340352 n_rd=301890 n_rd_L2_A=0 n_write=0 n_wr_bk=51282 bw_util=0.162
n_activity=4210538 dram_eff=0.3355
bk0: 18661a 6034252i bk1: 19232a 5989579i bk2: 18242a 6058712i bk3: 18867a 5998916i bk4: 18062a 6068590i bk5: 18864a 6009942i bk6: 18482a 6041684i bk7: 19178a 5970634i bk8: 18917a 5987081i bk9: 19401a 5938758i bk10: 18494a 6003708i bk11: 19862a 5885977i bk12: 19234a 5945992i bk13: 19144a 5947103i bk14: 18510a 6055983i bk15: 18740a 5985169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136512
Row_Buffer_Locality_read = 0.136384
Row_Buffer_Locality_write = 0.137512
Bank_Level_Parallism = 10.910524
Bank_Level_Parallism_Col = 2.653827
Bank_Level_Parallism_Ready = 1.233793
write_to_read_ratio_blp_rw_average = 0.193065
GrpLevelPara = 2.196113 

BW Util details:
bwutil = 0.162018 
total_CMD = 8719323 
util_bw = 1412688 
Wasted_Col = 2433134 
Wasted_Row = 191725 
Idle = 4681776 

BW Util Bottlenecks: 
RCDc_limit = 4017143 
RCDWRc_limit = 275358 
WTRc_limit = 1390045 
RTWc_limit = 1313367 
CCDLc_limit = 317248 
rwq = 0 
CCDLc_limit_alone = 221688 
WTRc_limit_alone = 1349762 
RTWc_limit_alone = 1258090 

Commands details: 
total_CMD = 8719323 
n_nop = 7875878 
Read = 301890 
Write = 0 
L2_Alloc = 0 
L2_WB = 51282 
n_act = 293890 
n_pre = 293874 
n_ref = 0 
n_req = 340352 
total_req = 353172 

Dual Bus Interface Util: 
issued_total_row = 587764 
issued_total_col = 353172 
Row_Bus_Util =  0.067409 
CoL_Bus_Util = 0.040505 
Either_Row_CoL_Bus_Util = 0.096733 
Issued_on_Two_Bus_Simul_Util = 0.011181 
issued_two_Eff = 0.115587 
queue_avg = 16.850548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376057, Miss = 154440, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374405, Miss = 154685, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677325, Miss = 154757, Miss_rate = 0.228, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 371775, Miss = 153463, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 378766, Miss = 153010, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381210, Miss = 153855, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381048, Miss = 155413, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 370990, Miss = 152909, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390620, Miss = 154253, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383592, Miss = 155643, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389668, Miss = 156846, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377664, Miss = 154716, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 377870, Miss = 155060, Miss_rate = 0.410, Pending_hits = 3002, Reservation_fails = 11431
L2_cache_bank[13]: Access = 382854, Miss = 154794, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 677405, Miss = 152974, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 377946, Miss = 152483, Miss_rate = 0.403, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 385791, Miss = 154348, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 375780, Miss = 153076, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378580, Miss = 152223, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379476, Miss = 154258, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374062, Miss = 153916, Miss_rate = 0.411, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382700, Miss = 155817, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373577, Miss = 151706, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391635, Miss = 156398, Miss_rate = 0.399, Pending_hits = 2964, Reservation_fails = 14303
L2_total_cache_accesses = 9710796
L2_total_cache_misses = 3701043
L2_total_cache_miss_rate = 0.3811
L2_total_cache_pending_hits = 68277
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5574469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2645429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 981117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68277
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9269292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441504
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=9710796
icnt_total_pkts_simt_to_mem=9710796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9710796
Req_Network_cycles = 3400066
Req_Network_injected_packets_per_cycle =       2.8561 
Req_Network_conflicts_per_cycle =       1.8236
Req_Network_conflicts_per_cycle_util =       3.6430
Req_Bank_Level_Parallism =       5.7056
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7773
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       5.1575

Reply_Network_injected_packets_num = 9710796
Reply_Network_cycles = 3400066
Reply_Network_injected_packets_per_cycle =        2.8561
Reply_Network_conflicts_per_cycle =        1.2188
Reply_Network_conflicts_per_cycle_util =       2.4283
Reply_Bank_Level_Parallism =       5.6903
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1440
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0952
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 41 min, 5 sec (13265 sec)
gpgpu_simulation_rate = 4756 (inst/sec)
gpgpu_simulation_rate = 256 (cycle/sec)
gpgpu_silicon_slowdown = 5332031x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 21: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 97525
gpu_sim_insn = 69329
gpu_ipc =       0.7109
gpu_tot_sim_cycle = 3497591
gpu_tot_sim_insn = 63169393
gpu_tot_ipc =      18.0608
gpu_tot_issued_cta = 2355
gpu_occupancy = 9.5491% 
gpu_tot_occupancy = 62.7773% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0481
partiton_level_parallism_total  =       2.7778
partiton_level_parallism_util =       1.3195
partiton_level_parallism_util_total  =       5.7255
L2_BW  =       2.1015 GB/Sec
L2_BW_total  =     121.3328 GB/Sec
gpu_total_sim_rate=4727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 341048, Miss = 278086, Miss_rate = 0.815, Pending_hits = 14569, Reservation_fails = 491452
	L1D_cache_core[19]: Access = 343625, Miss = 282003, Miss_rate = 0.821, Pending_hits = 15465, Reservation_fails = 503705
	L1D_cache_core[20]: Access = 337330, Miss = 277937, Miss_rate = 0.824, Pending_hits = 14783, Reservation_fails = 499594
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10349685
	L1D_total_cache_misses = 8481520
	L1D_total_cache_miss_rate = 0.8195
	L1D_total_cache_pending_hits = 456646
	L1D_total_cache_reservation_fails = 14999950
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 456646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7763770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14999076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 456646
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9907981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811118
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14173697
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2355, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279309120
gpgpu_n_tot_w_icount = 8728410
gpgpu_n_stall_shd_mem = 9296602
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9273784
gpgpu_n_mem_write_global = 441704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12571133
gpgpu_n_store_insn = 600131
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4822016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8366787
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 929815
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11735813	W0_Idle:28042178	W0_Scoreboard:181476131	W1:2775913	W2:1238687	W3:758594	W4:493682	W5:344174	W6:255678	W7:195213	W8:161991	W9:142650	W10:127888	W11:119081	W12:117924	W13:111390	W14:107191	W15:106098	W16:98997	W17:95066	W18:93968	W19:90272	W20:94053	W21:89413	W22:79495	W23:73924	W24:60860	W25:51971	W26:44813	W27:37704	W28:32877	W29:24687	W30:16285	W31:8210	W32:679661
single_issue_nums: WS0:2192039	WS1:2173151	WS2:2164312	WS3:2198908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64487816 {8:8060977,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17668160 {40:441704,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48512280 {40:1212807,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322439080 {40:8060977,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3533632 {8:441704,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48512280 {40:1212807,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:960841 	23366 	50482 	109516 	211938 	332841 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4351673 	2181352 	1695392 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603181 	175134 	88246 	56733 	6276279 	661742 	586505 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7753929 	1408652 	425719 	110616 	15844 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1439 	1276 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159534  1.159242  1.156178  1.160057  1.162445  1.155412  1.158889  1.160982  1.153260  1.166160  1.170110  1.166712  1.162094  1.162651  1.165071  1.165799 
dram[1]:  1.161166  1.154644  1.150678  1.148170  1.162162  1.154688  1.154211  1.158780  1.173729  1.157032  1.171208  1.174050  1.150510  1.149533  1.154987  1.151976 
dram[2]:  1.144432  1.152866  1.142833  1.142834  1.153601  1.152535  1.145832  1.152509  1.151139  1.165640  1.162037  1.166452  1.162496  1.159310  1.152219  1.143878 
dram[3]:  1.153943  1.164197  1.158140  1.144039  1.155860  1.165663  1.161695  1.145067  1.165696  1.158880  1.171071  1.181256  1.159497  1.178882  1.160826  1.150083 
dram[4]:  1.149335  1.167998  1.156344  1.160859  1.162532  1.149889  1.162404  1.161947  1.165545  1.176878  1.170695  1.174941  1.165455  1.160248  1.165803  1.156164 
dram[5]:  1.178642  1.161781  1.158851  1.157071  1.172741  1.172541  1.163605  1.152051  1.167154  1.161200  1.202235  1.170090  1.171163  1.176966  1.158746  1.170512 
dram[6]:  1.158494  1.156622  1.159717  1.161303  1.156921  1.165354  1.160740  1.161134  1.181164  1.160842  1.167443  1.182356  1.167153  1.162667  1.162552  1.162601 
dram[7]:  1.157121  1.160822  1.149047  1.144494  1.159908  1.152527  1.143707  1.152523  1.159347  1.169010  1.169249  1.155908  1.155040  1.173279  1.156657  1.151971 
dram[8]:  1.153088  1.158794  1.141538  1.150699  1.150864  1.160162  1.159278  1.152231  1.171220  1.154613  1.178147  1.173850  1.153044  1.163271  1.152824  1.160319 
dram[9]:  1.151534  1.152062  1.156265  1.154706  1.156662  1.157086  1.150312  1.165849  1.155177  1.171734  1.152899  1.169245  1.161163  1.159758  1.162042  1.164943 
dram[10]:  1.159101  1.157683  1.157822  1.162955  1.161654  1.170183  1.148797  1.157915  1.154666  1.156098  1.177319  1.180344  1.157137  1.166298  1.159075  1.157946 
dram[11]:  1.145906  1.165325  1.147620  1.156173  1.144806  1.152830  1.147877  1.162871  1.159603  1.168384  1.152235  1.188833  1.167345  1.154891  1.157503  1.154010 
average row locality = 4094152/3528442 = 1.160329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18716     18751     18775     18773     19153     18719     18594     18740     18732     19027     19520     19012     19220     19643     18742     19021 
dram[1]:     18734     18614     18545     18576     18765     18530     18777     18711     19687     18803     19693     19669     18741     18894     18808     18686 
dram[2]:     18510     18705     18232     18472     18647     18877     18426     18546     18720     19133     19156     19122     19520     19585     18779     18414 
dram[3]:     18639     18626     18832     18267     18925     18946     19148     18121     19161     18661     19347     19363     19452     19656     18877     18254 
dram[4]:     18192     19063     18810     18912     18757     18431     18958     18994     19073     19623     19295     19846     19432     19243     18715     18507 
dram[5]:     19150     18690     18851     18765     19201     19180     19078     18420     19089     19038     20314     19068     19562     19575     18583     18968 
dram[6]:     18577     18445     18816     18992     18573     18831     18847     18957     19677     18962     19259     19818     19443     19030     18876     18783 
dram[7]:     18652     18464     18424     18364     18929     18129     18264     18498     18914     19257     19398     18824     18877     19446     18516     18514 
dram[8]:     18531     18386     18383     18332     18296     19094     18911     18667     19303     18640     19828     19278     19148     19108     18939     18566 
dram[9]:     18471     18396     18648     18603     18653     18587     18339     19231     18769     19143     18594     19398     19212     19108     18519     18784 
dram[10]:     18699     18999     18683     19029     18973     19211     18581     18727     18702     18846     19472     19480     18993     19561     18799     18929 
dram[11]:     18676     19239     18253     18878     18070     18879     18497     19188     18924     19417     18503     19873     19251     19159     18523     18750 
total dram reads = 3628858
bank skew: 20314/18070 = 1.12
chip skew: 305532/299470 = 1.02
number of total write accesses:
dram[0]:      3172      3188      3089      3077      3238      3280      3178      3131      3235      3220      3391      3326      3358      3372      3259      3321 
dram[1]:      3147      3158      3059      3111      3205      3184      3159      3230      3288      3248      3382      3453      3357      3245      3218      3183 
dram[2]:      3144      3120      3032      3065      3215      3158      3080      3108      3204      3219      3409      3422      3384      3366      3248      3249 
dram[3]:      3168      3145      3083      3048      3209      3211      3097      3086      3237      3224      3374      3454      3323      3401      3263      3303 
dram[4]:      3054      3217      3062      3079      3224      3116      3134      3250      3236      3292      3319      3359      3331      3290      3266      3242 
dram[5]:      3218      3137      3044      3049      3180      3273      3143      3116      3287      3190      3479      3347      3321      3428      3274      3246 
dram[6]:      3136      3125      3066      3117      3228      3133      3174      3145      3312      3238      3335      3439      3318      3302      3288      3307 
dram[7]:      3147      3126      3072      3003      3261      3172      3053      3155      3243      3273      3435      3294      3368      3379      3207      3243 
dram[8]:      3121      3103      3035      3043      3129      3217      3158      3149      3317      3278      3410      3428      3444      3368      3287      3269 
dram[9]:      3151      3135      3065      2961      3221      3169      3090      3219      3211      3285      3336      3390      3313      3365      3254      3238 
dram[10]:      3124      3129      3051      3078      3231      3289      3093      3156      3209      3311      3428      3444      3298      3391      3305      3295 
dram[11]:      3163      3155      3013      3054      3119      3164      3125      3139      3263      3285      3298      3414      3372      3313      3223      3201 
total dram writes = 619100
bank skew: 3479/2961 = 1.17
chip skew: 51835/51301 = 1.01
average mf latency per bank:
dram[0]:       1274      1304      1267      1345      1314      1321      1243      1323      1246      1313      1291      1314      1299      1341      1311      1340
dram[1]:       1539      1296      1424      1297      1418      1323      1381      1289      5641      1315      1460      1342      1363      1278      1471      1310
dram[2]:       1247      1321      1343      1262      1316      1291      1265      1272      1269      1329      1267      1327      1300      1281      1289      1351
dram[3]:       1354      1322      1380      1309      1376      1352      1369      1310      1366      1315      1493      1347      1402      1380      1451      1351
dram[4]:       1352      1526      1394      1492      1392      1500      1324      1425      1359      1525      1374      1501      1351      1493      1390      1483
dram[5]:       1540      1468      1570      1456      1616      1477      1513      1411      1445      1440      1585      1445      1478      1433      1539      1490
dram[6]:       1437      1311      1470      1330      1432      1382      1464      1330      1512      1331      1461      1401      1469      1367      1505      1349
dram[7]:       1316      1348      5548      1300      1328      1297      1285      1352      1296      1356      1304      1310      1297      1327      1383      1346
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1373      1279      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1388      1421      1333      1385      1383      1438      1398      1443      1320      1385      1362      1372      1418      1406
dram[10]:       1304      1392      1326      1416      1294      1395      1282      1405      1270      1382      1326      1421      1293      1388      1297      1394
dram[11]:       1261      1429      1285      1404      1277      1453      1253      1427      1329      1438      1293      1508      1276      1437      1307      1442
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8124065 n_act=294713 n_pre=294697 n_ref_event=0 n_req=342326 n_rd=303138 n_rd_L2_A=0 n_write=0 n_wr_bk=51835 bw_util=0.1583
n_activity=4222509 dram_eff=0.3363
bk0: 18716a 6239394i bk1: 18751a 6215979i bk2: 18775a 6231783i bk3: 18773a 6235915i bk4: 19153a 6204621i bk5: 18719a 6238573i bk6: 18594a 6270383i bk7: 18740a 6248009i bk8: 18732a 6225666i bk9: 19027a 6210925i bk10: 19520a 6150799i bk11: 19012a 6188562i bk12: 19220a 6149017i bk13: 19643a 6111828i bk14: 18742a 6231294i bk15: 19021a 6199224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139093
Row_Buffer_Locality_read = 0.138861
Row_Buffer_Locality_write = 0.140885
Bank_Level_Parallism = 11.038560
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158304 
total_CMD = 8969421 
util_bw = 1419892 
Wasted_Col = 2428818 
Wasted_Row = 194756 
Idle = 4925955 

BW Util Bottlenecks: 
RCDc_limit = 4012951 
RCDWRc_limit = 277173 
WTRc_limit = 1392769 
RTWc_limit = 1348484 
CCDLc_limit = 320053 
rwq = 0 
CCDLc_limit_alone = 222268 
WTRc_limit_alone = 1352525 
RTWc_limit_alone = 1290943 

Commands details: 
total_CMD = 8969421 
n_nop = 8124065 
Read = 303138 
Write = 0 
L2_Alloc = 0 
L2_WB = 51835 
n_act = 294713 
n_pre = 294697 
n_ref = 0 
n_req = 342326 
total_req = 354973 

Dual Bus Interface Util: 
issued_total_row = 589410 
issued_total_col = 354973 
Row_Bus_Util =  0.065713 
CoL_Bus_Util = 0.039576 
Either_Row_CoL_Bus_Util = 0.094249 
Issued_on_Two_Bus_Simul_Util = 0.011041 
issued_two_Eff = 0.117142 
queue_avg = 16.877775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8126399 n_act=294496 n_pre=294480 n_ref_event=0 n_req=341045 n_rd=302233 n_rd_L2_A=0 n_write=0 n_wr_bk=51627 bw_util=0.1578
n_activity=4214885 dram_eff=0.3358
bk0: 18734a 6265184i bk1: 18614a 6272579i bk2: 18545a 6261391i bk3: 18576a 6241793i bk4: 18765a 6246333i bk5: 18530a 6263734i bk6: 18777a 6235724i bk7: 18711a 6255380i bk8: 19687a 6148345i bk9: 18803a 6212082i bk10: 19693a 6104996i bk11: 19669a 6135236i bk12: 18741a 6214786i bk13: 18894a 6196575i bk14: 18808a 6242840i bk15: 18686a 6248485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136489
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135937
Bank_Level_Parallism = 11.006260
Bank_Level_Parallism_Col = 2.673212
Bank_Level_Parallism_Ready = 1.236310
write_to_read_ratio_blp_rw_average = 0.195268
GrpLevelPara = 2.204542 

BW Util details:
bwutil = 0.157807 
total_CMD = 8969421 
util_bw = 1415440 
Wasted_Col = 2430458 
Wasted_Row = 191683 
Idle = 4931840 

BW Util Bottlenecks: 
RCDc_limit = 4018733 
RCDWRc_limit = 277114 
WTRc_limit = 1393275 
RTWc_limit = 1339755 
CCDLc_limit = 318579 
rwq = 0 
CCDLc_limit_alone = 221427 
WTRc_limit_alone = 1352474 
RTWc_limit_alone = 1283404 

Commands details: 
total_CMD = 8969421 
n_nop = 8126399 
Read = 302233 
Write = 0 
L2_Alloc = 0 
L2_WB = 51627 
n_act = 294496 
n_pre = 294480 
n_ref = 0 
n_req = 341045 
total_req = 353860 

Dual Bus Interface Util: 
issued_total_row = 588976 
issued_total_col = 353860 
Row_Bus_Util =  0.065665 
CoL_Bus_Util = 0.039452 
Either_Row_CoL_Bus_Util = 0.093988 
Issued_on_Two_Bus_Simul_Util = 0.011128 
issued_two_Eff = 0.118400 
queue_avg = 16.670286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8127282 n_act=294363 n_pre=294347 n_ref_event=0 n_req=339477 n_rd=300844 n_rd_L2_A=0 n_write=0 n_wr_bk=51423 bw_util=0.1571
n_activity=4232132 dram_eff=0.3329
bk0: 18510a 6315487i bk1: 18705a 6310223i bk2: 18232a 6353352i bk3: 18472a 6333642i bk4: 18647a 6320702i bk5: 18877a 6289259i bk6: 18426a 6327929i bk7: 18546a 6310298i bk8: 18720a 6266836i bk9: 19133a 6242991i bk10: 19156a 6209369i bk11: 19122a 6218195i bk12: 19520a 6191937i bk13: 19585a 6178549i bk14: 18779a 6275346i bk15: 18414a 6317749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132896
Row_Buffer_Locality_read = 0.133132
Row_Buffer_Locality_write = 0.131054
Bank_Level_Parallism = 10.742098
Bank_Level_Parallism_Col = 2.638061
Bank_Level_Parallism_Ready = 1.232065
write_to_read_ratio_blp_rw_average = 0.190656
GrpLevelPara = 2.183106 

BW Util details:
bwutil = 0.157097 
total_CMD = 8969421 
util_bw = 1409068 
Wasted_Col = 2445748 
Wasted_Row = 195929 
Idle = 4918676 

BW Util Bottlenecks: 
RCDc_limit = 4031505 
RCDWRc_limit = 278102 
WTRc_limit = 1391258 
RTWc_limit = 1295038 
CCDLc_limit = 316352 
rwq = 0 
CCDLc_limit_alone = 221541 
WTRc_limit_alone = 1350947 
RTWc_limit_alone = 1240538 

Commands details: 
total_CMD = 8969421 
n_nop = 8127282 
Read = 300844 
Write = 0 
L2_Alloc = 0 
L2_WB = 51423 
n_act = 294363 
n_pre = 294347 
n_ref = 0 
n_req = 339477 
total_req = 352267 

Dual Bus Interface Util: 
issued_total_row = 588710 
issued_total_col = 352267 
Row_Bus_Util =  0.065635 
CoL_Bus_Util = 0.039274 
Either_Row_CoL_Bus_Util = 0.093890 
Issued_on_Two_Bus_Simul_Util = 0.011019 
issued_two_Eff = 0.117365 
queue_avg = 15.429946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8126436 n_act=293778 n_pre=293762 n_ref_event=0 n_req=341089 n_rd=302275 n_rd_L2_A=0 n_write=0 n_wr_bk=51626 bw_util=0.1578
n_activity=4224941 dram_eff=0.3351
bk0: 18639a 6255230i bk1: 18626a 6271596i bk2: 18832a 6261880i bk3: 18267a 6278700i bk4: 18925a 6222036i bk5: 18946a 6218301i bk6: 19148a 6190699i bk7: 18121a 6295202i bk8: 19161a 6193567i bk9: 18661a 6217196i bk10: 19347a 6151484i bk11: 19363a 6149326i bk12: 19452a 6135915i bk13: 19656a 6136651i bk14: 18877a 6220052i bk15: 18254a 6289539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138706
Row_Buffer_Locality_read = 0.138718
Row_Buffer_Locality_write = 0.138610
Bank_Level_Parallism = 11.014821
Bank_Level_Parallism_Col = 2.675406
Bank_Level_Parallism_Ready = 1.237931
write_to_read_ratio_blp_rw_average = 0.195753
GrpLevelPara = 2.207316 

BW Util details:
bwutil = 0.157826 
total_CMD = 8969421 
util_bw = 1415604 
Wasted_Col = 2426500 
Wasted_Row = 198123 
Idle = 4929194 

BW Util Bottlenecks: 
RCDc_limit = 4004223 
RCDWRc_limit = 276930 
WTRc_limit = 1392559 
RTWc_limit = 1345351 
CCDLc_limit = 320107 
rwq = 0 
CCDLc_limit_alone = 222670 
WTRc_limit_alone = 1352030 
RTWc_limit_alone = 1288443 

Commands details: 
total_CMD = 8969421 
n_nop = 8126436 
Read = 302275 
Write = 0 
L2_Alloc = 0 
L2_WB = 51626 
n_act = 293778 
n_pre = 293762 
n_ref = 0 
n_req = 341089 
total_req = 353901 

Dual Bus Interface Util: 
issued_total_row = 587540 
issued_total_col = 353901 
Row_Bus_Util =  0.065505 
CoL_Bus_Util = 0.039456 
Either_Row_CoL_Bus_Util = 0.093984 
Issued_on_Two_Bus_Simul_Util = 0.010977 
issued_two_Eff = 0.116794 
queue_avg = 17.081440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8126351 n_act=294511 n_pre=294495 n_ref_event=0 n_req=342529 n_rd=303851 n_rd_L2_A=0 n_write=0 n_wr_bk=51471 bw_util=0.1585
n_activity=4226052 dram_eff=0.3363
bk0: 18192a 6288057i bk1: 19063a 6175263i bk2: 18810a 6210429i bk3: 18912a 6205475i bk4: 18757a 6226942i bk5: 18431a 6254716i bk6: 18958a 6191899i bk7: 18994a 6178776i bk8: 19073a 6180464i bk9: 19623a 6106864i bk10: 19295a 6112693i bk11: 19846a 6086715i bk12: 19432a 6120443i bk13: 19243a 6148397i bk14: 18715a 6212353i bk15: 18507a 6254617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140187
Row_Buffer_Locality_read = 0.140371
Row_Buffer_Locality_write = 0.138735
Bank_Level_Parallism = 11.136122
Bank_Level_Parallism_Col = 2.686695
Bank_Level_Parallism_Ready = 1.238015
write_to_read_ratio_blp_rw_average = 0.197111
GrpLevelPara = 2.215666 

BW Util details:
bwutil = 0.158459 
total_CMD = 8969421 
util_bw = 1421288 
Wasted_Col = 2424969 
Wasted_Row = 198148 
Idle = 4925016 

BW Util Bottlenecks: 
RCDc_limit = 4009228 
RCDWRc_limit = 274830 
WTRc_limit = 1384567 
RTWc_limit = 1365880 
CCDLc_limit = 323347 
rwq = 0 
CCDLc_limit_alone = 224793 
WTRc_limit_alone = 1344122 
RTWc_limit_alone = 1307771 

Commands details: 
total_CMD = 8969421 
n_nop = 8126351 
Read = 303851 
Write = 0 
L2_Alloc = 0 
L2_WB = 51471 
n_act = 294511 
n_pre = 294495 
n_ref = 0 
n_req = 342529 
total_req = 355322 

Dual Bus Interface Util: 
issued_total_row = 589006 
issued_total_col = 355322 
Row_Bus_Util =  0.065668 
CoL_Bus_Util = 0.039615 
Either_Row_CoL_Bus_Util = 0.093994 
Issued_on_Two_Bus_Simul_Util = 0.011289 
issued_two_Eff = 0.120106 
queue_avg = 17.351894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3519
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8124831 n_act=294659 n_pre=294643 n_ref_event=0 n_req=344336 n_rd=305532 n_rd_L2_A=0 n_write=0 n_wr_bk=51732 bw_util=0.1593
n_activity=4220915 dram_eff=0.3386
bk0: 19150a 6133156i bk1: 18690a 6192075i bk2: 18851a 6168069i bk3: 18765a 6171046i bk4: 19201a 6159561i bk5: 19180a 6139272i bk6: 19078a 6164620i bk7: 18420a 6235984i bk8: 19089a 6144615i bk9: 19038a 6132098i bk10: 20314a 6021540i bk11: 19068a 6118707i bk12: 19562a 6064254i bk13: 19575a 6083470i bk14: 18583a 6183305i bk15: 18968a 6157116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144272
Row_Buffer_Locality_read = 0.144155
Row_Buffer_Locality_write = 0.145191
Bank_Level_Parallism = 11.322603
Bank_Level_Parallism_Col = 2.706116
Bank_Level_Parallism_Ready = 1.242777
write_to_read_ratio_blp_rw_average = 0.198699
GrpLevelPara = 2.228539 

BW Util details:
bwutil = 0.159325 
total_CMD = 8969421 
util_bw = 1429056 
Wasted_Col = 2413315 
Wasted_Row = 196730 
Idle = 4930320 

BW Util Bottlenecks: 
RCDc_limit = 3997503 
RCDWRc_limit = 272544 
WTRc_limit = 1381584 
RTWc_limit = 1383669 
CCDLc_limit = 325031 
rwq = 0 
CCDLc_limit_alone = 225109 
WTRc_limit_alone = 1341586 
RTWc_limit_alone = 1323745 

Commands details: 
total_CMD = 8969421 
n_nop = 8124831 
Read = 305532 
Write = 0 
L2_Alloc = 0 
L2_WB = 51732 
n_act = 294659 
n_pre = 294643 
n_ref = 0 
n_req = 344336 
total_req = 357264 

Dual Bus Interface Util: 
issued_total_row = 589302 
issued_total_col = 357264 
Row_Bus_Util =  0.065701 
CoL_Bus_Util = 0.039831 
Either_Row_CoL_Bus_Util = 0.094163 
Issued_on_Two_Bus_Simul_Util = 0.011369 
issued_two_Eff = 0.120740 
queue_avg = 18.128225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8127024 n_act=294329 n_pre=294313 n_ref_event=0 n_req=342679 n_rd=303886 n_rd_L2_A=0 n_write=0 n_wr_bk=51663 bw_util=0.1586
n_activity=4219910 dram_eff=0.337
bk0: 18577a 6246705i bk1: 18445a 6262834i bk2: 18816a 6226455i bk3: 18992a 6207811i bk4: 18573a 6251021i bk5: 18831a 6222673i bk6: 18847a 6212616i bk7: 18957a 6192698i bk8: 19677a 6126077i bk9: 18962a 6185694i bk10: 19259a 6154256i bk11: 19818a 6124947i bk12: 19443a 6134618i bk13: 19030a 6173410i bk14: 18876a 6205059i bk15: 18783a 6221935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141100
Row_Buffer_Locality_read = 0.140957
Row_Buffer_Locality_write = 0.142216
Bank_Level_Parallism = 11.103120
Bank_Level_Parallism_Col = 2.686620
Bank_Level_Parallism_Ready = 1.241565
write_to_read_ratio_blp_rw_average = 0.196250
GrpLevelPara = 2.211511 

BW Util details:
bwutil = 0.158561 
total_CMD = 8969421 
util_bw = 1422196 
Wasted_Col = 2421389 
Wasted_Row = 195183 
Idle = 4930653 

BW Util Bottlenecks: 
RCDc_limit = 4002748 
RCDWRc_limit = 274607 
WTRc_limit = 1383863 
RTWc_limit = 1351121 
CCDLc_limit = 324213 
rwq = 0 
CCDLc_limit_alone = 225587 
WTRc_limit_alone = 1343192 
RTWc_limit_alone = 1293166 

Commands details: 
total_CMD = 8969421 
n_nop = 8127024 
Read = 303886 
Write = 0 
L2_Alloc = 0 
L2_WB = 51663 
n_act = 294329 
n_pre = 294313 
n_ref = 0 
n_req = 342679 
total_req = 355549 

Dual Bus Interface Util: 
issued_total_row = 588642 
issued_total_col = 355549 
Row_Bus_Util =  0.065628 
CoL_Bus_Util = 0.039640 
Either_Row_CoL_Bus_Util = 0.093919 
Issued_on_Two_Bus_Simul_Util = 0.011349 
issued_two_Eff = 0.120839 
queue_avg = 17.138542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8132780 n_act=292243 n_pre=292227 n_ref_event=0 n_req=338129 n_rd=299470 n_rd_L2_A=0 n_write=0 n_wr_bk=51431 bw_util=0.1565
n_activity=4212375 dram_eff=0.3332
bk0: 18652a 6294176i bk1: 18464a 6299892i bk2: 18424a 6317543i bk3: 18364a 6317884i bk4: 18929a 6265293i bk5: 18129a 6335823i bk6: 18264a 6309447i bk7: 18498a 6310745i bk8: 18914a 6245662i bk9: 19257a 6201837i bk10: 19398a 6165362i bk11: 18824a 6233525i bk12: 18877a 6226190i bk13: 19446a 6184666i bk14: 18516a 6279572i bk15: 18514a 6295502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135706
Row_Buffer_Locality_read = 0.135596
Row_Buffer_Locality_write = 0.136553
Bank_Level_Parallism = 10.839777
Bank_Level_Parallism_Col = 2.656546
Bank_Level_Parallism_Ready = 1.232639
write_to_read_ratio_blp_rw_average = 0.195383
GrpLevelPara = 2.192866 

BW Util details:
bwutil = 0.156488 
total_CMD = 8969421 
util_bw = 1403604 
Wasted_Col = 2426988 
Wasted_Row = 200692 
Idle = 4938137 

BW Util Bottlenecks: 
RCDc_limit = 3994351 
RCDWRc_limit = 276926 
WTRc_limit = 1376959 
RTWc_limit = 1327923 
CCDLc_limit = 314712 
rwq = 0 
CCDLc_limit_alone = 219484 
WTRc_limit_alone = 1337372 
RTWc_limit_alone = 1272282 

Commands details: 
total_CMD = 8969421 
n_nop = 8132780 
Read = 299470 
Write = 0 
L2_Alloc = 0 
L2_WB = 51431 
n_act = 292243 
n_pre = 292227 
n_ref = 0 
n_req = 338129 
total_req = 350901 

Dual Bus Interface Util: 
issued_total_row = 584470 
issued_total_col = 350901 
Row_Bus_Util =  0.065163 
CoL_Bus_Util = 0.039122 
Either_Row_CoL_Bus_Util = 0.093277 
Issued_on_Two_Bus_Simul_Util = 0.011007 
issued_two_Eff = 0.118008 
queue_avg = 16.151346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8127005 n_act=293708 n_pre=293692 n_ref_event=0 n_req=340254 n_rd=301410 n_rd_L2_A=0 n_write=0 n_wr_bk=51756 bw_util=0.1575
n_activity=4225067 dram_eff=0.3344
bk0: 18531a 6310794i bk1: 18386a 6310998i bk2: 18383a 6303024i bk3: 18332a 6308931i bk4: 18296a 6324142i bk5: 19094a 6241205i bk6: 18911a 6236930i bk7: 18667a 6276668i bk8: 19303a 6211870i bk9: 18640a 6262312i bk10: 19828a 6139939i bk11: 19278a 6180205i bk12: 19148a 6170700i bk13: 19108a 6204778i bk14: 18939a 6225674i bk15: 18566a 6264510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136798
Row_Buffer_Locality_read = 0.136711
Row_Buffer_Locality_write = 0.137473
Bank_Level_Parallism = 10.887999
Bank_Level_Parallism_Col = 2.660739
Bank_Level_Parallism_Ready = 1.236223
write_to_read_ratio_blp_rw_average = 0.193868
GrpLevelPara = 2.196950 

BW Util details:
bwutil = 0.157498 
total_CMD = 8969421 
util_bw = 1412664 
Wasted_Col = 2431756 
Wasted_Row = 197709 
Idle = 4927292 

BW Util Bottlenecks: 
RCDc_limit = 4009745 
RCDWRc_limit = 277311 
WTRc_limit = 1392410 
RTWc_limit = 1320248 
CCDLc_limit = 318139 
rwq = 0 
CCDLc_limit_alone = 221458 
WTRc_limit_alone = 1351553 
RTWc_limit_alone = 1264424 

Commands details: 
total_CMD = 8969421 
n_nop = 8127005 
Read = 301410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51756 
n_act = 293708 
n_pre = 293692 
n_ref = 0 
n_req = 340254 
total_req = 353166 

Dual Bus Interface Util: 
issued_total_row = 587400 
issued_total_col = 353166 
Row_Bus_Util =  0.065489 
CoL_Bus_Util = 0.039374 
Either_Row_CoL_Bus_Util = 0.093921 
Issued_on_Two_Bus_Simul_Util = 0.010943 
issued_two_Eff = 0.116510 
queue_avg = 16.298630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8131431 n_act=292636 n_pre=292620 n_ref_event=0 n_req=339134 n_rd=300455 n_rd_L2_A=0 n_write=0 n_wr_bk=51403 bw_util=0.1569
n_activity=4222263 dram_eff=0.3333
bk0: 18471a 6300973i bk1: 18396a 6307588i bk2: 18648a 6297702i bk3: 18603a 6282903i bk4: 18653a 6289002i bk5: 18587a 6298413i bk6: 18339a 6319656i bk7: 19231a 6210516i bk8: 18769a 6238731i bk9: 19143a 6223398i bk10: 18594a 6227889i bk11: 19398a 6165880i bk12: 19212a 6181212i bk13: 19108a 6197345i bk14: 18519a 6285567i bk15: 18784a 6271295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137111
Row_Buffer_Locality_read = 0.137159
Row_Buffer_Locality_write = 0.136741
Bank_Level_Parallism = 10.869167
Bank_Level_Parallism_Col = 2.657755
Bank_Level_Parallism_Ready = 1.235000
write_to_read_ratio_blp_rw_average = 0.193706
GrpLevelPara = 2.194549 

BW Util details:
bwutil = 0.156914 
total_CMD = 8969421 
util_bw = 1407432 
Wasted_Col = 2426733 
Wasted_Row = 203618 
Idle = 4931638 

BW Util Bottlenecks: 
RCDc_limit = 3995666 
RCDWRc_limit = 277490 
WTRc_limit = 1379364 
RTWc_limit = 1318607 
CCDLc_limit = 318286 
rwq = 0 
CCDLc_limit_alone = 222377 
WTRc_limit_alone = 1339437 
RTWc_limit_alone = 1262625 

Commands details: 
total_CMD = 8969421 
n_nop = 8131431 
Read = 300455 
Write = 0 
L2_Alloc = 0 
L2_WB = 51403 
n_act = 292636 
n_pre = 292620 
n_ref = 0 
n_req = 339134 
total_req = 351858 

Dual Bus Interface Util: 
issued_total_row = 585256 
issued_total_col = 351858 
Row_Bus_Util =  0.065250 
CoL_Bus_Util = 0.039229 
Either_Row_CoL_Bus_Util = 0.093427 
Issued_on_Two_Bus_Simul_Util = 0.011051 
issued_two_Eff = 0.118288 
queue_avg = 16.413345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8124867 n_act=294926 n_pre=294910 n_ref_event=0 n_req=342595 n_rd=303684 n_rd_L2_A=0 n_write=0 n_wr_bk=51832 bw_util=0.1585
n_activity=4228363 dram_eff=0.3363
bk0: 18699a 6246724i bk1: 18999a 6203723i bk2: 18683a 6254532i bk3: 19029a 6221002i bk4: 18973a 6236360i bk5: 19211a 6204411i bk6: 18581a 6249964i bk7: 18727a 6250218i bk8: 18702a 6239315i bk9: 18846a 6210827i bk10: 19472a 6125797i bk11: 19480a 6120854i bk12: 18993a 6178979i bk13: 19561a 6126069i bk14: 18799a 6216128i bk15: 18929a 6192223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139141
Row_Buffer_Locality_read = 0.139033
Row_Buffer_Locality_write = 0.139986
Bank_Level_Parallism = 11.045657
Bank_Level_Parallism_Col = 2.677749
Bank_Level_Parallism_Ready = 1.236028
write_to_read_ratio_blp_rw_average = 0.196338
GrpLevelPara = 2.207865 

BW Util details:
bwutil = 0.158546 
total_CMD = 8969421 
util_bw = 1422064 
Wasted_Col = 2429528 
Wasted_Row = 196416 
Idle = 4921413 

BW Util Bottlenecks: 
RCDc_limit = 4015938 
RCDWRc_limit = 276799 
WTRc_limit = 1385639 
RTWc_limit = 1348820 
CCDLc_limit = 322426 
rwq = 0 
CCDLc_limit_alone = 225183 
WTRc_limit_alone = 1345745 
RTWc_limit_alone = 1291471 

Commands details: 
total_CMD = 8969421 
n_nop = 8124867 
Read = 303684 
Write = 0 
L2_Alloc = 0 
L2_WB = 51832 
n_act = 294926 
n_pre = 294910 
n_ref = 0 
n_req = 342595 
total_req = 355516 

Dual Bus Interface Util: 
issued_total_row = 589836 
issued_total_col = 355516 
Row_Bus_Util =  0.065761 
CoL_Bus_Util = 0.039636 
Either_Row_CoL_Bus_Util = 0.094159 
Issued_on_Two_Bus_Simul_Util = 0.011238 
issued_two_Eff = 0.119351 
queue_avg = 16.884016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.884
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8969421 n_nop=8125422 n_act=294087 n_pre=294071 n_ref_event=0 n_req=340559 n_rd=302080 n_rd_L2_A=0 n_write=0 n_wr_bk=51301 bw_util=0.1576
n_activity=4219043 dram_eff=0.335
bk0: 18676a 6283132i bk1: 19239a 6239128i bk2: 18253a 6307764i bk3: 18878a 6248277i bk4: 18070a 6317795i bk5: 18879a 6258831i bk6: 18497a 6290803i bk7: 19188a 6220219i bk8: 18924a 6236368i bk9: 19417a 6187674i bk10: 18503a 6253186i bk11: 19873a 6135252i bk12: 19251a 6194800i bk13: 19159a 6195791i bk14: 18523a 6305296i bk15: 18750a 6234213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136458
Row_Buffer_Locality_read = 0.136331
Row_Buffer_Locality_write = 0.137452
Bank_Level_Parallism = 10.899637
Bank_Level_Parallism_Col = 2.652729
Bank_Level_Parallism_Ready = 1.233677
write_to_read_ratio_blp_rw_average = 0.192971
GrpLevelPara = 2.195367 

BW Util details:
bwutil = 0.157594 
total_CMD = 8969421 
util_bw = 1413524 
Wasted_Col = 2436124 
Wasted_Row = 193506 
Idle = 4926267 

BW Util Bottlenecks: 
RCDc_limit = 4020715 
RCDWRc_limit = 275535 
WTRc_limit = 1390455 
RTWc_limit = 1313710 
CCDLc_limit = 317324 
rwq = 0 
CCDLc_limit_alone = 221746 
WTRc_limit_alone = 1350164 
RTWc_limit_alone = 1258423 

Commands details: 
total_CMD = 8969421 
n_nop = 8125422 
Read = 302080 
Write = 0 
L2_Alloc = 0 
L2_WB = 51301 
n_act = 294087 
n_pre = 294071 
n_ref = 0 
n_req = 340559 
total_req = 353381 

Dual Bus Interface Util: 
issued_total_row = 588158 
issued_total_col = 353381 
Row_Bus_Util =  0.065574 
CoL_Bus_Util = 0.039398 
Either_Row_CoL_Bus_Util = 0.094097 
Issued_on_Two_Bus_Simul_Util = 0.010875 
issued_two_Eff = 0.115569 
queue_avg = 16.381294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376257, Miss = 154547, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374562, Miss = 154782, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677506, Miss = 154850, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 371953, Miss = 153571, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 378959, Miss = 153110, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381420, Miss = 153966, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381253, Miss = 155501, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371198, Miss = 153010, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390805, Miss = 154341, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383786, Miss = 155731, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389857, Miss = 156932, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377856, Miss = 154803, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378076, Miss = 155153, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383072, Miss = 154907, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 677887, Miss = 153073, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378109, Miss = 152582, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 385969, Miss = 154451, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 375954, Miss = 153183, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378747, Miss = 152321, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379655, Miss = 154346, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374255, Miss = 154014, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382845, Miss = 155887, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373728, Miss = 151801, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391779, Miss = 156493, Miss_rate = 0.399, Pending_hits = 2964, Reservation_fails = 14303
L2_total_cache_accesses = 9715488
L2_total_cache_misses = 3703355
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68278
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5576648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2647104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 981754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9273784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=9715488
icnt_total_pkts_simt_to_mem=9715488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9715488
Req_Network_cycles = 3497591
Req_Network_injected_packets_per_cycle =       2.7778 
Req_Network_conflicts_per_cycle =       1.7728
Req_Network_conflicts_per_cycle_util =       3.6354
Req_Bank_Level_Parallism =       5.6965
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6720
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       5.0138

Reply_Network_injected_packets_num = 9715488
Reply_Network_cycles = 3497591
Reply_Network_injected_packets_per_cycle =        2.7778
Reply_Network_conflicts_per_cycle =        1.1856
Reply_Network_conflicts_per_cycle_util =       2.4249
Reply_Bank_Level_Parallism =       5.6810
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0926
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 42 min, 41 sec (13361 sec)
gpgpu_simulation_rate = 4727 (inst/sec)
gpgpu_simulation_rate = 261 (cycle/sec)
gpgpu_silicon_slowdown = 5229885x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (2,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 22: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 36122
gpu_sim_insn = 29194
gpu_ipc =       0.8082
gpu_tot_sim_cycle = 3533713
gpu_tot_sim_insn = 63198587
gpu_tot_ipc =      17.8845
gpu_tot_issued_cta = 2357
gpu_occupancy = 12.2534% 
gpu_tot_occupancy = 62.7337% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0550
partiton_level_parallism_total  =       2.7499
partiton_level_parallism_util =       1.0463
partiton_level_parallism_util_total  =       5.7202
L2_BW  =       2.4028 GB/Sec
L2_BW_total  =     120.1171 GB/Sec
gpu_total_sim_rate=4717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 337330, Miss = 277937, Miss_rate = 0.824, Pending_hits = 14783, Reservation_fails = 499594
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10352873
	L1D_total_cache_misses = 8482955
	L1D_total_cache_miss_rate = 0.8194
	L1D_total_cache_pending_hits = 456923
	L1D_total_cache_reservation_fails = 15000769
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1391732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 456923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7764986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14999895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 456923
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9911022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441851

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174134
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2357, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279437632
gpgpu_n_tot_w_icount = 8732426
gpgpu_n_stall_shd_mem = 9297968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9275624
gpgpu_n_mem_write_global = 441851
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12575579
gpgpu_n_store_insn = 600355
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4826112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8367914
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930054
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736033	W0_Idle:28143423	W0_Scoreboard:181569386	W1:2777417	W2:1239288	W3:758903	W4:493882	W5:344347	W6:255749	W7:195238	W8:162075	W9:142661	W10:127974	W11:119133	W12:117965	W13:111431	W14:107221	W15:106142	W16:99011	W17:95110	W18:93979	W19:90272	W20:94106	W21:89427	W22:79506	W23:73985	W24:60860	W25:51993	W26:44824	W27:37704	W28:32888	W29:24687	W30:16285	W31:8210	W32:680153
single_issue_nums: WS0:2192932	WS1:2174209	WS2:2165352	WS3:2199933	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64498936 {8:8062367,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17674040 {40:441851,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48530280 {40:1213257,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322494680 {40:8062367,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3534808 {8:441851,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48530280 {40:1213257,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:961760 	23373 	50493 	109542 	211978 	332849 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4352739 	2182256 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603631 	175134 	88246 	56733 	6277672 	661850 	586541 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7755642 	1408789 	425817 	110653 	15846 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1457 	1290 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159554  1.159189  1.156153  1.159989  1.162482  1.155387  1.158880  1.161047  1.153273  1.166088  1.170180  1.166712  1.162086  1.162642  1.165054  1.165781 
dram[1]:  1.161168  1.154584  1.150708  1.148146  1.162153  1.154586  1.154186  1.158736  1.173683  1.156990  1.171216  1.174023  1.150578  1.149621  1.154962  1.151918 
dram[2]:  1.144408  1.152815  1.142825  1.142857  1.153559  1.152518  1.145816  1.152513  1.151115  1.165568  1.162028  1.166488  1.162479  1.159268  1.152144  1.143894 
dram[3]:  1.153910  1.164188  1.158168  1.144047  1.155818  1.165645  1.161822  1.145035  1.165714  1.158891  1.171070  1.181252  1.159488  1.178873  1.160809  1.150081 
dram[4]:  1.149285  1.167943  1.156301  1.160887  1.162523  1.149873  1.162377  1.161985  1.165537  1.176875  1.170658  1.174966  1.165429  1.160230  1.165721  1.156333 
dram[5]:  1.178673  1.161893  1.158845  1.157121  1.172822  1.172494  1.163578  1.152017  1.167100  1.161139  1.202266  1.170107  1.171144  1.176910  1.158746  1.170475 
dram[6]:  1.158468  1.156625  1.159639  1.161250  1.156843  1.165355  1.160696  1.161116  1.181188  1.160807  1.167416  1.182293  1.167189  1.162685  1.162508  1.162529 
dram[7]:  1.157133  1.160797  1.148989  1.144478  1.159847  1.152519  1.143659  1.152553  1.159384  1.169143  1.169363  1.155849  1.155031  1.173205  1.156686  1.152031 
dram[8]:  1.153110  1.158832  1.141570  1.150666  1.150806  1.160102  1.159269  1.152198  1.171210  1.154562  1.178162  1.173841  1.153012  1.163210  1.152808  1.160301 
dram[9]:  1.151508  1.152105  1.156278  1.154736  1.156657  1.157133  1.150287  1.165885  1.155261  1.171650  1.152832  1.169219  1.161163  1.159732  1.162015  1.164980 
dram[10]:  1.159066  1.157720  1.157770  1.162983  1.161601  1.170218  1.148772  1.157872  1.154649  1.156255  1.177252  1.180321  1.157052  1.166290  1.159158  1.157920 
dram[11]:  1.145882  1.165361  1.147554  1.156185  1.144822  1.152926  1.147836  1.162827  1.159559  1.168356  1.152201  1.188826  1.167309  1.154867  1.157600  1.153976 
average row locality = 4095163/3529340 = 1.160320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18721     18756     18778     18788     19156     18722     18594     18747     18737     19034     19526     19018     19221     19644     18751     19023 
dram[1]:     18740     18620     18549     18577     18765     18538     18780     18715     19692     18807     19698     19672     18748     18905     18811     18690 
dram[2]:     18513     18711     18233     18477     18651     18878     18428     18552     18723     19140     19157     19132     19522     19589     18788     18418 
dram[3]:     18643     18627     18836     18273     18930     18948     19155     18124     19166     18667     19354     19369     19453     19657     18879     18260 
dram[4]:     18197     19067     18815     18916     18758     18433     18961     19003     19079     19630     19299     19850     19440     19244     18724     18517 
dram[5]:     19158     18699     18859     18773     19206     19185     19081     18424     19094     19044     20317     19073     19564     19580     18583     18971 
dram[6]:     18579     18450     18825     18997     18582     18838     18851     18959     19681     18965     19267     19830     19446     19035     18880     18789 
dram[7]:     18658     18473     18430     18366     18935     18130     18269     18502     18917     19270     19406     18831     18878     19453     18519     18522 
dram[8]:     18535     18388     18387     18335     18303     19100     18912     18671     19304     18646     19833     19279     19152     19114     18941     18568 
dram[9]:     18474     18406     18654     18607     18660     18589     18342     19234     18774     19151     18602     19401     19212     19110     18522     18787 
dram[10]:     18703     19001     18688     19033     18978     19214     18583     18731     18704     18857     19478     19488     19000     19566     18804     18932 
dram[11]:     18679     19241     18259     18884     18074     18888     18499     19193     18929     19424     18507     19880     19254     19162     18533     18754 
total dram reads = 3629766
bank skew: 20317/18074 = 1.12
chip skew: 305611/299559 = 1.02
number of total write accesses:
dram[0]:      3172      3189      3089      3077      3238      3280      3180      3131      3237      3221      3391      3328      3358      3372      3259      3321 
dram[1]:      3148      3159      3059      3116      3206      3188      3159      3231      3288      3249      3383      3453      3357      3246      3218      3186 
dram[2]:      3144      3120      3032      3065      3216      3160      3080      3109      3204      3220      3409      3422      3384      3368      3248      3251 
dram[3]:      3168      3145      3083      3049      3209      3211      3097      3087      3237      3224      3374      3457      3323      3401      3263      3306 
dram[4]:      3055      3219      3062      3079      3224      3116      3134      3251      3238      3292      3319      3359      3333      3293      3266      3242 
dram[5]:      3220      3137      3044      3051      3180      3273      3143      3116      3288      3191      3479      3347      3321      3429      3274      3247 
dram[6]:      3138      3127      3066      3118      3228      3133      3175      3145      3312      3239      3337      3440      3318      3302      3289      3309 
dram[7]:      3147      3128      3073      3003      3262      3172      3054      3155      3243      3273      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3104      3035      3044      3129      3218      3158      3149      3317      3278      3410      3428      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3219      3211      3286      3336      3390      3313      3366      3254      3238 
dram[10]:      3124      3130      3052      3078      3232      3289      3094      3157      3209      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3163      3157      3016      3054      3121      3166      3128      3139      3263      3289      3298      3414      3373      3313      3224      3201 
total dram writes = 619224
bank skew: 3479/2961 = 1.17
chip skew: 51847/51319 = 1.01
average mf latency per bank:
dram[0]:       1274      1304      1267      1345      1314      1321      1243      1322      1245      1312      1291      1314      1299      1341      1311      1340
dram[1]:       1538      1296      1424      1296      1418      1322      1380      1289      5642      1314      1459      1342      1363      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1291      1265      1272      1269      1329      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1309      1376      1352      1369      1309      1366      1315      1493      1347      1402      1380      1451      1350
dram[4]:       1352      1525      1394      1492      1392      1500      1324      1425      1358      1524      1374      1500      1351      1493      1390      1483
dram[5]:       1540      1468      1569      1456      1616      1477      1513      1411      1445      1440      1585      1445      1477      1433      1539      1490
dram[6]:       1437      1310      1469      1330      1432      1382      1463      1330      1512      1331      1460      1400      1469      1367      1505      1349
dram[7]:       1315      1347      5546      1300      1328      1297      1285      1351      1296      1356      1304      1310      1297      1327      1383      1346
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1373      1279      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1388      1421      1333      1385      1383      1438      1398      1442      1320      1384      1362      1372      1418      1406
dram[10]:       1304      1391      1326      1416      1294      1395      1282      1405      1270      1381      1326      1421      1293      1388      1297      1394
dram[11]:       1261      1428      1285      1404      1277      1453      1252      1427      1329      1437      1293      1508      1276      1436      1306      1442
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8216466 n_act=294786 n_pre=294770 n_ref_event=0 n_req=342409 n_rd=303216 n_rd_L2_A=0 n_write=0 n_wr_bk=51843 bw_util=0.1567
n_activity=4227015 dram_eff=0.336
bk0: 18721a 6331841i bk1: 18756a 6308284i bk2: 18778a 6324267i bk3: 18788a 6327666i bk4: 19156a 6297124i bk5: 18722a 6331052i bk6: 18594a 6362940i bk7: 18747a 6340396i bk8: 18737a 6318031i bk9: 19034a 6303155i bk10: 19526a 6243210i bk11: 19018a 6280865i bk12: 19221a 6241589i bk13: 19644a 6204413i bk14: 18751a 6323544i bk15: 19023a 6291761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139088
Row_Buffer_Locality_read = 0.138858
Row_Buffer_Locality_write = 0.140867
Bank_Level_Parallism = 11.031650
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156723 
total_CMD = 9062053 
util_bw = 1420236 
Wasted_Col = 2430311 
Wasted_Row = 195910 
Idle = 5015596 

BW Util Bottlenecks: 
RCDc_limit = 4014479 
RCDWRc_limit = 277235 
WTRc_limit = 1392819 
RTWc_limit = 1348571 
CCDLc_limit = 320071 
rwq = 0 
CCDLc_limit_alone = 222284 
WTRc_limit_alone = 1352575 
RTWc_limit_alone = 1291028 

Commands details: 
total_CMD = 9062053 
n_nop = 8216466 
Read = 303216 
Write = 0 
L2_Alloc = 0 
L2_WB = 51843 
n_act = 294786 
n_pre = 294770 
n_ref = 0 
n_req = 342409 
total_req = 355059 

Dual Bus Interface Util: 
issued_total_row = 589556 
issued_total_col = 355059 
Row_Bus_Util =  0.065058 
CoL_Bus_Util = 0.039181 
Either_Row_CoL_Bus_Util = 0.093311 
Issued_on_Two_Bus_Simul_Util = 0.010928 
issued_two_Eff = 0.117112 
queue_avg = 16.705282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8218776 n_act=294578 n_pre=294562 n_ref_event=0 n_req=341135 n_rd=302307 n_rd_L2_A=0 n_write=0 n_wr_bk=51646 bw_util=0.1562
n_activity=4219308 dram_eff=0.3356
bk0: 18740a 6357453i bk1: 18620a 6364812i bk2: 18549a 6353851i bk3: 18577a 6334218i bk4: 18765a 6338927i bk5: 18538a 6355596i bk6: 18780a 6328195i bk7: 18715a 6347747i bk8: 19692a 6240682i bk9: 18807a 6304463i bk10: 19698a 6197353i bk11: 19672a 6227684i bk12: 18748a 6307166i bk13: 18905a 6288717i bk14: 18811a 6335296i bk15: 18690a 6340696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136477
Row_Buffer_Locality_read = 0.136553
Row_Buffer_Locality_write = 0.135881
Bank_Level_Parallism = 10.999638
Bank_Level_Parallism_Col = 2.672563
Bank_Level_Parallism_Ready = 1.236254
write_to_read_ratio_blp_rw_average = 0.195263
GrpLevelPara = 2.204072 

BW Util details:
bwutil = 0.156235 
total_CMD = 9062053 
util_bw = 1415812 
Wasted_Col = 2432036 
Wasted_Row = 192697 
Idle = 5021508 

BW Util Bottlenecks: 
RCDc_limit = 4020208 
RCDWRc_limit = 277305 
WTRc_limit = 1393480 
RTWc_limit = 1340034 
CCDLc_limit = 318621 
rwq = 0 
CCDLc_limit_alone = 221451 
WTRc_limit_alone = 1352677 
RTWc_limit_alone = 1283667 

Commands details: 
total_CMD = 9062053 
n_nop = 8218776 
Read = 302307 
Write = 0 
L2_Alloc = 0 
L2_WB = 51646 
n_act = 294578 
n_pre = 294562 
n_ref = 0 
n_req = 341135 
total_req = 353953 

Dual Bus Interface Util: 
issued_total_row = 589140 
issued_total_col = 353953 
Row_Bus_Util =  0.065012 
CoL_Bus_Util = 0.039059 
Either_Row_CoL_Bus_Util = 0.093056 
Issued_on_Two_Bus_Simul_Util = 0.011015 
issued_two_Eff = 0.118367 
queue_avg = 16.499918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8219701 n_act=294433 n_pre=294417 n_ref_event=0 n_req=339552 n_rd=300912 n_rd_L2_A=0 n_write=0 n_wr_bk=51432 bw_util=0.1555
n_activity=4236310 dram_eff=0.3327
bk0: 18513a 6407968i bk1: 18711a 6402542i bk2: 18233a 6445931i bk3: 18477a 6426070i bk4: 18651a 6413074i bk5: 18878a 6381799i bk6: 18428a 6420474i bk7: 18552a 6402553i bk8: 18723a 6359320i bk9: 19140a 6335096i bk10: 19157a 6301941i bk11: 19132a 6310376i bk12: 19522a 6284451i bk13: 19589a 6270901i bk14: 18788a 6367537i bk15: 18418a 6410098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132881
Row_Buffer_Locality_read = 0.133119
Row_Buffer_Locality_write = 0.131030
Bank_Level_Parallism = 10.736320
Bank_Level_Parallism_Col = 2.637502
Bank_Level_Parallism_Ready = 1.232017
write_to_read_ratio_blp_rw_average = 0.190625
GrpLevelPara = 2.182702 

BW Util details:
bwutil = 0.155525 
total_CMD = 9062053 
util_bw = 1409376 
Wasted_Col = 2447082 
Wasted_Row = 196916 
Idle = 5008679 

BW Util Bottlenecks: 
RCDc_limit = 4032892 
RCDWRc_limit = 278193 
WTRc_limit = 1391314 
RTWc_limit = 1295130 
CCDLc_limit = 316378 
rwq = 0 
CCDLc_limit_alone = 221561 
WTRc_limit_alone = 1351001 
RTWc_limit_alone = 1240626 

Commands details: 
total_CMD = 9062053 
n_nop = 8219701 
Read = 300912 
Write = 0 
L2_Alloc = 0 
L2_WB = 51432 
n_act = 294433 
n_pre = 294417 
n_ref = 0 
n_req = 339552 
total_req = 352344 

Dual Bus Interface Util: 
issued_total_row = 588850 
issued_total_col = 352344 
Row_Bus_Util =  0.064980 
CoL_Bus_Util = 0.038881 
Either_Row_CoL_Bus_Util = 0.092954 
Issued_on_Two_Bus_Simul_Util = 0.010907 
issued_two_Eff = 0.117340 
queue_avg = 15.272255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8218872 n_act=293839 n_pre=293823 n_ref_event=0 n_req=341160 n_rd=302341 n_rd_L2_A=0 n_write=0 n_wr_bk=51634 bw_util=0.1562
n_activity=4229050 dram_eff=0.3348
bk0: 18643a 6347634i bk1: 18627a 6364185i bk2: 18836a 6354371i bk3: 18273a 6371019i bk4: 18930a 6314417i bk5: 18948a 6310832i bk6: 19155a 6283132i bk7: 18124a 6387618i bk8: 19166a 6286001i bk9: 18667a 6309550i bk10: 19354a 6243758i bk11: 19369a 6241616i bk12: 19453a 6228483i bk13: 19657a 6229234i bk14: 18879a 6312586i bk15: 18260a 6381786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138706
Row_Buffer_Locality_read = 0.138721
Row_Buffer_Locality_write = 0.138592
Bank_Level_Parallism = 11.008987
Bank_Level_Parallism_Col = 2.674845
Bank_Level_Parallism_Ready = 1.237884
write_to_read_ratio_blp_rw_average = 0.195721
GrpLevelPara = 2.206909 

BW Util details:
bwutil = 0.156245 
total_CMD = 9062053 
util_bw = 1415900 
Wasted_Col = 2427773 
Wasted_Row = 199104 
Idle = 5019276 

BW Util Bottlenecks: 
RCDc_limit = 4005502 
RCDWRc_limit = 276990 
WTRc_limit = 1392577 
RTWc_limit = 1345441 
CCDLc_limit = 320125 
rwq = 0 
CCDLc_limit_alone = 222680 
WTRc_limit_alone = 1352048 
RTWc_limit_alone = 1288525 

Commands details: 
total_CMD = 9062053 
n_nop = 8218872 
Read = 302341 
Write = 0 
L2_Alloc = 0 
L2_WB = 51634 
n_act = 293839 
n_pre = 293823 
n_ref = 0 
n_req = 341160 
total_req = 353975 

Dual Bus Interface Util: 
issued_total_row = 587662 
issued_total_col = 353975 
Row_Bus_Util =  0.064849 
CoL_Bus_Util = 0.039061 
Either_Row_CoL_Bus_Util = 0.093045 
Issued_on_Two_Bus_Simul_Util = 0.010865 
issued_two_Eff = 0.116767 
queue_avg = 16.906843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8218733 n_act=294591 n_pre=294575 n_ref_event=0 n_req=342620 n_rd=303933 n_rd_L2_A=0 n_write=0 n_wr_bk=51482 bw_util=0.1569
n_activity=4231086 dram_eff=0.336
bk0: 18197a 6380365i bk1: 19067a 6267502i bk2: 18815a 6302774i bk3: 18916a 6297961i bk4: 18758a 6319531i bk5: 18433a 6347264i bk6: 18961a 6284400i bk7: 19003a 6270851i bk8: 19079a 6272620i bk9: 19630a 6199154i bk10: 19299a 6205097i bk11: 19850a 6179151i bk12: 19440a 6212565i bk13: 19244a 6240883i bk14: 18724a 6304418i bk15: 18517a 6346945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140182
Row_Buffer_Locality_read = 0.140370
Row_Buffer_Locality_write = 0.138703
Bank_Level_Parallism = 11.128958
Bank_Level_Parallism_Col = 2.686046
Bank_Level_Parallism_Ready = 1.237960
write_to_read_ratio_blp_rw_average = 0.197077
GrpLevelPara = 2.215220 

BW Util details:
bwutil = 0.156881 
total_CMD = 9062053 
util_bw = 1421660 
Wasted_Col = 2426523 
Wasted_Row = 199371 
Idle = 5014499 

BW Util Bottlenecks: 
RCDc_limit = 4010788 
RCDWRc_limit = 274944 
WTRc_limit = 1384678 
RTWc_limit = 1366055 
CCDLc_limit = 323376 
rwq = 0 
CCDLc_limit_alone = 224817 
WTRc_limit_alone = 1344231 
RTWc_limit_alone = 1307943 

Commands details: 
total_CMD = 9062053 
n_nop = 8218733 
Read = 303933 
Write = 0 
L2_Alloc = 0 
L2_WB = 51482 
n_act = 294591 
n_pre = 294575 
n_ref = 0 
n_req = 342620 
total_req = 355415 

Dual Bus Interface Util: 
issued_total_row = 589166 
issued_total_col = 355415 
Row_Bus_Util =  0.065015 
CoL_Bus_Util = 0.039220 
Either_Row_CoL_Bus_Util = 0.093061 
Issued_on_Two_Bus_Simul_Util = 0.011174 
issued_two_Eff = 0.120074 
queue_avg = 17.174612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1746
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8217233 n_act=294733 n_pre=294717 n_ref_event=0 n_req=344422 n_rd=305611 n_rd_L2_A=0 n_write=0 n_wr_bk=51740 bw_util=0.1577
n_activity=4225386 dram_eff=0.3383
bk0: 19158a 6225350i bk1: 18699a 6284372i bk2: 18859a 6260366i bk3: 18773a 6263304i bk4: 19206a 6252033i bk5: 19185a 6231637i bk6: 19081a 6257100i bk7: 18424a 6328410i bk8: 19094a 6236886i bk9: 19044a 6224322i bk10: 20317a 6114061i bk11: 19073a 6211142i bk12: 19564a 6156787i bk13: 19580a 6175795i bk14: 18583a 6275939i bk15: 18971a 6249498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144271
Row_Buffer_Locality_read = 0.144157
Row_Buffer_Locality_write = 0.145165
Bank_Level_Parallism = 11.316090
Bank_Level_Parallism_Col = 2.705512
Bank_Level_Parallism_Ready = 1.242720
write_to_read_ratio_blp_rw_average = 0.198672
GrpLevelPara = 2.228116 

BW Util details:
bwutil = 0.157735 
total_CMD = 9062053 
util_bw = 1429404 
Wasted_Col = 2414717 
Wasted_Row = 197777 
Idle = 5020155 

BW Util Bottlenecks: 
RCDc_limit = 3998981 
RCDWRc_limit = 272626 
WTRc_limit = 1381597 
RTWc_limit = 1383830 
CCDLc_limit = 325053 
rwq = 0 
CCDLc_limit_alone = 225125 
WTRc_limit_alone = 1341599 
RTWc_limit_alone = 1323900 

Commands details: 
total_CMD = 9062053 
n_nop = 8217233 
Read = 305611 
Write = 0 
L2_Alloc = 0 
L2_WB = 51740 
n_act = 294733 
n_pre = 294717 
n_ref = 0 
n_req = 344422 
total_req = 357351 

Dual Bus Interface Util: 
issued_total_row = 589450 
issued_total_col = 357351 
Row_Bus_Util =  0.065046 
CoL_Bus_Util = 0.039434 
Either_Row_CoL_Bus_Util = 0.093226 
Issued_on_Two_Bus_Simul_Util = 0.011254 
issued_two_Eff = 0.120713 
queue_avg = 17.942934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9429
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8219373 n_act=294422 n_pre=294406 n_ref_event=0 n_req=342779 n_rd=303974 n_rd_L2_A=0 n_write=0 n_wr_bk=51676 bw_util=0.157
n_activity=4224635 dram_eff=0.3367
bk0: 18579a 6339162i bk1: 18450a 6355059i bk2: 18825a 6318588i bk3: 18997a 6300115i bk4: 18582a 6343148i bk5: 18838a 6314989i bk6: 18851a 6304950i bk7: 18959a 6285227i bk8: 19681a 6218568i bk9: 18965a 6278090i bk10: 19267a 6246238i bk11: 19830a 6216912i bk12: 19446a 6227114i bk13: 19035a 6265800i bk14: 18880a 6297362i bk15: 18789a 6314079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141079
Row_Buffer_Locality_read = 0.140940
Row_Buffer_Locality_write = 0.142172
Bank_Level_Parallism = 11.096388
Bank_Level_Parallism_Col = 2.685941
Bank_Level_Parallism_Ready = 1.241504
write_to_read_ratio_blp_rw_average = 0.196219
GrpLevelPara = 2.211048 

BW Util details:
bwutil = 0.156984 
total_CMD = 9062053 
util_bw = 1422600 
Wasted_Col = 2423047 
Wasted_Row = 196173 
Idle = 5020233 

BW Util Bottlenecks: 
RCDc_limit = 4004481 
RCDWRc_limit = 274745 
WTRc_limit = 1384030 
RTWc_limit = 1351345 
CCDLc_limit = 324240 
rwq = 0 
CCDLc_limit_alone = 225609 
WTRc_limit_alone = 1343359 
RTWc_limit_alone = 1293385 

Commands details: 
total_CMD = 9062053 
n_nop = 8219373 
Read = 303974 
Write = 0 
L2_Alloc = 0 
L2_WB = 51676 
n_act = 294422 
n_pre = 294406 
n_ref = 0 
n_req = 342779 
total_req = 355650 

Dual Bus Interface Util: 
issued_total_row = 588828 
issued_total_col = 355650 
Row_Bus_Util =  0.064977 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.092990 
Issued_on_Two_Bus_Simul_Util = 0.011233 
issued_two_Eff = 0.120803 
queue_avg = 16.963409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9634
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8225159 n_act=292324 n_pre=292308 n_ref_event=0 n_req=338224 n_rd=299559 n_rd_L2_A=0 n_write=0 n_wr_bk=51438 bw_util=0.1549
n_activity=4217454 dram_eff=0.3329
bk0: 18658a 6386547i bk1: 18473a 6392035i bk2: 18430a 6409787i bk3: 18366a 6410400i bk4: 18935a 6357519i bk5: 18130a 6428394i bk6: 18269a 6401732i bk7: 18502a 6403181i bk8: 18917a 6338200i bk9: 19270a 6293956i bk10: 19406a 6257743i bk11: 18831a 6325795i bk12: 18878a 6318776i bk13: 19453a 6276878i bk14: 18519a 6372000i bk15: 18522a 6387832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135709
Row_Buffer_Locality_read = 0.135603
Row_Buffer_Locality_write = 0.136532
Bank_Level_Parallism = 10.832873
Bank_Level_Parallism_Col = 2.655883
Bank_Level_Parallism_Ready = 1.232584
write_to_read_ratio_blp_rw_average = 0.195329
GrpLevelPara = 2.192401 

BW Util details:
bwutil = 0.154930 
total_CMD = 9062053 
util_bw = 1403988 
Wasted_Col = 2428553 
Wasted_Row = 201864 
Idle = 5027648 

BW Util Bottlenecks: 
RCDc_limit = 3996010 
RCDWRc_limit = 276988 
WTRc_limit = 1377042 
RTWc_limit = 1328014 
CCDLc_limit = 314737 
rwq = 0 
CCDLc_limit_alone = 219505 
WTRc_limit_alone = 1337455 
RTWc_limit_alone = 1272369 

Commands details: 
total_CMD = 9062053 
n_nop = 8225159 
Read = 299559 
Write = 0 
L2_Alloc = 0 
L2_WB = 51438 
n_act = 292324 
n_pre = 292308 
n_ref = 0 
n_req = 338224 
total_req = 350997 

Dual Bus Interface Util: 
issued_total_row = 584632 
issued_total_col = 350997 
Row_Bus_Util =  0.064514 
CoL_Bus_Util = 0.038733 
Either_Row_CoL_Bus_Util = 0.092351 
Issued_on_Two_Bus_Simul_Util = 0.010895 
issued_two_Eff = 0.117978 
queue_avg = 15.986292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8219456 n_act=293767 n_pre=293751 n_ref_event=0 n_req=340317 n_rd=301468 n_rd_L2_A=0 n_write=0 n_wr_bk=51761 bw_util=0.1559
n_activity=4228991 dram_eff=0.3341
bk0: 18535a 6403210i bk1: 18388a 6403512i bk2: 18387a 6395484i bk3: 18335a 6401346i bk4: 18303a 6416400i bk5: 19100a 6333442i bk6: 18912a 6329474i bk7: 18671a 6369080i bk8: 19304a 6304456i bk9: 18646a 6354609i bk10: 19833a 6232374i bk11: 19279a 6272789i bk12: 19152a 6263141i bk13: 19114a 6297013i bk14: 18941a 6318201i bk15: 18568a 6357044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136784
Row_Buffer_Locality_read = 0.136698
Row_Buffer_Locality_write = 0.137455
Bank_Level_Parallism = 10.882428
Bank_Level_Parallism_Col = 2.660209
Bank_Level_Parallism_Ready = 1.236185
write_to_read_ratio_blp_rw_average = 0.193830
GrpLevelPara = 2.196555 

BW Util details:
bwutil = 0.155916 
total_CMD = 9062053 
util_bw = 1412916 
Wasted_Col = 2432999 
Wasted_Row = 198676 
Idle = 5017462 

BW Util Bottlenecks: 
RCDc_limit = 4010989 
RCDWRc_limit = 277374 
WTRc_limit = 1392479 
RTWc_limit = 1320338 
CCDLc_limit = 318157 
rwq = 0 
CCDLc_limit_alone = 221468 
WTRc_limit_alone = 1351620 
RTWc_limit_alone = 1264508 

Commands details: 
total_CMD = 9062053 
n_nop = 8219456 
Read = 301468 
Write = 0 
L2_Alloc = 0 
L2_WB = 51761 
n_act = 293767 
n_pre = 293751 
n_ref = 0 
n_req = 340317 
total_req = 353229 

Dual Bus Interface Util: 
issued_total_row = 587518 
issued_total_col = 353229 
Row_Bus_Util =  0.064833 
CoL_Bus_Util = 0.038979 
Either_Row_CoL_Bus_Util = 0.092981 
Issued_on_Two_Bus_Simul_Util = 0.010831 
issued_two_Eff = 0.116485 
queue_avg = 16.132059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1321
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8223867 n_act=292699 n_pre=292683 n_ref_event=0 n_req=339207 n_rd=300525 n_rd_L2_A=0 n_write=0 n_wr_bk=51406 bw_util=0.1553
n_activity=4226160 dram_eff=0.3331
bk0: 18474a 6393460i bk1: 18406a 6399807i bk2: 18654a 6390087i bk3: 18607a 6375355i bk4: 18660a 6381282i bk5: 18589a 6390981i bk6: 18342a 6412135i bk7: 19234a 6303045i bk8: 18774a 6331196i bk9: 19151a 6315583i bk10: 18602a 6320053i bk11: 19401a 6258345i bk12: 19212a 6273837i bk13: 19110a 6289810i bk14: 18522a 6378037i bk15: 18787a 6363833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137111
Row_Buffer_Locality_read = 0.137160
Row_Buffer_Locality_write = 0.136730
Bank_Level_Parallism = 10.863935
Bank_Level_Parallism_Col = 2.657246
Bank_Level_Parallism_Ready = 1.234953
write_to_read_ratio_blp_rw_average = 0.193657
GrpLevelPara = 2.194196 

BW Util details:
bwutil = 0.155343 
total_CMD = 9062053 
util_bw = 1407724 
Wasted_Col = 2427929 
Wasted_Row = 204489 
Idle = 5021911 

BW Util Bottlenecks: 
RCDc_limit = 3996985 
RCDWRc_limit = 277528 
WTRc_limit = 1379382 
RTWc_limit = 1318652 
CCDLc_limit = 318301 
rwq = 0 
CCDLc_limit_alone = 222392 
WTRc_limit_alone = 1339455 
RTWc_limit_alone = 1262670 

Commands details: 
total_CMD = 9062053 
n_nop = 8223867 
Read = 300525 
Write = 0 
L2_Alloc = 0 
L2_WB = 51406 
n_act = 292699 
n_pre = 292683 
n_ref = 0 
n_req = 339207 
total_req = 351931 

Dual Bus Interface Util: 
issued_total_row = 585382 
issued_total_col = 351931 
Row_Bus_Util =  0.064597 
CoL_Bus_Util = 0.038836 
Either_Row_CoL_Bus_Util = 0.092494 
Issued_on_Two_Bus_Simul_Util = 0.010939 
issued_two_Eff = 0.118264 
queue_avg = 16.245577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2456
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8217257 n_act=295004 n_pre=294988 n_ref_event=0 n_req=342684 n_rd=303760 n_rd_L2_A=0 n_write=0 n_wr_bk=51847 bw_util=0.157
n_activity=4233296 dram_eff=0.336
bk0: 18703a 6339158i bk1: 19001a 6296238i bk2: 18688a 6346846i bk3: 19033a 6313474i bk4: 18978a 6328679i bk5: 19214a 6296935i bk6: 18583a 6342435i bk7: 18731a 6342543i bk8: 18704a 6331853i bk9: 18857a 6303070i bk10: 19478a 6218018i bk11: 19488a 6213043i bk12: 19000a 6271060i bk13: 19566a 6218243i bk14: 18804a 6308602i bk15: 18932a 6284702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139137
Row_Buffer_Locality_read = 0.139034
Row_Buffer_Locality_write = 0.139939
Bank_Level_Parallism = 11.038472
Bank_Level_Parallism_Col = 2.677071
Bank_Level_Parallism_Ready = 1.235974
write_to_read_ratio_blp_rw_average = 0.196330
GrpLevelPara = 2.207383 

BW Util details:
bwutil = 0.156965 
total_CMD = 9062053 
util_bw = 1422428 
Wasted_Col = 2431133 
Wasted_Row = 197609 
Idle = 5010883 

BW Util Bottlenecks: 
RCDc_limit = 4017410 
RCDWRc_limit = 276952 
WTRc_limit = 1385746 
RTWc_limit = 1349034 
CCDLc_limit = 322462 
rwq = 0 
CCDLc_limit_alone = 225205 
WTRc_limit_alone = 1345852 
RTWc_limit_alone = 1291671 

Commands details: 
total_CMD = 9062053 
n_nop = 8217257 
Read = 303760 
Write = 0 
L2_Alloc = 0 
L2_WB = 51847 
n_act = 295004 
n_pre = 294988 
n_ref = 0 
n_req = 342684 
total_req = 355607 

Dual Bus Interface Util: 
issued_total_row = 589992 
issued_total_col = 355607 
Row_Bus_Util =  0.065106 
CoL_Bus_Util = 0.039241 
Either_Row_CoL_Bus_Util = 0.093223 
Issued_on_Two_Bus_Simul_Util = 0.011124 
issued_two_Eff = 0.119322 
queue_avg = 16.711452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7115
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9062053 n_nop=8217792 n_act=294171 n_pre=294155 n_ref_event=0 n_req=340654 n_rd=302160 n_rd_L2_A=0 n_write=0 n_wr_bk=51319 bw_util=0.156
n_activity=4223422 dram_eff=0.3348
bk0: 18679a 6375615i bk1: 19241a 6331636i bk2: 18259a 6399932i bk3: 18884a 6340572i bk4: 18074a 6410116i bk5: 18888a 6351035i bk6: 18499a 6383050i bk7: 19193a 6312607i bk8: 18929a 6328758i bk9: 19424a 6279805i bk10: 18507a 6345613i bk11: 19880a 6227502i bk12: 19254a 6287179i bk13: 19162a 6288243i bk14: 18533a 6397462i bk15: 18754a 6326576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136452
Row_Buffer_Locality_read = 0.136328
Row_Buffer_Locality_write = 0.137424
Bank_Level_Parallism = 10.893248
Bank_Level_Parallism_Col = 2.652106
Bank_Level_Parallism_Ready = 1.233619
write_to_read_ratio_blp_rw_average = 0.192959
GrpLevelPara = 2.194923 

BW Util details:
bwutil = 0.156026 
total_CMD = 9062053 
util_bw = 1413916 
Wasted_Col = 2437688 
Wasted_Row = 194468 
Idle = 5015981 

BW Util Bottlenecks: 
RCDc_limit = 4022236 
RCDWRc_limit = 275712 
WTRc_limit = 1390634 
RTWc_limit = 1313962 
CCDLc_limit = 317358 
rwq = 0 
CCDLc_limit_alone = 221770 
WTRc_limit_alone = 1350343 
RTWc_limit_alone = 1258665 

Commands details: 
total_CMD = 9062053 
n_nop = 8217792 
Read = 302160 
Write = 0 
L2_Alloc = 0 
L2_WB = 51319 
n_act = 294171 
n_pre = 294155 
n_ref = 0 
n_req = 340654 
total_req = 353479 

Dual Bus Interface Util: 
issued_total_row = 588326 
issued_total_col = 353479 
Row_Bus_Util =  0.064922 
CoL_Bus_Util = 0.039007 
Either_Row_CoL_Bus_Util = 0.093164 
Issued_on_Two_Bus_Simul_Util = 0.010764 
issued_two_Eff = 0.115538 
queue_avg = 16.213881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376318, Miss = 154579, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374634, Miss = 154828, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677788, Miss = 154883, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372029, Miss = 153612, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379018, Miss = 153135, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381496, Miss = 154009, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381318, Miss = 155536, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371260, Miss = 153041, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390881, Miss = 154382, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383852, Miss = 155772, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389920, Miss = 156966, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377929, Miss = 154848, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378155, Miss = 155196, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383155, Miss = 154952, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 677959, Miss = 153111, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378201, Miss = 152633, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386034, Miss = 154479, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376021, Miss = 153213, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378829, Miss = 152356, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379736, Miss = 154381, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374353, Miss = 154050, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382925, Miss = 155927, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373819, Miss = 151838, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391845, Miss = 156536, Miss_rate = 0.399, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9717475
L2_total_cache_misses = 3704263
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5577579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2647770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 981996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9275624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441851
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=9717475
icnt_total_pkts_simt_to_mem=9717475
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9717475
Req_Network_cycles = 3533713
Req_Network_injected_packets_per_cycle =       2.7499 
Req_Network_conflicts_per_cycle =       1.7546
Req_Network_conflicts_per_cycle_util =       3.6314
Req_Bank_Level_Parallism =       5.6913
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6344
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.9626

Reply_Network_injected_packets_num = 9717475
Reply_Network_cycles = 3533713
Reply_Network_injected_packets_per_cycle =        2.7499
Reply_Network_conflicts_per_cycle =        1.1740
Reply_Network_conflicts_per_cycle_util =       2.4232
Reply_Bank_Level_Parallism =       5.6758
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1386
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0917
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 43 min, 17 sec (13397 sec)
gpgpu_simulation_rate = 4717 (inst/sec)
gpgpu_simulation_rate = 263 (cycle/sec)
gpgpu_silicon_slowdown = 5190114x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 23: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 23 
gpu_sim_cycle = 23124
gpu_sim_insn = 18383
gpu_ipc =       0.7950
gpu_tot_sim_cycle = 3556837
gpu_tot_sim_insn = 63216970
gpu_tot_ipc =      17.7734
gpu_tot_issued_cta = 2358
gpu_occupancy = 16.6543% 
gpu_tot_occupancy = 62.7192% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0445
partiton_level_parallism_total  =       2.7323
partiton_level_parallism_util =       1.0019
partiton_level_parallism_util_total  =       5.7174
L2_BW  =       1.9437 GB/Sec
L2_BW_total  =     119.3488 GB/Sec
gpu_total_sim_rate=4711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341132, Miss = 282491, Miss_rate = 0.828, Pending_hits = 15729, Reservation_fails = 500850
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10355087
	L1D_total_cache_misses = 8483835
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457155
	L1D_total_cache_reservation_fails = 15001227
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1392802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7765717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457155
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9913196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441891

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811848
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2358, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279498496
gpgpu_n_tot_w_icount = 8734328
gpgpu_n_stall_shd_mem = 9298807
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9276613
gpgpu_n_mem_write_global = 441891
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12578603
gpgpu_n_store_insn = 600413
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4828160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368652
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736092	W0_Idle:28161154	W0_Scoreboard:181622186	W1:2777941	W2:1239425	W3:759043	W4:493990	W5:344459	W6:255782	W7:195316	W8:162075	W9:142689	W10:128029	W11:119185	W12:118025	W13:111487	W14:107235	W15:106178	W16:99041	W17:95110	W18:94004	W19:90283	W20:94136	W21:89427	W22:79517	W23:73996	W24:60874	W25:52007	W26:44824	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:680429
single_issue_nums: WS0:2193345	WS1:2174768	WS2:2166029	WS3:2200186	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64505912 {8:8063239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17675640 {40:441891,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48534960 {40:1213374,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322529560 {40:8063239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535128 {8:441891,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48534960 {40:1213374,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962353 	23376 	50504 	109560 	212001 	332860 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353168 	2182856 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603748 	175134 	88246 	56733 	6278494 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7756468 	1408928 	425867 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1459 	1307 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159519  1.159146  1.156144  1.159971  1.162482  1.155370  1.158900  1.161021  1.153239  1.166088  1.170188  1.166685  1.162051  1.162678  1.165027  1.165763 
dram[1]:  1.161269  1.154559  1.150730  1.148138  1.162173  1.154624  1.154169  1.158736  1.173674  1.156981  1.171198  1.173995  1.150607  1.149589  1.154983  1.151961 
dram[2]:  1.144439  1.152845  1.142794  1.142810  1.153571  1.152502  1.145855  1.152505  1.151153  1.165640  1.162019  1.166479  1.162462  1.159235  1.152120  1.143925 
dram[3]:  1.153893  1.164179  1.158151  1.144023  1.155776  1.165618  1.161804  1.145083  1.165714  1.158966  1.171114  1.181242  1.159455  1.178970  1.160828  1.150142 
dram[4]:  1.149268  1.167934  1.156339  1.160898  1.162514  1.149848  1.162360  1.161985  1.165492  1.176866  1.170685  1.174920  1.165412  1.160179  1.165693  1.156336 
dram[5]:  1.178663  1.161875  1.158865  1.157124  1.172858  1.172476  1.163597  1.152039  1.167163  1.161087  1.202339  1.170143  1.171170  1.176891  1.158784  1.170502 
dram[6]:  1.158433  1.156582  1.159612  1.161232  1.156838  1.165318  1.160733  1.161081  1.181169  1.160807  1.167389  1.182245  1.167295  1.162732  1.162590  1.162549 
dram[7]:  1.157115  1.160761  1.148956  1.144462  1.159778  1.152510  1.143683  1.152519  1.159361  1.169170  1.169433  1.155815  1.155060  1.173186  1.156651  1.152061 
dram[8]:  1.153093  1.158805  1.141594  1.150632  1.150806  1.160084  1.159297  1.152236  1.171155  1.154574  1.178153  1.173803  1.152988  1.163166  1.152808  1.160292 
dram[9]:  1.151500  1.152088  1.156252  1.154813  1.156669  1.157153  1.150326  1.165876  1.155235  1.171639  1.152824  1.169173  1.161129  1.159724  1.162015  1.164971 
dram[10]:  1.159057  1.157652  1.157761  1.162983  1.161522  1.170254  1.148811  1.157854  1.154687  1.156247  1.177224  1.180345  1.157117  1.166272  1.159140  1.157861 
dram[11]:  1.145842  1.165406  1.147537  1.156160  1.144789  1.152877  1.147867  1.162872  1.159551  1.168365  1.152185  1.188816  1.167300  1.154834  1.157583  1.153951 
average row locality = 4095822/3529916 = 1.160317
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18723     18761     18778     18790     19156     18723     18599     18750     18740     19041     19532     19021     19225     19647     18753     19024 
dram[1]:     18743     18622     18552     18578     18770     18541     18782     18715     19693     18808     19700     19673     18752     18908     18815     18699 
dram[2]:     18517     18714     18237     18482     18657     18880     18431     18553     18726     19145     19158     19133     19523     19593     18791     18422 
dram[3]:     18644     18628     18838     18276     18935     18950     19157     18126     19166     18673     19356     19370     19456     19660     18884     18268 
dram[4]:     18199     19068     18818     18921     18759     18436     18963     19003     19084     19631     19302     19855     19442     19249     18727     18524 
dram[5]:     19159     18701     18864     18780     19209     19187     19085     18428     19101     19048     20322     19076     19567     19582     18586     18975 
dram[6]:     18583     18454     18828     18999     18589     18842     18854     18963     19683     18965     19270     19833     19446     19044     18885     18794 
dram[7]:     18660     18476     18433     18368     18941     18131     18274     18505     18927     19274     19412     18835     18882     19455     18523     18526 
dram[8]:     18537     18391     18389     18337     18303     19102     18916     18674     19310     18652     19834     19281     19155     19119     18941     18569 
dram[9]:     18475     18408     18657     18613     18666     18594     18345     19234     18777     19157     18603     19405     19214     19111     18522     18788 
dram[10]:     18704     19008     18689     19033     18987     19217     18586     18733     18706     18858     19481     19492     19007     19568     18806     18939 
dram[11]:     18683     19243     18261     18886     18078     18891     18503     19195     18930     19430     18509     19881     19254     19164     18535     18757 
total dram reads = 3630361
bank skew: 20322/18078 = 1.12
chip skew: 305670/299622 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3131      3238      3221      3391      3328      3358      3372      3260      3325 
dram[1]:      3148      3160      3064      3116      3206      3188      3159      3231      3288      3249      3383      3456      3357      3247      3219      3187 
dram[2]:      3144      3121      3032      3067      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3248      3251 
dram[3]:      3170      3145      3083      3049      3209      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3062      3080      3224      3116      3134      3251      3238      3292      3320      3359      3333      3294      3266      3242 
dram[5]:      3220      3137      3044      3051      3180      3273      3144      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3138      3128      3066      3118      3229      3133      3175      3145      3312      3239      3337      3442      3321      3302      3289      3309 
dram[7]:      3147      3129      3075      3003      3264      3172      3054      3157      3243      3273      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3104      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3288      3336      3391      3316      3366      3254      3238 
dram[10]:      3124      3131      3052      3078      3232      3289      3094      3157      3210      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3316      3224      3201 
total dram writes = 619308
bank skew: 3479/2961 = 1.17
chip skew: 51853/51329 = 1.01
average mf latency per bank:
dram[0]:       1274      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1289      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1291      1265      1272      1269      1329      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1352      1525      1393      1491      1392      1500      1324      1425      1358      1524      1374      1500      1351      1493      1390      1482
dram[5]:       1540      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1382      1463      1330      1512      1331      1460      1400      1469      1366      1505      1348
dram[7]:       1315      1347      5546      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1373      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1406
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1405      1270      1381      1326      1421      1292      1388      1297      1394
dram[11]:       1261      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1442
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8275609 n_act=294836 n_pre=294820 n_ref_event=0 n_req=342463 n_rd=303263 n_rd_L2_A=0 n_write=0 n_wr_bk=51853 bw_util=0.1557
n_activity=4229575 dram_eff=0.3358
bk0: 18723a 6390832i bk1: 18761a 6367305i bk2: 18778a 6383488i bk3: 18790a 6386863i bk4: 19156a 6356424i bk5: 18723a 6390229i bk6: 18599a 6422039i bk7: 18750a 6399542i bk8: 18740a 6377093i bk9: 19041a 6362156i bk10: 19532a 6302258i bk11: 19021a 6339981i bk12: 19225a 6300668i bk13: 19647a 6263610i bk14: 18753a 6382667i bk15: 19024a 6350923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139078
Row_Buffer_Locality_read = 0.138850
Row_Buffer_Locality_write = 0.140842
Bank_Level_Parallism = 11.027863
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155730 
total_CMD = 9121352 
util_bw = 1420464 
Wasted_Col = 2431248 
Wasted_Row = 196451 
Idle = 5073189 

BW Util Bottlenecks: 
RCDc_limit = 4015424 
RCDWRc_limit = 277313 
WTRc_limit = 1392874 
RTWc_limit = 1348701 
CCDLc_limit = 320088 
rwq = 0 
CCDLc_limit_alone = 222295 
WTRc_limit_alone = 1352628 
RTWc_limit_alone = 1291154 

Commands details: 
total_CMD = 9121352 
n_nop = 8275609 
Read = 303263 
Write = 0 
L2_Alloc = 0 
L2_WB = 51853 
n_act = 294836 
n_pre = 294820 
n_ref = 0 
n_req = 342463 
total_req = 355116 

Dual Bus Interface Util: 
issued_total_row = 589656 
issued_total_col = 355116 
Row_Bus_Util =  0.064646 
CoL_Bus_Util = 0.038932 
Either_Row_CoL_Bus_Util = 0.092721 
Issued_on_Two_Bus_Simul_Util = 0.010857 
issued_two_Eff = 0.117091 
queue_avg = 16.596716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8277933 n_act=294621 n_pre=294605 n_ref_event=0 n_req=341187 n_rd=302351 n_rd_L2_A=0 n_write=0 n_wr_bk=51658 bw_util=0.1552
n_activity=4221592 dram_eff=0.3354
bk0: 18743a 6416687i bk1: 18622a 6423941i bk2: 18552a 6412879i bk3: 18578a 6393460i bk4: 18770a 6398027i bk5: 18541a 6414787i bk6: 18782a 6387354i bk7: 18715a 6407039i bk8: 19693a 6299935i bk9: 18808a 6363719i bk10: 19700a 6256557i bk11: 19673a 6286765i bk12: 18752a 6366315i bk13: 18908a 6347783i bk14: 18815a 6394381i bk15: 18699a 6399479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136482
Row_Buffer_Locality_read = 0.136563
Row_Buffer_Locality_write = 0.135853
Bank_Level_Parallism = 10.996104
Bank_Level_Parallism_Col = 2.672214
Bank_Level_Parallism_Ready = 1.236221
write_to_read_ratio_blp_rw_average = 0.195265
GrpLevelPara = 2.203814 

BW Util details:
bwutil = 0.155244 
total_CMD = 9121352 
util_bw = 1416036 
Wasted_Col = 2432868 
Wasted_Row = 193240 
Idle = 5079208 

BW Util Bottlenecks: 
RCDc_limit = 4020998 
RCDWRc_limit = 277399 
WTRc_limit = 1393561 
RTWc_limit = 1340157 
CCDLc_limit = 318653 
rwq = 0 
CCDLc_limit_alone = 221475 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283784 

Commands details: 
total_CMD = 9121352 
n_nop = 8277933 
Read = 302351 
Write = 0 
L2_Alloc = 0 
L2_WB = 51658 
n_act = 294621 
n_pre = 294605 
n_ref = 0 
n_req = 341187 
total_req = 354009 

Dual Bus Interface Util: 
issued_total_row = 589226 
issued_total_col = 354009 
Row_Bus_Util =  0.064599 
CoL_Bus_Util = 0.038811 
Either_Row_CoL_Bus_Util = 0.092466 
Issued_on_Two_Bus_Simul_Util = 0.010943 
issued_two_Eff = 0.118347 
queue_avg = 16.392683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3927
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8278853 n_act=294479 n_pre=294463 n_ref_event=0 n_req=339606 n_rd=300962 n_rd_L2_A=0 n_write=0 n_wr_bk=51437 bw_util=0.1545
n_activity=4238937 dram_eff=0.3325
bk0: 18517a 6467104i bk1: 18714a 6461677i bk2: 18237a 6504980i bk3: 18482a 6485013i bk4: 18657a 6472087i bk5: 18880a 6440990i bk6: 18431a 6479653i bk7: 18553a 6461800i bk8: 18726a 6418520i bk9: 19145a 6394179i bk10: 19158a 6361185i bk11: 19133a 6369612i bk12: 19523a 6343636i bk13: 19593a 6329982i bk14: 18791a 6426667i bk15: 18422a 6469231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132883
Row_Buffer_Locality_read = 0.133123
Row_Buffer_Locality_write = 0.131016
Bank_Level_Parallism = 10.732597
Bank_Level_Parallism_Col = 2.637143
Bank_Level_Parallism_Ready = 1.231986
write_to_read_ratio_blp_rw_average = 0.190601
GrpLevelPara = 2.182446 

BW Util details:
bwutil = 0.154538 
total_CMD = 9121352 
util_bw = 1409596 
Wasted_Col = 2447969 
Wasted_Row = 197524 
Idle = 5066263 

BW Util Bottlenecks: 
RCDc_limit = 4033828 
RCDWRc_limit = 278234 
WTRc_limit = 1391390 
RTWc_limit = 1295219 
CCDLc_limit = 316392 
rwq = 0 
CCDLc_limit_alone = 221569 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240709 

Commands details: 
total_CMD = 9121352 
n_nop = 8278853 
Read = 300962 
Write = 0 
L2_Alloc = 0 
L2_WB = 51437 
n_act = 294479 
n_pre = 294463 
n_ref = 0 
n_req = 339606 
total_req = 352399 

Dual Bus Interface Util: 
issued_total_row = 588942 
issued_total_col = 352399 
Row_Bus_Util =  0.064567 
CoL_Bus_Util = 0.038635 
Either_Row_CoL_Bus_Util = 0.092366 
Issued_on_Two_Bus_Simul_Util = 0.010836 
issued_two_Eff = 0.117320 
queue_avg = 15.172993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8278040 n_act=293879 n_pre=293863 n_ref_event=0 n_req=341209 n_rd=302387 n_rd_L2_A=0 n_write=0 n_wr_bk=51641 bw_util=0.1553
n_activity=4231468 dram_eff=0.3347
bk0: 18644a 6406800i bk1: 18628a 6423430i bk2: 18838a 6413572i bk3: 18276a 6430168i bk4: 18935a 6373459i bk5: 18950a 6369941i bk6: 19157a 6342324i bk7: 18126a 6446865i bk8: 19166a 6345303i bk9: 18673a 6368639i bk10: 19356a 6303009i bk11: 19370a 6300872i bk12: 19456a 6287571i bk13: 19660a 6288484i bk14: 18884a 6371693i bk15: 18268a 6440741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138713
Row_Buffer_Locality_read = 0.138730
Row_Buffer_Locality_write = 0.138581
Bank_Level_Parallism = 11.005511
Bank_Level_Parallism_Col = 2.674497
Bank_Level_Parallism_Ready = 1.237851
write_to_read_ratio_blp_rw_average = 0.195704
GrpLevelPara = 2.206658 

BW Util details:
bwutil = 0.155252 
total_CMD = 9121352 
util_bw = 1416112 
Wasted_Col = 2428563 
Wasted_Row = 199646 
Idle = 5077031 

BW Util Bottlenecks: 
RCDc_limit = 4006318 
RCDWRc_limit = 277026 
WTRc_limit = 1392577 
RTWc_limit = 1345495 
CCDLc_limit = 320147 
rwq = 0 
CCDLc_limit_alone = 222700 
WTRc_limit_alone = 1352048 
RTWc_limit_alone = 1288577 

Commands details: 
total_CMD = 9121352 
n_nop = 8278040 
Read = 302387 
Write = 0 
L2_Alloc = 0 
L2_WB = 51641 
n_act = 293879 
n_pre = 293863 
n_ref = 0 
n_req = 341209 
total_req = 354028 

Dual Bus Interface Util: 
issued_total_row = 587742 
issued_total_col = 354028 
Row_Bus_Util =  0.064436 
CoL_Bus_Util = 0.038813 
Either_Row_CoL_Bus_Util = 0.092455 
Issued_on_Two_Bus_Simul_Util = 0.010794 
issued_two_Eff = 0.116752 
queue_avg = 16.796930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8277890 n_act=294638 n_pre=294622 n_ref_event=0 n_req=342671 n_rd=303981 n_rd_L2_A=0 n_write=0 n_wr_bk=51485 bw_util=0.1559
n_activity=4233907 dram_eff=0.3358
bk0: 18199a 6439555i bk1: 19068a 6326751i bk2: 18818a 6361978i bk3: 18921a 6356952i bk4: 18759a 6378775i bk5: 18436a 6406354i bk6: 18963a 6343587i bk7: 19003a 6330150i bk8: 19084a 6331674i bk9: 19631a 6258380i bk10: 19302a 6264232i bk11: 19855a 6238194i bk12: 19442a 6271768i bk13: 19249a 6299833i bk14: 18727a 6363566i bk15: 18524a 6405839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140172
Row_Buffer_Locality_read = 0.140361
Row_Buffer_Locality_write = 0.138692
Bank_Level_Parallism = 11.124813
Bank_Level_Parallism_Col = 2.685666
Bank_Level_Parallism_Ready = 1.237926
write_to_read_ratio_blp_rw_average = 0.197048
GrpLevelPara = 2.214956 

BW Util details:
bwutil = 0.155883 
total_CMD = 9121352 
util_bw = 1421864 
Wasted_Col = 2427407 
Wasted_Row = 200096 
Idle = 5071985 

BW Util Bottlenecks: 
RCDc_limit = 4011747 
RCDWRc_limit = 274976 
WTRc_limit = 1384709 
RTWc_limit = 1366117 
CCDLc_limit = 323384 
rwq = 0 
CCDLc_limit_alone = 224821 
WTRc_limit_alone = 1344260 
RTWc_limit_alone = 1308003 

Commands details: 
total_CMD = 9121352 
n_nop = 8277890 
Read = 303981 
Write = 0 
L2_Alloc = 0 
L2_WB = 51485 
n_act = 294638 
n_pre = 294622 
n_ref = 0 
n_req = 342671 
total_req = 355466 

Dual Bus Interface Util: 
issued_total_row = 589260 
issued_total_col = 355466 
Row_Bus_Util =  0.064602 
CoL_Bus_Util = 0.038971 
Either_Row_CoL_Bus_Util = 0.092471 
Issued_on_Two_Bus_Simul_Util = 0.011102 
issued_two_Eff = 0.120058 
queue_avg = 17.062988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8276366 n_act=294784 n_pre=294768 n_ref_event=0 n_req=344486 n_rd=305670 n_rd_L2_A=0 n_write=0 n_wr_bk=51746 bw_util=0.1567
n_activity=4227877 dram_eff=0.3382
bk0: 19159a 6284592i bk1: 18701a 6343576i bk2: 18864a 6319471i bk3: 18780a 6322275i bk4: 19209a 6311231i bk5: 19187a 6290830i bk6: 19085a 6316171i bk7: 18428a 6387455i bk8: 19101a 6295926i bk9: 19048a 6283164i bk10: 20322a 6173159i bk11: 19076a 6270330i bk12: 19567a 6215914i bk13: 19582a 6234989i bk14: 18586a 6335128i bk15: 18975a 6308647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144282
Row_Buffer_Locality_read = 0.144169
Row_Buffer_Locality_write = 0.145172
Bank_Level_Parallism = 11.312399
Bank_Level_Parallism_Col = 2.705099
Bank_Level_Parallism_Ready = 1.242678
write_to_read_ratio_blp_rw_average = 0.198652
GrpLevelPara = 2.227827 

BW Util details:
bwutil = 0.156738 
total_CMD = 9121352 
util_bw = 1429664 
Wasted_Col = 2415653 
Wasted_Row = 198223 
Idle = 5077812 

BW Util Bottlenecks: 
RCDc_limit = 3999985 
RCDWRc_limit = 272673 
WTRc_limit = 1381713 
RTWc_limit = 1383959 
CCDLc_limit = 325069 
rwq = 0 
CCDLc_limit_alone = 225137 
WTRc_limit_alone = 1341713 
RTWc_limit_alone = 1324027 

Commands details: 
total_CMD = 9121352 
n_nop = 8276366 
Read = 305670 
Write = 0 
L2_Alloc = 0 
L2_WB = 51746 
n_act = 294784 
n_pre = 294768 
n_ref = 0 
n_req = 344486 
total_req = 357416 

Dual Bus Interface Util: 
issued_total_row = 589552 
issued_total_col = 357416 
Row_Bus_Util =  0.064634 
CoL_Bus_Util = 0.039185 
Either_Row_CoL_Bus_Util = 0.092638 
Issued_on_Two_Bus_Simul_Util = 0.011181 
issued_two_Eff = 0.120691 
queue_avg = 17.826307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8278499 n_act=294477 n_pre=294461 n_ref_event=0 n_req=342843 n_rd=304032 n_rd_L2_A=0 n_write=0 n_wr_bk=51683 bw_util=0.156
n_activity=4227713 dram_eff=0.3366
bk0: 18583a 6398258i bk1: 18454a 6414082i bk2: 18828a 6377737i bk3: 18999a 6359304i bk4: 18589a 6402046i bk5: 18842a 6374085i bk6: 18854a 6364139i bk7: 18963a 6344325i bk8: 19683a 6277755i bk9: 18965a 6337384i bk10: 19270a 6305374i bk11: 19833a 6275925i bk12: 19446a 6286405i bk13: 19044a 6324712i bk14: 18885a 6356488i bk15: 18794a 6373164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141079
Row_Buffer_Locality_read = 0.140936
Row_Buffer_Locality_write = 0.142202
Bank_Level_Parallism = 11.091967
Bank_Level_Parallism_Col = 2.685527
Bank_Level_Parallism_Ready = 1.241461
write_to_read_ratio_blp_rw_average = 0.196181
GrpLevelPara = 2.210752 

BW Util details:
bwutil = 0.155992 
total_CMD = 9121352 
util_bw = 1422860 
Wasted_Col = 2424049 
Wasted_Row = 196874 
Idle = 5077569 

BW Util Bottlenecks: 
RCDc_limit = 4005598 
RCDWRc_limit = 274792 
WTRc_limit = 1384118 
RTWc_limit = 1351405 
CCDLc_limit = 324260 
rwq = 0 
CCDLc_limit_alone = 225627 
WTRc_limit_alone = 1343447 
RTWc_limit_alone = 1293443 

Commands details: 
total_CMD = 9121352 
n_nop = 8278499 
Read = 304032 
Write = 0 
L2_Alloc = 0 
L2_WB = 51683 
n_act = 294477 
n_pre = 294461 
n_ref = 0 
n_req = 342843 
total_req = 355715 

Dual Bus Interface Util: 
issued_total_row = 588938 
issued_total_col = 355715 
Row_Bus_Util =  0.064567 
CoL_Bus_Util = 0.038998 
Either_Row_CoL_Bus_Util = 0.092404 
Issued_on_Two_Bus_Simul_Util = 0.011161 
issued_two_Eff = 0.120780 
queue_avg = 16.853140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8531
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8284269 n_act=292385 n_pre=292369 n_ref_event=0 n_req=338292 n_rd=299622 n_rd_L2_A=0 n_write=0 n_wr_bk=51445 bw_util=0.154
n_activity=4220273 dram_eff=0.3327
bk0: 18660a 6445738i bk1: 18476a 6451127i bk2: 18433a 6468867i bk3: 18368a 6469605i bk4: 18941a 6416272i bk5: 18131a 6487642i bk6: 18274a 6460816i bk7: 18505a 6462220i bk8: 18927a 6396804i bk9: 19274a 6353094i bk10: 19412a 6316837i bk11: 18835a 6384890i bk12: 18882a 6377923i bk13: 19455a 6336044i bk14: 18523a 6431065i bk15: 18526a 6446928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135702
Row_Buffer_Locality_read = 0.135598
Row_Buffer_Locality_write = 0.136514
Bank_Level_Parallism = 10.828667
Bank_Level_Parallism_Col = 2.655462
Bank_Level_Parallism_Ready = 1.232540
write_to_read_ratio_blp_rw_average = 0.195298
GrpLevelPara = 2.192098 

BW Util details:
bwutil = 0.153954 
total_CMD = 9121352 
util_bw = 1404268 
Wasted_Col = 2429574 
Wasted_Row = 202526 
Idle = 5084984 

BW Util Bottlenecks: 
RCDc_limit = 3997163 
RCDWRc_limit = 277044 
WTRc_limit = 1377097 
RTWc_limit = 1328103 
CCDLc_limit = 314780 
rwq = 0 
CCDLc_limit_alone = 219544 
WTRc_limit_alone = 1337508 
RTWc_limit_alone = 1272456 

Commands details: 
total_CMD = 9121352 
n_nop = 8284269 
Read = 299622 
Write = 0 
L2_Alloc = 0 
L2_WB = 51445 
n_act = 292385 
n_pre = 292369 
n_ref = 0 
n_req = 338292 
total_req = 351067 

Dual Bus Interface Util: 
issued_total_row = 584754 
issued_total_col = 351067 
Row_Bus_Util =  0.064108 
CoL_Bus_Util = 0.038488 
Either_Row_CoL_Bus_Util = 0.091772 
Issued_on_Two_Bus_Simul_Util = 0.010825 
issued_two_Eff = 0.117955 
queue_avg = 15.882508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8825
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8278618 n_act=293812 n_pre=293796 n_ref_event=0 n_req=340366 n_rd=301510 n_rd_L2_A=0 n_write=0 n_wr_bk=51768 bw_util=0.1549
n_activity=4231237 dram_eff=0.334
bk0: 18537a 6462415i bk1: 18391a 6462643i bk2: 18389a 6454529i bk3: 18337a 6460412i bk4: 18303a 6475698i bk5: 19102a 6392650i bk6: 18916a 6388628i bk7: 18674a 6428263i bk8: 19310a 6363433i bk9: 18652a 6413541i bk10: 19834a 6291618i bk11: 19281a 6331810i bk12: 19155a 6322286i bk13: 19119a 6356053i bk14: 18941a 6377493i bk15: 18569a 6416298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136776
Row_Buffer_Locality_read = 0.136689
Row_Buffer_Locality_write = 0.137456
Bank_Level_Parallism = 10.879173
Bank_Level_Parallism_Col = 2.659870
Bank_Level_Parallism_Ready = 1.236160
write_to_read_ratio_blp_rw_average = 0.193816
GrpLevelPara = 2.196325 

BW Util details:
bwutil = 0.154924 
total_CMD = 9121352 
util_bw = 1413112 
Wasted_Col = 2433829 
Wasted_Row = 199151 
Idle = 5075260 

BW Util Bottlenecks: 
RCDc_limit = 4011848 
RCDWRc_limit = 277439 
WTRc_limit = 1392565 
RTWc_limit = 1320463 
CCDLc_limit = 318169 
rwq = 0 
CCDLc_limit_alone = 221476 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264629 

Commands details: 
total_CMD = 9121352 
n_nop = 8278618 
Read = 301510 
Write = 0 
L2_Alloc = 0 
L2_WB = 51768 
n_act = 293812 
n_pre = 293796 
n_ref = 0 
n_req = 340366 
total_req = 353278 

Dual Bus Interface Util: 
issued_total_row = 587608 
issued_total_col = 353278 
Row_Bus_Util =  0.064421 
CoL_Bus_Util = 0.038731 
Either_Row_CoL_Bus_Util = 0.092391 
Issued_on_Two_Bus_Simul_Util = 0.010761 
issued_two_Eff = 0.116469 
queue_avg = 16.027212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8283026 n_act=292743 n_pre=292727 n_ref_event=0 n_req=339257 n_rd=300569 n_rd_L2_A=0 n_write=0 n_wr_bk=51414 bw_util=0.1544
n_activity=4229011 dram_eff=0.3329
bk0: 18475a 6452715i bk1: 18408a 6459015i bk2: 18657a 6449243i bk3: 18613a 6434448i bk4: 18666a 6440327i bk5: 18594a 6450053i bk6: 18345a 6471332i bk7: 19234a 6362272i bk8: 18777a 6390317i bk9: 19157a 6374505i bk10: 18603a 6379291i bk11: 19405a 6317377i bk12: 19214a 6332851i bk13: 19111a 6349051i bk14: 18522a 6437335i bk15: 18788a 6423088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137108
Row_Buffer_Locality_read = 0.137160
Row_Buffer_Locality_write = 0.136709
Bank_Level_Parallism = 10.859952
Bank_Level_Parallism_Col = 2.656854
Bank_Level_Parallism_Ready = 1.234920
write_to_read_ratio_blp_rw_average = 0.193651
GrpLevelPara = 2.193906 

BW Util details:
bwutil = 0.154356 
total_CMD = 9121352 
util_bw = 1407932 
Wasted_Col = 2428848 
Wasted_Row = 205138 
Idle = 5079434 

BW Util Bottlenecks: 
RCDc_limit = 3997858 
RCDWRc_limit = 277600 
WTRc_limit = 1379418 
RTWc_limit = 1318767 
CCDLc_limit = 318327 
rwq = 0 
CCDLc_limit_alone = 222408 
WTRc_limit_alone = 1339489 
RTWc_limit_alone = 1262777 

Commands details: 
total_CMD = 9121352 
n_nop = 8283026 
Read = 300569 
Write = 0 
L2_Alloc = 0 
L2_WB = 51414 
n_act = 292743 
n_pre = 292727 
n_ref = 0 
n_req = 339257 
total_req = 351983 

Dual Bus Interface Util: 
issued_total_row = 585470 
issued_total_col = 351983 
Row_Bus_Util =  0.064187 
CoL_Bus_Util = 0.038589 
Either_Row_CoL_Bus_Util = 0.091908 
Issued_on_Two_Bus_Simul_Util = 0.010868 
issued_two_Eff = 0.118244 
queue_avg = 16.139977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.14
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8276401 n_act=295054 n_pre=295038 n_ref_event=0 n_req=342740 n_rd=303814 n_rd_L2_A=0 n_write=0 n_wr_bk=51849 bw_util=0.156
n_activity=4236821 dram_eff=0.3358
bk0: 18704a 6398401i bk1: 19008a 6355126i bk2: 18689a 6406083i bk3: 19033a 6372771i bk4: 18987a 6387515i bk5: 19217a 6356124i bk6: 18586a 6401632i bk7: 18733a 6401748i bk8: 18706a 6391035i bk9: 18858a 6362323i bk10: 19481a 6277173i bk11: 19492a 6272202i bk12: 19007a 6330116i bk13: 19568a 6277436i bk14: 18806a 6367801i bk15: 18939a 6343643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139132
Row_Buffer_Locality_read = 0.139029
Row_Buffer_Locality_write = 0.139932
Bank_Level_Parallism = 11.033737
Bank_Level_Parallism_Col = 2.676612
Bank_Level_Parallism_Ready = 1.235939
write_to_read_ratio_blp_rw_average = 0.196285
GrpLevelPara = 2.207055 

BW Util details:
bwutil = 0.155969 
total_CMD = 9121352 
util_bw = 1422652 
Wasted_Col = 2432190 
Wasted_Row = 198396 
Idle = 5068114 

BW Util Bottlenecks: 
RCDc_limit = 4018516 
RCDWRc_limit = 276976 
WTRc_limit = 1385764 
RTWc_limit = 1349070 
CCDLc_limit = 322466 
rwq = 0 
CCDLc_limit_alone = 225207 
WTRc_limit_alone = 1345870 
RTWc_limit_alone = 1291705 

Commands details: 
total_CMD = 9121352 
n_nop = 8276401 
Read = 303814 
Write = 0 
L2_Alloc = 0 
L2_WB = 51849 
n_act = 295054 
n_pre = 295038 
n_ref = 0 
n_req = 342740 
total_req = 355663 

Dual Bus Interface Util: 
issued_total_row = 590092 
issued_total_col = 355663 
Row_Bus_Util =  0.064693 
CoL_Bus_Util = 0.038992 
Either_Row_CoL_Bus_Util = 0.092634 
Issued_on_Two_Bus_Simul_Util = 0.011051 
issued_two_Eff = 0.119302 
queue_avg = 16.602812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6028
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9121352 n_nop=8276953 n_act=294215 n_pre=294199 n_ref_event=0 n_req=340702 n_rd=302200 n_rd_L2_A=0 n_write=0 n_wr_bk=51329 bw_util=0.155
n_activity=4225953 dram_eff=0.3346
bk0: 18683a 6434645i bk1: 19243a 6390880i bk2: 18261a 6459098i bk3: 18886a 6399705i bk4: 18078a 6469195i bk5: 18891a 6409977i bk6: 18503a 6442191i bk7: 19195a 6371852i bk8: 18930a 6388011i bk9: 19430a 6338854i bk10: 18509a 6404811i bk11: 19881a 6286752i bk12: 19254a 6346417i bk13: 19164a 6347310i bk14: 18535a 6456664i bk15: 18757a 6385732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136445
Row_Buffer_Locality_read = 0.136324
Row_Buffer_Locality_write = 0.137395
Bank_Level_Parallism = 10.889649
Bank_Level_Parallism_Col = 2.651726
Bank_Level_Parallism_Ready = 1.233586
write_to_read_ratio_blp_rw_average = 0.192965
GrpLevelPara = 2.194646 

BW Util details:
bwutil = 0.155034 
total_CMD = 9121352 
util_bw = 1414116 
Wasted_Col = 2438596 
Wasted_Row = 194987 
Idle = 5073653 

BW Util Bottlenecks: 
RCDc_limit = 4023045 
RCDWRc_limit = 275808 
WTRc_limit = 1390699 
RTWc_limit = 1314118 
CCDLc_limit = 317376 
rwq = 0 
CCDLc_limit_alone = 221780 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258815 

Commands details: 
total_CMD = 9121352 
n_nop = 8276953 
Read = 302200 
Write = 0 
L2_Alloc = 0 
L2_WB = 51329 
n_act = 294215 
n_pre = 294199 
n_ref = 0 
n_req = 340702 
total_req = 353529 

Dual Bus Interface Util: 
issued_total_row = 588414 
issued_total_col = 353529 
Row_Bus_Util =  0.064510 
CoL_Bus_Util = 0.038758 
Either_Row_CoL_Bus_Util = 0.092574 
Issued_on_Two_Bus_Simul_Util = 0.010694 
issued_two_Eff = 0.115519 
queue_avg = 16.108471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376348, Miss = 154601, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374678, Miss = 154853, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677824, Miss = 154907, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372062, Miss = 153632, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379067, Miss = 153160, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381555, Miss = 154034, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381350, Miss = 155556, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371298, Miss = 153067, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390914, Miss = 154403, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383890, Miss = 155799, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389965, Miss = 156997, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377970, Miss = 154876, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378198, Miss = 155223, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383205, Miss = 154983, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678075, Miss = 153151, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378239, Miss = 152656, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386066, Miss = 154497, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376061, Miss = 153237, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378860, Miss = 152375, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379776, Miss = 154406, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374405, Miss = 154078, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382965, Miss = 155953, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373849, Miss = 151857, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391884, Miss = 156557, Miss_rate = 0.399, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9718504
L2_total_cache_misses = 3704858
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5577973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9276613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441891
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=9718504
icnt_total_pkts_simt_to_mem=9718504
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9718504
Req_Network_cycles = 3556837
Req_Network_injected_packets_per_cycle =       2.7323 
Req_Network_conflicts_per_cycle =       1.7432
Req_Network_conflicts_per_cycle_util =       3.6292
Req_Bank_Level_Parallism =       5.6885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6108
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.9303

Reply_Network_injected_packets_num = 9718504
Reply_Network_cycles = 3556837
Reply_Network_injected_packets_per_cycle =        2.7323
Reply_Network_conflicts_per_cycle =        1.1667
Reply_Network_conflicts_per_cycle_util =       2.4223
Reply_Bank_Level_Parallism =       5.6730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1378
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0911
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 43 min, 39 sec (13419 sec)
gpgpu_simulation_rate = 4711 (inst/sec)
gpgpu_simulation_rate = 265 (cycle/sec)
gpgpu_silicon_slowdown = 5150943x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 24: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 24010
gpu_sim_insn = 9782
gpu_ipc =       0.4074
gpu_tot_sim_cycle = 3580847
gpu_tot_sim_insn = 63226752
gpu_tot_ipc =      17.6569
gpu_tot_issued_cta = 2359
gpu_occupancy = 6.0461% 
gpu_tot_occupancy = 62.7005% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0163
partiton_level_parallism_total  =       2.7141
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7163
L2_BW  =       0.7131 GB/Sec
L2_BW_total  =     118.5533 GB/Sec
gpu_total_sim_rate=4703

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343065, Miss = 285054, Miss_rate = 0.831, Pending_hits = 14878, Reservation_fails = 509001
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10355743
	L1D_total_cache_misses = 8484144
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457218
	L1D_total_cache_reservation_fails = 15001236
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7765993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457218
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9913831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811857
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2359, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279524544
gpgpu_n_tot_w_icount = 8735142
gpgpu_n_stall_shd_mem = 9299051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9276984
gpgpu_n_mem_write_global = 441912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12579701
gpgpu_n_store_insn = 600446
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4830208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368850
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930201
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736144	W0_Idle:28209332	W0_Scoreboard:181649178	W1:2778224	W2:1239455	W3:759088	W4:494044	W5:344485	W6:255782	W7:195316	W8:162105	W9:142689	W10:128057	W11:119185	W12:118025	W13:111487	W14:107257	W15:106178	W16:99041	W17:95124	W18:94004	W19:90294	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52007	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:680633
single_issue_nums: WS0:2193671	WS1:2175160	WS2:2166077	WS3:2200234	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64508344 {8:8063543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17676480 {40:441912,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48537640 {40:1213441,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322541720 {40:8063543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535296 {8:441912,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48537640 {40:1213441,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962543 	23377 	50505 	109565 	212009 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353380 	2183036 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603815 	175134 	88246 	56733 	6278819 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7756833 	1408950 	425872 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1467 	1319 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159519  1.159137  1.156119  1.160026  1.162482  1.155353  1.158874  1.161049  1.153214  1.166079  1.170223  1.166685  1.162042  1.162678  1.165027  1.165727 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154624  1.154160  1.158736  1.173674  1.156981  1.171180  1.173986  1.150599  1.149581  1.154974  1.151953 
dram[2]:  1.144423  1.152845  1.142794  1.142802  1.153571  1.152485  1.145831  1.152480  1.151153  1.165640  1.162019  1.166443  1.162453  1.159226  1.152103  1.143917 
dram[3]:  1.153893  1.164170  1.158142  1.144023  1.155759  1.165618  1.161796  1.145083  1.165696  1.158949  1.171095  1.181276  1.159455  1.178970  1.160828  1.150142 
dram[4]:  1.149251  1.167925  1.156313  1.160880  1.162506  1.149839  1.162351  1.161985  1.165492  1.176847  1.170685  1.174911  1.165403  1.160154  1.165693  1.156319 
dram[5]:  1.178653  1.161848  1.158865  1.157115  1.172848  1.172511  1.163588  1.152030  1.167163  1.161087  1.202339  1.170133  1.171205  1.176863  1.158784  1.170502 
dram[6]:  1.158398  1.156564  1.159650  1.161232  1.156838  1.165300  1.160733  1.161081  1.181140  1.160790  1.167371  1.182288  1.167295  1.162732  1.162590  1.162540 
dram[7]:  1.157107  1.160761  1.148948  1.144462  1.159760  1.152501  1.143683  1.152519  1.159361  1.169160  1.169424  1.155815  1.155052  1.173186  1.156651  1.152053 
dram[8]:  1.153084  1.158852  1.141586  1.150671  1.150806  1.160084  1.159297  1.152228  1.171200  1.154566  1.178153  1.173803  1.152988  1.163148  1.152808  1.160339 
dram[9]:  1.151492  1.152088  1.156252  1.154804  1.156669  1.157153  1.150326  1.165876  1.155227  1.171684  1.152824  1.169173  1.161120  1.159769  1.161997  1.165017 
dram[10]:  1.159048  1.157643  1.157753  1.162974  1.161605  1.170290  1.148803  1.157837  1.154742  1.156247  1.177224  1.180336  1.157101  1.166264  1.159132  1.157852 
dram[11]:  1.145834  1.165406  1.147537  1.156160  1.144773  1.152923  1.147867  1.162926  1.159542  1.168347  1.152185  1.188816  1.167300  1.154817  1.157583  1.154098 
average row locality = 4096029/3530099 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18723     18762     18781     18791     19156     18725     18602     18753     18743     19042     19535     19021     19226     19647     18753     19027 
dram[1]:     18744     18623     18553     18579     18771     18541     18783     18715     19693     18808     19702     19674     18752     18909     18816     18700 
dram[2]:     18518     18714     18237     18483     18657     18882     18434     18556     18726     19145     19158     19137     19524     19594     18792     18422 
dram[3]:     18644     18628     18839     18276     18935     18950     19158     18126     19168     18675     19358     19373     19456     19660     18884     18268 
dram[4]:     18201     19069     18819     18922     18760     18437     18964     19003     19084     19632     19302     19855     19443     19252     18727     18526 
dram[5]:     19160     18704     18864     18781     19209     19189     19086     18429     19101     19048     20322     19077     19570     19585     18586     18975 
dram[6]:     18586     18456     18830     18999     18589     18844     18854     18963     19686     18967     19272     19835     19446     19044     18885     18795 
dram[7]:     18661     18476     18434     18368     18942     18132     18274     18505     18927     19275     19413     18835     18883     19455     18523     18527 
dram[8]:     18538     18392     18390     18340     18303     19102     18916     18675     19312     18653     19834     19281     19155     19121     18941     18571 
dram[9]:     18476     18408     18657     18614     18666     18594     18345     19234     18778     19157     18603     19405     19215     19113     18524     18790 
dram[10]:     18705     19008     18690     19034     18991     19220     18587     18734     18707     18858     19481     19493     19009     19569     18807     18940 
dram[11]:     18684     19243     18261     18886     18080     18893     18503     19196     18931     19432     18509     19881     19254     19165     18535     18762 
total dram reads = 3630541
bank skew: 20322/18080 = 1.12
chip skew: 305686/299630 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3132      3238      3221      3391      3328      3358      3372      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3231      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3067      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3081      3224      3116      3134      3251      3238      3293      3320      3360      3333      3294      3266      3242 
dram[5]:      3220      3137      3044      3051      3181      3274      3144      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3229      3133      3175      3145      3312      3239      3337      3442      3321      3302      3289      3309 
dram[7]:      3147      3129      3075      3003      3266      3172      3054      3157      3243      3273      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3290      3336      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3289      3094      3158      3210      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619340
bank skew: 3479/2961 = 1.17
chip skew: 51855/51330 = 1.01
average mf latency per bank:
dram[0]:       1274      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1289      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1329      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1374      1500      1351      1493      1390      1482
dram[5]:       1540      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1382      1463      1330      1512      1331      1460      1400      1469      1366      1505      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1406
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8337108 n_act=294859 n_pre=294843 n_ref_event=0 n_req=342489 n_rd=303287 n_rd_L2_A=0 n_write=0 n_wr_bk=51855 bw_util=0.1547
n_activity=4230938 dram_eff=0.3358
bk0: 18723a 6452401i bk1: 18762a 6428819i bk2: 18781a 6444914i bk3: 18791a 6448430i bk4: 19156a 6417996i bk5: 18725a 6451695i bk6: 18602a 6483465i bk7: 18753a 6460894i bk8: 18743a 6438508i bk9: 19042a 6423663i bk10: 19535a 6363731i bk11: 19021a 6401549i bk12: 19226a 6362191i bk13: 19647a 6325181i bk14: 18753a 6444244i bk15: 19027a 6412278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139076
Row_Buffer_Locality_read = 0.138849
Row_Buffer_Locality_write = 0.140835
Bank_Level_Parallism = 11.026017
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236275
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154697 
total_CMD = 9182923 
util_bw = 1420568 
Wasted_Col = 2431687 
Wasted_Row = 196736 
Idle = 5133932 

BW Util Bottlenecks: 
RCDc_limit = 4015883 
RCDWRc_limit = 277337 
WTRc_limit = 1392901 
RTWc_limit = 1348749 
CCDLc_limit = 320100 
rwq = 0 
CCDLc_limit_alone = 222303 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291198 

Commands details: 
total_CMD = 9182923 
n_nop = 8337108 
Read = 303287 
Write = 0 
L2_Alloc = 0 
L2_WB = 51855 
n_act = 294859 
n_pre = 294843 
n_ref = 0 
n_req = 342489 
total_req = 355142 

Dual Bus Interface Util: 
issued_total_row = 589702 
issued_total_col = 355142 
Row_Bus_Util =  0.064217 
CoL_Bus_Util = 0.038674 
Either_Row_CoL_Bus_Util = 0.092107 
Issued_on_Two_Bus_Simul_Util = 0.010784 
issued_two_Eff = 0.117081 
queue_avg = 16.485447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8339462 n_act=294635 n_pre=294619 n_ref_event=0 n_req=341201 n_rd=302363 n_rd_L2_A=0 n_write=0 n_wr_bk=51660 bw_util=0.1542
n_activity=4222542 dram_eff=0.3354
bk0: 18744a 6478140i bk1: 18623a 6485461i bk2: 18553a 6474401i bk3: 18579a 6454981i bk4: 18771a 6459546i bk5: 18541a 6476355i bk6: 18783a 6448877i bk7: 18715a 6468610i bk8: 19693a 6361507i bk9: 18808a 6425291i bk10: 19702a 6318034i bk11: 19674a 6348289i bk12: 18752a 6427820i bk13: 18909a 6409306i bk14: 18816a 6455904i bk15: 18700a 6460999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136477
Row_Buffer_Locality_read = 0.136558
Row_Buffer_Locality_write = 0.135846
Bank_Level_Parallism = 10.994793
Bank_Level_Parallism_Col = 2.672079
Bank_Level_Parallism_Ready = 1.236213
write_to_read_ratio_blp_rw_average = 0.195263
GrpLevelPara = 2.203719 

BW Util details:
bwutil = 0.154209 
total_CMD = 9182923 
util_bw = 1416092 
Wasted_Col = 2433177 
Wasted_Row = 193445 
Idle = 5140209 

BW Util Bottlenecks: 
RCDc_limit = 4021278 
RCDWRc_limit = 277423 
WTRc_limit = 1393561 
RTWc_limit = 1340193 
CCDLc_limit = 318653 
rwq = 0 
CCDLc_limit_alone = 221475 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283820 

Commands details: 
total_CMD = 9182923 
n_nop = 8339462 
Read = 302363 
Write = 0 
L2_Alloc = 0 
L2_WB = 51660 
n_act = 294635 
n_pre = 294619 
n_ref = 0 
n_req = 341201 
total_req = 354023 

Dual Bus Interface Util: 
issued_total_row = 589254 
issued_total_col = 354023 
Row_Bus_Util =  0.064168 
CoL_Bus_Util = 0.038552 
Either_Row_CoL_Bus_Util = 0.091851 
Issued_on_Two_Bus_Simul_Util = 0.010870 
issued_two_Eff = 0.118341 
queue_avg = 16.282770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2828
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8340366 n_act=294499 n_pre=294483 n_ref_event=0 n_req=339626 n_rd=300979 n_rd_L2_A=0 n_write=0 n_wr_bk=51440 bw_util=0.1535
n_activity=4239982 dram_eff=0.3325
bk0: 18518a 6528558i bk1: 18714a 6523247i bk2: 18237a 6566551i bk3: 18483a 6546537i bk4: 18657a 6533660i bk5: 18882a 6502431i bk6: 18434a 6541048i bk7: 18556a 6523200i bk8: 18726a 6480086i bk9: 19145a 6455750i bk10: 19158a 6422758i bk11: 19137a 6430963i bk12: 19524a 6405152i bk13: 19594a 6391500i bk14: 18792a 6488111i bk15: 18422a 6530731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132876
Row_Buffer_Locality_read = 0.133116
Row_Buffer_Locality_write = 0.131006
Bank_Level_Parallism = 10.731054
Bank_Level_Parallism_Col = 2.636988
Bank_Level_Parallism_Ready = 1.231973
write_to_read_ratio_blp_rw_average = 0.190600
GrpLevelPara = 2.182327 

BW Util details:
bwutil = 0.153511 
total_CMD = 9182923 
util_bw = 1409676 
Wasted_Col = 2448352 
Wasted_Row = 197771 
Idle = 5127124 

BW Util Bottlenecks: 
RCDc_limit = 4034205 
RCDWRc_limit = 278272 
WTRc_limit = 1391390 
RTWc_limit = 1295273 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240757 

Commands details: 
total_CMD = 9182923 
n_nop = 8340366 
Read = 300979 
Write = 0 
L2_Alloc = 0 
L2_WB = 51440 
n_act = 294499 
n_pre = 294483 
n_ref = 0 
n_req = 339626 
total_req = 352419 

Dual Bus Interface Util: 
issued_total_row = 588982 
issued_total_col = 352419 
Row_Bus_Util =  0.064139 
CoL_Bus_Util = 0.038378 
Either_Row_CoL_Bus_Util = 0.091753 
Issued_on_Two_Bus_Simul_Util = 0.010764 
issued_two_Eff = 0.117314 
queue_avg = 15.071273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8339571 n_act=293892 n_pre=293876 n_ref_event=0 n_req=341223 n_rd=302398 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1542
n_activity=4232017 dram_eff=0.3346
bk0: 18644a 6468376i bk1: 18628a 6484938i bk2: 18839a 6475096i bk3: 18276a 6491740i bk4: 18935a 6434888i bk5: 18950a 6431509i bk6: 19158a 6403844i bk7: 18126a 6508434i bk8: 19168a 6406777i bk9: 18675a 6430087i bk10: 19358a 6364446i bk11: 19373a 6362341i bk12: 19456a 6349137i bk13: 19660a 6350053i bk14: 18884a 6433264i bk15: 18268a 6502315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138710
Row_Buffer_Locality_read = 0.138728
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.004690
Bank_Level_Parallism_Col = 2.674412
Bank_Level_Parallism_Ready = 1.237845
write_to_read_ratio_blp_rw_average = 0.195707
GrpLevelPara = 2.206598 

BW Util details:
bwutil = 0.154218 
total_CMD = 9182923 
util_bw = 1416168 
Wasted_Col = 2428789 
Wasted_Row = 199746 
Idle = 5138220 

BW Util Bottlenecks: 
RCDc_limit = 4006534 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320151 
rwq = 0 
CCDLc_limit_alone = 222702 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9182923 
n_nop = 8339571 
Read = 302398 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293892 
n_pre = 293876 
n_ref = 0 
n_req = 341223 
total_req = 354042 

Dual Bus Interface Util: 
issued_total_row = 587768 
issued_total_col = 354042 
Row_Bus_Util =  0.064007 
CoL_Bus_Util = 0.038554 
Either_Row_CoL_Bus_Util = 0.091839 
Issued_on_Two_Bus_Simul_Util = 0.010722 
issued_two_Eff = 0.116746 
queue_avg = 16.684315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8339400 n_act=294658 n_pre=294642 n_ref_event=0 n_req=342691 n_rd=303996 n_rd_L2_A=0 n_write=0 n_wr_bk=51491 bw_util=0.1548
n_activity=4235268 dram_eff=0.3357
bk0: 18201a 6501031i bk1: 19069a 6388274i bk2: 18819a 6423358i bk3: 18922a 6418394i bk4: 18760a 6440291i bk5: 18437a 6467872i bk6: 18964a 6405106i bk7: 19003a 6391717i bk8: 19084a 6393245i bk9: 19632a 6319829i bk10: 19302a 6325802i bk11: 19855a 6299700i bk12: 19443a 6333289i bk13: 19252a 6361259i bk14: 18727a 6425135i bk15: 18526a 6467319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140164
Row_Buffer_Locality_read = 0.140354
Row_Buffer_Locality_write = 0.138674
Bank_Level_Parallism = 11.122810
Bank_Level_Parallism_Col = 2.685479
Bank_Level_Parallism_Ready = 1.237912
write_to_read_ratio_blp_rw_average = 0.197058
GrpLevelPara = 2.214824 

BW Util details:
bwutil = 0.154847 
total_CMD = 9182923 
util_bw = 1421948 
Wasted_Col = 2427834 
Wasted_Row = 200446 
Idle = 5132695 

BW Util Bottlenecks: 
RCDc_limit = 4012099 
RCDWRc_limit = 275034 
WTRc_limit = 1384727 
RTWc_limit = 1366196 
CCDLc_limit = 323388 
rwq = 0 
CCDLc_limit_alone = 224823 
WTRc_limit_alone = 1344278 
RTWc_limit_alone = 1308080 

Commands details: 
total_CMD = 9182923 
n_nop = 8339400 
Read = 303996 
Write = 0 
L2_Alloc = 0 
L2_WB = 51491 
n_act = 294658 
n_pre = 294642 
n_ref = 0 
n_req = 342691 
total_req = 355487 

Dual Bus Interface Util: 
issued_total_row = 589300 
issued_total_col = 355487 
Row_Bus_Util =  0.064173 
CoL_Bus_Util = 0.038712 
Either_Row_CoL_Bus_Util = 0.091858 
Issued_on_Two_Bus_Simul_Util = 0.011027 
issued_two_Eff = 0.120049 
queue_avg = 16.948587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8337889 n_act=294800 n_pre=294784 n_ref_event=0 n_req=344504 n_rd=305686 n_rd_L2_A=0 n_write=0 n_wr_bk=51748 bw_util=0.1557
n_activity=4228664 dram_eff=0.3381
bk0: 19160a 6346118i bk1: 18704a 6404954i bk2: 18864a 6381039i bk3: 18781a 6383797i bk4: 19209a 6372733i bk5: 19189a 6352271i bk6: 19086a 6377651i bk7: 18429a 6448971i bk8: 19101a 6357492i bk9: 19048a 6344733i bk10: 20322a 6234732i bk11: 19077a 6331817i bk12: 19570a 6277391i bk13: 19585a 6296355i bk14: 18586a 6396698i bk15: 18975a 6370220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144280
Row_Buffer_Locality_read = 0.144168
Row_Buffer_Locality_write = 0.145165
Bank_Level_Parallism = 11.311305
Bank_Level_Parallism_Col = 2.705003
Bank_Level_Parallism_Ready = 1.242671
write_to_read_ratio_blp_rw_average = 0.198643
GrpLevelPara = 2.227749 

BW Util details:
bwutil = 0.155695 
total_CMD = 9182923 
util_bw = 1429736 
Wasted_Col = 2415925 
Wasted_Row = 198380 
Idle = 5138882 

BW Util Bottlenecks: 
RCDc_limit = 4000286 
RCDWRc_limit = 272694 
WTRc_limit = 1381788 
RTWc_limit = 1384016 
CCDLc_limit = 325081 
rwq = 0 
CCDLc_limit_alone = 225143 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324078 

Commands details: 
total_CMD = 9182923 
n_nop = 8337889 
Read = 305686 
Write = 0 
L2_Alloc = 0 
L2_WB = 51748 
n_act = 294800 
n_pre = 294784 
n_ref = 0 
n_req = 344504 
total_req = 357434 

Dual Bus Interface Util: 
issued_total_row = 589584 
issued_total_col = 357434 
Row_Bus_Util =  0.064204 
CoL_Bus_Util = 0.038924 
Either_Row_CoL_Bus_Util = 0.092022 
Issued_on_Two_Bus_Simul_Util = 0.011106 
issued_two_Eff = 0.120686 
queue_avg = 17.706793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7068
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8340008 n_act=294496 n_pre=294480 n_ref_event=0 n_req=342864 n_rd=304051 n_rd_L2_A=0 n_write=0 n_wr_bk=51688 bw_util=0.155
n_activity=4228683 dram_eff=0.3365
bk0: 18586a 6459549i bk1: 18456a 6475553i bk2: 18830a 6439168i bk3: 18999a 6420872i bk4: 18589a 6463615i bk5: 18844a 6435529i bk6: 18854a 6425709i bk7: 18963a 6405900i bk8: 19686a 6339185i bk9: 18967a 6398856i bk10: 19272a 6366789i bk11: 19835a 6337446i bk12: 19446a 6347974i bk13: 19044a 6386284i bk14: 18885a 6418061i bk15: 18795a 6434655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141076
Row_Buffer_Locality_read = 0.140934
Row_Buffer_Locality_write = 0.142195
Bank_Level_Parallism = 11.090593
Bank_Level_Parallism_Col = 2.685412
Bank_Level_Parallism_Ready = 1.241451
write_to_read_ratio_blp_rw_average = 0.196172
GrpLevelPara = 2.210674 

BW Util details:
bwutil = 0.154957 
total_CMD = 9182923 
util_bw = 1422956 
Wasted_Col = 2424370 
Wasted_Row = 197090 
Idle = 5138507 

BW Util Bottlenecks: 
RCDc_limit = 4005953 
RCDWRc_limit = 274808 
WTRc_limit = 1384214 
RTWc_limit = 1351443 
CCDLc_limit = 324274 
rwq = 0 
CCDLc_limit_alone = 225633 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293481 

Commands details: 
total_CMD = 9182923 
n_nop = 8340008 
Read = 304051 
Write = 0 
L2_Alloc = 0 
L2_WB = 51688 
n_act = 294496 
n_pre = 294480 
n_ref = 0 
n_req = 342864 
total_req = 355739 

Dual Bus Interface Util: 
issued_total_row = 588976 
issued_total_col = 355739 
Row_Bus_Util =  0.064138 
CoL_Bus_Util = 0.038739 
Either_Row_CoL_Bus_Util = 0.091792 
Issued_on_Two_Bus_Simul_Util = 0.011086 
issued_two_Eff = 0.120771 
queue_avg = 16.740162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7402
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8345812 n_act=292394 n_pre=292378 n_ref_event=0 n_req=338301 n_rd=299630 n_rd_L2_A=0 n_write=0 n_wr_bk=51447 bw_util=0.1529
n_activity=4220928 dram_eff=0.3327
bk0: 18661a 6507261i bk1: 18476a 6512697i bk2: 18434a 6530355i bk3: 18368a 6531176i bk4: 18942a 6477722i bk5: 18132a 6549163i bk6: 18274a 6522386i bk7: 18505a 6523792i bk8: 18927a 6458377i bk9: 19275a 6414617i bk10: 19413a 6378358i bk11: 18835a 6446460i bk12: 18883a 6439445i bk13: 19455a 6397613i bk14: 18523a 6492636i bk15: 18527a 6508450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135699
Row_Buffer_Locality_read = 0.135594
Row_Buffer_Locality_write = 0.136511
Bank_Level_Parallism = 10.827816
Bank_Level_Parallism_Col = 2.655381
Bank_Level_Parallism_Ready = 1.232534
write_to_read_ratio_blp_rw_average = 0.195293
GrpLevelPara = 2.192039 

BW Util details:
bwutil = 0.152926 
total_CMD = 9182923 
util_bw = 1404308 
Wasted_Col = 2429770 
Wasted_Row = 202670 
Idle = 5146175 

BW Util Bottlenecks: 
RCDc_limit = 3997345 
RCDWRc_limit = 277056 
WTRc_limit = 1377117 
RTWc_limit = 1328121 
CCDLc_limit = 314784 
rwq = 0 
CCDLc_limit_alone = 219546 
WTRc_limit_alone = 1337528 
RTWc_limit_alone = 1272472 

Commands details: 
total_CMD = 9182923 
n_nop = 8345812 
Read = 299630 
Write = 0 
L2_Alloc = 0 
L2_WB = 51447 
n_act = 292394 
n_pre = 292378 
n_ref = 0 
n_req = 338301 
total_req = 351077 

Dual Bus Interface Util: 
issued_total_row = 584772 
issued_total_col = 351077 
Row_Bus_Util =  0.063680 
CoL_Bus_Util = 0.038232 
Either_Row_CoL_Bus_Util = 0.091160 
Issued_on_Two_Bus_Simul_Util = 0.010752 
issued_two_Eff = 0.117951 
queue_avg = 15.776017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8340152 n_act=293823 n_pre=293807 n_ref_event=0 n_req=340381 n_rd=301524 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1539
n_activity=4232121 dram_eff=0.3339
bk0: 18538a 6523935i bk1: 18392a 6524146i bk2: 18390a 6516050i bk3: 18340a 6521885i bk4: 18303a 6537268i bk5: 19102a 6454221i bk6: 18916a 6450199i bk7: 18675a 6489787i bk8: 19312a 6424955i bk9: 18653a 6475062i bk10: 19834a 6353188i bk11: 19281a 6393382i bk12: 19155a 6383859i bk13: 19121a 6417528i bk14: 18941a 6439063i bk15: 18571a 6477819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136782
Row_Buffer_Locality_read = 0.136696
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.878089
Bank_Level_Parallism_Col = 2.659759
Bank_Level_Parallism_Ready = 1.236151
write_to_read_ratio_blp_rw_average = 0.193810
GrpLevelPara = 2.196245 

BW Util details:
bwutil = 0.153891 
total_CMD = 9182923 
util_bw = 1413172 
Wasted_Col = 2434080 
Wasted_Row = 199326 
Idle = 5136345 

BW Util Bottlenecks: 
RCDc_limit = 4012084 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318171 
rwq = 0 
CCDLc_limit_alone = 221478 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9182923 
n_nop = 8340152 
Read = 301524 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293823 
n_pre = 293807 
n_ref = 0 
n_req = 340381 
total_req = 353293 

Dual Bus Interface Util: 
issued_total_row = 587630 
issued_total_col = 353293 
Row_Bus_Util =  0.063992 
CoL_Bus_Util = 0.038473 
Either_Row_CoL_Bus_Util = 0.091776 
Issued_on_Two_Bus_Simul_Util = 0.010689 
issued_two_Eff = 0.116463 
queue_avg = 15.919750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9198
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8344567 n_act=292752 n_pre=292736 n_ref_event=0 n_req=339269 n_rd=300579 n_rd_L2_A=0 n_write=0 n_wr_bk=51416 bw_util=0.1533
n_activity=4229766 dram_eff=0.3329
bk0: 18476a 6514232i bk1: 18408a 6520581i bk2: 18657a 6510811i bk3: 18614a 6495970i bk4: 18666a 6501898i bk5: 18594a 6511625i bk6: 18345a 6532905i bk7: 19234a 6423848i bk8: 18778a 6451837i bk9: 19157a 6436009i bk10: 18603a 6440862i bk11: 19405a 6378950i bk12: 19215a 6394375i bk13: 19113a 6410569i bk14: 18524a 6498806i bk15: 18790a 6484606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137112
Row_Buffer_Locality_read = 0.137162
Row_Buffer_Locality_write = 0.136728
Bank_Level_Parallism = 10.859051
Bank_Level_Parallism_Col = 2.656773
Bank_Level_Parallism_Ready = 1.234912
write_to_read_ratio_blp_rw_average = 0.193648
GrpLevelPara = 2.193849 

BW Util details:
bwutil = 0.153326 
total_CMD = 9182923 
util_bw = 1407980 
Wasted_Col = 2429038 
Wasted_Row = 205302 
Idle = 5140603 

BW Util Bottlenecks: 
RCDc_limit = 3998042 
RCDWRc_limit = 277612 
WTRc_limit = 1379419 
RTWc_limit = 1318785 
CCDLc_limit = 318329 
rwq = 0 
CCDLc_limit_alone = 222410 
WTRc_limit_alone = 1339490 
RTWc_limit_alone = 1262795 

Commands details: 
total_CMD = 9182923 
n_nop = 8344567 
Read = 300579 
Write = 0 
L2_Alloc = 0 
L2_WB = 51416 
n_act = 292752 
n_pre = 292736 
n_ref = 0 
n_req = 339269 
total_req = 351995 

Dual Bus Interface Util: 
issued_total_row = 585488 
issued_total_col = 351995 
Row_Bus_Util =  0.063758 
CoL_Bus_Util = 0.038331 
Either_Row_CoL_Bus_Util = 0.091295 
Issued_on_Two_Bus_Simul_Util = 0.010795 
issued_two_Eff = 0.118240 
queue_avg = 16.031761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0318
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8337914 n_act=295072 n_pre=295056 n_ref_event=0 n_req=342762 n_rd=303833 n_rd_L2_A=0 n_write=0 n_wr_bk=51852 bw_util=0.1549
n_activity=4237875 dram_eff=0.3357
bk0: 18705a 6459924i bk1: 19008a 6416634i bk2: 18690a 6467605i bk3: 19034a 6434285i bk4: 18991a 6448923i bk5: 19220a 6417556i bk6: 18587a 6463151i bk7: 18734a 6463161i bk8: 18707a 6452602i bk9: 18858a 6423896i bk10: 19481a 6338747i bk11: 19493a 6333719i bk12: 19009a 6391590i bk13: 19569a 6338959i bk14: 18807a 6429324i bk15: 18940a 6405163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139134
Row_Buffer_Locality_read = 0.139034
Row_Buffer_Locality_write = 0.139921
Bank_Level_Parallism = 11.032212
Bank_Level_Parallism_Col = 2.676470
Bank_Level_Parallism_Ready = 1.235925
write_to_read_ratio_blp_rw_average = 0.196285
GrpLevelPara = 2.206943 

BW Util details:
bwutil = 0.154933 
total_CMD = 9182923 
util_bw = 1422740 
Wasted_Col = 2432546 
Wasted_Row = 198632 
Idle = 5129005 

BW Util Bottlenecks: 
RCDc_limit = 4018849 
RCDWRc_limit = 277013 
WTRc_limit = 1385782 
RTWc_limit = 1349148 
CCDLc_limit = 322478 
rwq = 0 
CCDLc_limit_alone = 225211 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291777 

Commands details: 
total_CMD = 9182923 
n_nop = 8337914 
Read = 303833 
Write = 0 
L2_Alloc = 0 
L2_WB = 51852 
n_act = 295072 
n_pre = 295056 
n_ref = 0 
n_req = 342762 
total_req = 355685 

Dual Bus Interface Util: 
issued_total_row = 590128 
issued_total_col = 355685 
Row_Bus_Util =  0.064264 
CoL_Bus_Util = 0.038733 
Either_Row_CoL_Bus_Util = 0.092020 
Issued_on_Two_Bus_Simul_Util = 0.010977 
issued_two_Eff = 0.119293 
queue_avg = 16.491501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4915
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9182923 n_nop=8338486 n_act=294226 n_pre=294210 n_ref_event=0 n_req=340718 n_rd=302215 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.154
n_activity=4226668 dram_eff=0.3346
bk0: 18684a 6496162i bk1: 19243a 6452448i bk2: 18261a 6520669i bk3: 18886a 6461278i bk4: 18080a 6530671i bk5: 18893a 6471498i bk6: 18503a 6503764i bk7: 19196a 6433425i bk8: 18931a 6449536i bk9: 19432a 6400297i bk10: 18509a 6466379i bk11: 19881a 6348322i bk12: 19254a 6407989i bk13: 19165a 6408735i bk14: 18535a 6518232i bk15: 18762a 6447200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136453
Row_Buffer_Locality_read = 0.136333
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.888790
Bank_Level_Parallism_Col = 2.651639
Bank_Level_Parallism_Ready = 1.233576
write_to_read_ratio_blp_rw_average = 0.192961
GrpLevelPara = 2.194579 

BW Util details:
bwutil = 0.154001 
total_CMD = 9182923 
util_bw = 1414180 
Wasted_Col = 2438799 
Wasted_Row = 195123 
Idle = 5134821 

BW Util Bottlenecks: 
RCDc_limit = 4023259 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317384 
rwq = 0 
CCDLc_limit_alone = 221786 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9182923 
n_nop = 8338486 
Read = 302215 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294226 
n_pre = 294210 
n_ref = 0 
n_req = 340718 
total_req = 353545 

Dual Bus Interface Util: 
issued_total_row = 588436 
issued_total_col = 353545 
Row_Bus_Util =  0.064079 
CoL_Bus_Util = 0.038500 
Either_Row_CoL_Bus_Util = 0.091957 
Issued_on_Two_Bus_Simul_Util = 0.010622 
issued_two_Eff = 0.115514 
queue_avg = 16.000473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376374, Miss = 154614, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374699, Miss = 154864, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677871, Miss = 154914, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372076, Miss = 153637, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379082, Miss = 153166, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381575, Miss = 154045, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381362, Miss = 155562, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371310, Miss = 153072, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390925, Miss = 154409, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383906, Miss = 155808, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389974, Miss = 157002, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377987, Miss = 154887, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378213, Miss = 155233, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383218, Miss = 154992, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678086, Miss = 153156, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378249, Miss = 152659, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386092, Miss = 154501, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376080, Miss = 153247, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378872, Miss = 152380, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379790, Miss = 154411, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374423, Miss = 154089, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382976, Miss = 155961, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373856, Miss = 151861, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391900, Miss = 156568, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9718896
L2_total_cache_misses = 3705038
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9276984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441912
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=9718896
icnt_total_pkts_simt_to_mem=9718896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9718896
Req_Network_cycles = 3580847
Req_Network_injected_packets_per_cycle =       2.7141 
Req_Network_conflicts_per_cycle =       1.7315
Req_Network_conflicts_per_cycle_util =       3.6284
Req_Bank_Level_Parallism =       5.6874
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5866
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.8972

Reply_Network_injected_packets_num = 9718896
Reply_Network_cycles = 3580847
Reply_Network_injected_packets_per_cycle =        2.7141
Reply_Network_conflicts_per_cycle =        1.1589
Reply_Network_conflicts_per_cycle_util =       2.4218
Reply_Bank_Level_Parallism =       5.6719
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1368
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0905
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 2 sec (13442 sec)
gpgpu_simulation_rate = 4703 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 5131578x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 25: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 19183
gpu_sim_insn = 7694
gpu_ipc =       0.4011
gpu_tot_sim_cycle = 3600030
gpu_tot_sim_insn = 63234446
gpu_tot_ipc =      17.5650
gpu_tot_issued_cta = 2360
gpu_occupancy = 3.9968% 
gpu_tot_occupancy = 62.6860% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0097
partiton_level_parallism_total  =       2.6997
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7158
L2_BW  =       0.4235 GB/Sec
L2_BW_total  =     117.9239 GB/Sec
gpu_total_sim_rate=4698

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337782, Miss = 277261, Miss_rate = 0.821, Pending_hits = 15163, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356019
	L1D_total_cache_misses = 8484309
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457252
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457252
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441917

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279540160
gpgpu_n_tot_w_icount = 8735630
gpgpu_n_stall_shd_mem = 9299147
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277165
gpgpu_n_mem_write_global = 441917
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12580284
gpgpu_n_store_insn = 600455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4832256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368926
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736209	W0_Idle:28251321	W0_Scoreboard:181663364	W1:2778386	W2:1239485	W3:759103	W4:494044	W5:344485	W6:255782	W7:195327	W8:162105	W9:142689	W10:128057	W11:119215	W12:118036	W13:111487	W14:107257	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:680837
single_issue_nums: WS0:2193967	WS1:2175256	WS2:2166125	WS3:2200282	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64509648 {8:8063706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17676680 {40:441917,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48538360 {40:1213459,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322548240 {40:8063706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535336 {8:441917,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48538360 {40:1213459,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962632 	23377 	50506 	109568 	212016 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353482 	2183120 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603833 	175134 	88246 	56733 	6278987 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7756997 	1408966 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1473 	1327 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155345  1.158874  1.161086  1.153206  1.166124  1.170223  1.166685  1.162034  1.162678  1.165027  1.165718 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173664  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144407  1.152845  1.142794  1.142802  1.153571  1.152485  1.145831  1.152480  1.151153  1.165640  1.162019  1.166443  1.162445  1.159226  1.152103  1.143917 
dram[3]:  1.153893  1.164170  1.158142  1.144023  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159446  1.178970  1.160828  1.150142 
dram[4]:  1.149243  1.167916  1.156313  1.160862  1.162506  1.149839  1.162333  1.161976  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165693  1.156310 
dram[5]:  1.178679  1.161839  1.158856  1.157098  1.172848  1.172511  1.163579  1.152030  1.167163  1.161087  1.202339  1.170133  1.171205  1.176863  1.158775  1.170502 
dram[6]:  1.158398  1.156564  1.159696  1.161224  1.156829  1.165300  1.160724  1.161081  1.181140  1.160790  1.167371  1.182288  1.167295  1.162723  1.162581  1.162540 
dram[7]:  1.157107  1.160752  1.148948  1.144462  1.159743  1.152493  1.143683  1.152511  1.159361  1.169151  1.169424  1.155815  1.155052  1.173186  1.156643  1.152100 
dram[8]:  1.153076  1.158844  1.141586  1.150671  1.150806  1.160084  1.159297  1.152228  1.171200  1.154566  1.178143  1.173803  1.152988  1.163148  1.152799  1.160339 
dram[9]:  1.151492  1.152088  1.156290  1.154842  1.156669  1.157153  1.150317  1.165858  1.155227  1.171674  1.152862  1.169173  1.161120  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162974  1.161605  1.170290  1.148803  1.157837  1.154742  1.156247  1.177224  1.180336  1.157092  1.166264  1.159132  1.157852 
dram[11]:  1.145827  1.165406  1.147537  1.156160  1.144773  1.152923  1.147867  1.162926  1.159542  1.168347  1.152176  1.188816  1.167300  1.154817  1.157583  1.154098 
average row locality = 4096129/3530184 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18726     18602     18755     18744     19044     19535     19021     19226     19647     18753     19028 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19694     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18520     18714     18237     18483     18657     18882     18434     18556     18726     19145     19158     19137     19525     19594     18792     18422 
dram[3]:     18644     18628     18839     18276     18935     18951     19158     18126     19169     18675     19359     19373     19457     19660     18884     18268 
dram[4]:     18202     19070     18819     18923     18760     18437     18965     19004     19084     19632     19303     19856     19445     19252     18727     18527 
dram[5]:     19164     18704     18865     18783     19209     19189     19086     18429     19101     19048     20322     19077     19570     19585     18587     18975 
dram[6]:     18586     18456     18832     19000     18590     18844     18854     18963     19686     18967     19272     19835     19446     19045     18885     18795 
dram[7]:     18661     18477     18434     18368     18944     18133     18274     18506     18927     19275     19413     18835     18883     19455     18524     18529 
dram[8]:     18539     18393     18390     18340     18303     19102     18916     18675     19312     18653     19835     19281     19155     19121     18942     18571 
dram[9]:     18476     18408     18660     18617     18666     18594     18346     19236     18778     19157     18605     19405     19215     19115     18525     18791 
dram[10]:     18705     19010     18690     19034     18991     19220     18587     18734     18707     18858     19481     19493     19010     19569     18807     18940 
dram[11]:     18685     19243     18261     18886     18080     18893     18503     19196     18931     19432     18510     19881     19254     19165     18535     18762 
total dram reads = 3630625
bank skew: 20322/18080 = 1.12
chip skew: 305694/299638 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3372      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3067      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3274      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3229      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3003      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3289      3094      3158      3210      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619360
bank skew: 3479/2961 = 1.17
chip skew: 51857/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1291      1265      1272      1269      1329      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1382      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8386263 n_act=294871 n_pre=294855 n_ref_event=0 n_req=342504 n_rd=303300 n_rd_L2_A=0 n_write=0 n_wr_bk=51857 bw_util=0.1539
n_activity=4231461 dram_eff=0.3357
bk0: 18725a 6501452i bk1: 18763a 6477962i bk2: 18784a 6493975i bk3: 18791a 6497618i bk4: 19156a 6467187i bk5: 18726a 6500838i bk6: 18602a 6532654i bk7: 18755a 6509948i bk8: 18744a 6487649i bk9: 19044a 6472798i bk10: 19535a 6412920i bk11: 19021a 6450743i bk12: 19226a 6411318i bk13: 19647a 6374375i bk14: 18753a 6493440i bk15: 19028a 6461425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139079
Row_Buffer_Locality_read = 0.138853
Row_Buffer_Locality_write = 0.140827
Bank_Level_Parallism = 11.025263
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153879 
total_CMD = 9232115 
util_bw = 1420628 
Wasted_Col = 2431866 
Wasted_Row = 196852 
Idle = 5182769 

BW Util Bottlenecks: 
RCDc_limit = 4016087 
RCDWRc_limit = 277356 
WTRc_limit = 1392901 
RTWc_limit = 1348793 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291242 

Commands details: 
total_CMD = 9232115 
n_nop = 8386263 
Read = 303300 
Write = 0 
L2_Alloc = 0 
L2_WB = 51857 
n_act = 294871 
n_pre = 294855 
n_ref = 0 
n_req = 342504 
total_req = 355157 

Dual Bus Interface Util: 
issued_total_row = 589726 
issued_total_col = 355157 
Row_Bus_Util =  0.063878 
CoL_Bus_Util = 0.038470 
Either_Row_CoL_Bus_Util = 0.091621 
Issued_on_Two_Bus_Simul_Util = 0.010727 
issued_two_Eff = 0.117078 
queue_avg = 16.397615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8388627 n_act=294643 n_pre=294627 n_ref_event=0 n_req=341211 n_rd=302372 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1534
n_activity=4223076 dram_eff=0.3353
bk0: 18744a 6527329i bk1: 18623a 6534652i bk2: 18553a 6523593i bk3: 18579a 6504174i bk4: 18771a 6508741i bk5: 18543a 6525420i bk6: 18784a 6498020i bk7: 18717a 6517690i bk8: 19694a 6410648i bk9: 18809a 6474479i bk10: 19702a 6367226i bk11: 19674a 6397481i bk12: 18752a 6477012i bk13: 18909a 6458499i bk14: 18817a 6505042i bk15: 18701a 6510143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136479
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.994066
Bank_Level_Parallism_Col = 2.672007
Bank_Level_Parallism_Ready = 1.236206
write_to_read_ratio_blp_rw_average = 0.195262
GrpLevelPara = 2.203669 

BW Util details:
bwutil = 0.153392 
total_CMD = 9232115 
util_bw = 1416136 
Wasted_Col = 2433335 
Wasted_Row = 193565 
Idle = 5189079 

BW Util Bottlenecks: 
RCDc_limit = 4021438 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9232115 
n_nop = 8388627 
Read = 302372 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294643 
n_pre = 294627 
n_ref = 0 
n_req = 341211 
total_req = 354034 

Dual Bus Interface Util: 
issued_total_row = 589270 
issued_total_col = 354034 
Row_Bus_Util =  0.063828 
CoL_Bus_Util = 0.038348 
Either_Row_CoL_Bus_Util = 0.091365 
Issued_on_Two_Bus_Simul_Util = 0.010812 
issued_two_Eff = 0.118337 
queue_avg = 16.196018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8389549 n_act=294502 n_pre=294486 n_ref_event=0 n_req=339629 n_rd=300982 n_rd_L2_A=0 n_write=0 n_wr_bk=51440 bw_util=0.1527
n_activity=4240288 dram_eff=0.3325
bk0: 18520a 6577653i bk1: 18714a 6572436i bk2: 18237a 6615742i bk3: 18483a 6595728i bk4: 18657a 6582852i bk5: 18882a 6551623i bk6: 18434a 6590240i bk7: 18556a 6572392i bk8: 18726a 6529279i bk9: 19145a 6504943i bk10: 19158a 6471951i bk11: 19137a 6480156i bk12: 19525a 6454296i bk13: 19594a 6440691i bk14: 18792a 6537303i bk15: 18422a 6579923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132874
Row_Buffer_Locality_read = 0.133114
Row_Buffer_Locality_write = 0.131006
Bank_Level_Parallism = 10.730700
Bank_Level_Parallism_Col = 2.636957
Bank_Level_Parallism_Ready = 1.231972
write_to_read_ratio_blp_rw_average = 0.190597
GrpLevelPara = 2.182305 

BW Util details:
bwutil = 0.152694 
total_CMD = 9232115 
util_bw = 1409688 
Wasted_Col = 2448424 
Wasted_Row = 197843 
Idle = 5176160 

BW Util Bottlenecks: 
RCDc_limit = 4034277 
RCDWRc_limit = 278272 
WTRc_limit = 1391390 
RTWc_limit = 1295273 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240757 

Commands details: 
total_CMD = 9232115 
n_nop = 8389549 
Read = 300982 
Write = 0 
L2_Alloc = 0 
L2_WB = 51440 
n_act = 294502 
n_pre = 294486 
n_ref = 0 
n_req = 339629 
total_req = 352422 

Dual Bus Interface Util: 
issued_total_row = 588988 
issued_total_col = 352422 
Row_Bus_Util =  0.063798 
CoL_Bus_Util = 0.038173 
Either_Row_CoL_Bus_Util = 0.091265 
Issued_on_Two_Bus_Simul_Util = 0.010707 
issued_two_Eff = 0.117313 
queue_avg = 14.990968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8388753 n_act=293895 n_pre=293879 n_ref_event=0 n_req=341227 n_rd=302402 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1534
n_activity=4232203 dram_eff=0.3346
bk0: 18644a 6517569i bk1: 18628a 6534131i bk2: 18839a 6524289i bk3: 18276a 6540933i bk4: 18935a 6484081i bk5: 18951a 6480653i bk6: 19158a 6453035i bk7: 18126a 6557625i bk8: 19169a 6455968i bk9: 18675a 6479279i bk10: 19359a 6413589i bk11: 19373a 6411531i bk12: 19457a 6398273i bk13: 19660a 6399242i bk14: 18884a 6482456i bk15: 18268a 6551508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.004425
Bank_Level_Parallism_Col = 2.674388
Bank_Level_Parallism_Ready = 1.237842
write_to_read_ratio_blp_rw_average = 0.195704
GrpLevelPara = 2.206581 

BW Util details:
bwutil = 0.153398 
total_CMD = 9232115 
util_bw = 1416184 
Wasted_Col = 2428845 
Wasted_Row = 199792 
Idle = 5187294 

BW Util Bottlenecks: 
RCDc_limit = 4006602 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320151 
rwq = 0 
CCDLc_limit_alone = 222702 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9232115 
n_nop = 8388753 
Read = 302402 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293895 
n_pre = 293879 
n_ref = 0 
n_req = 341227 
total_req = 354046 

Dual Bus Interface Util: 
issued_total_row = 587774 
issued_total_col = 354046 
Row_Bus_Util =  0.063666 
CoL_Bus_Util = 0.038349 
Either_Row_CoL_Bus_Util = 0.091351 
Issued_on_Two_Bus_Simul_Util = 0.010665 
issued_two_Eff = 0.116745 
queue_avg = 16.595415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8388547 n_act=294673 n_pre=294657 n_ref_event=0 n_req=342707 n_rd=304006 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.154
n_activity=4235837 dram_eff=0.3357
bk0: 18202a 6550174i bk1: 19070a 6437379i bk2: 18819a 6472549i bk3: 18923a 6467457i bk4: 18760a 6489482i bk5: 18437a 6517067i bk6: 18965a 6454156i bk7: 19004a 6440860i bk8: 19084a 6442437i bk9: 19632a 6368959i bk10: 19303a 6374943i bk11: 19856a 6348774i bk12: 19445a 6382291i bk13: 19252a 6410447i bk14: 18727a 6474324i bk15: 18527a 6516459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140352
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.122087
Bank_Level_Parallism_Col = 2.685419
Bank_Level_Parallism_Ready = 1.237910
write_to_read_ratio_blp_rw_average = 0.197074
GrpLevelPara = 2.214775 

BW Util details:
bwutil = 0.154029 
total_CMD = 9232115 
util_bw = 1422012 
Wasted_Col = 2428036 
Wasted_Row = 200542 
Idle = 5181525 

BW Util Bottlenecks: 
RCDc_limit = 4012277 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9232115 
n_nop = 8388547 
Read = 304006 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294673 
n_pre = 294657 
n_ref = 0 
n_req = 342707 
total_req = 355503 

Dual Bus Interface Util: 
issued_total_row = 589330 
issued_total_col = 355503 
Row_Bus_Util =  0.063835 
CoL_Bus_Util = 0.038507 
Either_Row_CoL_Bus_Util = 0.091373 
Issued_on_Two_Bus_Simul_Util = 0.010969 
issued_two_Eff = 0.120044 
queue_avg = 16.858294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8387053 n_act=294809 n_pre=294793 n_ref_event=0 n_req=344514 n_rd=305694 n_rd_L2_A=0 n_write=0 n_wr_bk=51750 bw_util=0.1549
n_activity=4229299 dram_eff=0.3381
bk0: 19164a 6395139i bk1: 18704a 6454076i bk2: 18865a 6430182i bk3: 18783a 6432890i bk4: 19209a 6421919i bk5: 19189a 6401459i bk6: 19086a 6426774i bk7: 18429a 6498162i bk8: 19101a 6406683i bk9: 19048a 6393924i bk10: 20322a 6283923i bk11: 19077a 6381008i bk12: 19570a 6326583i bk13: 19585a 6345548i bk14: 18587a 6445846i bk15: 18975a 6419417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144279
Row_Buffer_Locality_read = 0.144167
Row_Buffer_Locality_write = 0.145157
Bank_Level_Parallism = 11.310395
Bank_Level_Parallism_Col = 2.704917
Bank_Level_Parallism_Ready = 1.242664
write_to_read_ratio_blp_rw_average = 0.198647
GrpLevelPara = 2.227686 

BW Util details:
bwutil = 0.154870 
total_CMD = 9232115 
util_bw = 1429776 
Wasted_Col = 2416121 
Wasted_Row = 198531 
Idle = 5187687 

BW Util Bottlenecks: 
RCDc_limit = 4000450 
RCDWRc_limit = 272718 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325083 
rwq = 0 
CCDLc_limit_alone = 225143 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9232115 
n_nop = 8387053 
Read = 305694 
Write = 0 
L2_Alloc = 0 
L2_WB = 51750 
n_act = 294809 
n_pre = 294793 
n_ref = 0 
n_req = 344514 
total_req = 357444 

Dual Bus Interface Util: 
issued_total_row = 589602 
issued_total_col = 357444 
Row_Bus_Util =  0.063864 
CoL_Bus_Util = 0.038717 
Either_Row_CoL_Bus_Util = 0.091535 
Issued_on_Two_Bus_Simul_Util = 0.011047 
issued_two_Eff = 0.120682 
queue_avg = 17.612450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8389179 n_act=294502 n_pre=294486 n_ref_event=0 n_req=342871 n_rd=304056 n_rd_L2_A=0 n_write=0 n_wr_bk=51693 bw_util=0.1541
n_activity=4229047 dram_eff=0.3365
bk0: 18586a 6508743i bk1: 18456a 6524747i bk2: 18832a 6488312i bk3: 19000a 6470014i bk4: 18590a 6512752i bk5: 18844a 6484716i bk6: 18854a 6474826i bk7: 18963a 6455089i bk8: 19686a 6388376i bk9: 18967a 6448048i bk10: 19272a 6415983i bk11: 19835a 6386640i bk12: 19446a 6397169i bk13: 19045a 6435430i bk14: 18885a 6467148i bk15: 18795a 6483846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141076
Row_Buffer_Locality_read = 0.140935
Row_Buffer_Locality_write = 0.142187
Bank_Level_Parallism = 11.090117
Bank_Level_Parallism_Col = 2.685366
Bank_Level_Parallism_Ready = 1.241446
write_to_read_ratio_blp_rw_average = 0.196179
GrpLevelPara = 2.210638 

BW Util details:
bwutil = 0.154135 
total_CMD = 9232115 
util_bw = 1422996 
Wasted_Col = 2424477 
Wasted_Row = 197162 
Idle = 5187480 

BW Util Bottlenecks: 
RCDc_limit = 4006045 
RCDWRc_limit = 274828 
WTRc_limit = 1384214 
RTWc_limit = 1351489 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293525 

Commands details: 
total_CMD = 9232115 
n_nop = 8389179 
Read = 304056 
Write = 0 
L2_Alloc = 0 
L2_WB = 51693 
n_act = 294502 
n_pre = 294486 
n_ref = 0 
n_req = 342871 
total_req = 355749 

Dual Bus Interface Util: 
issued_total_row = 588988 
issued_total_col = 355749 
Row_Bus_Util =  0.063798 
CoL_Bus_Util = 0.038534 
Either_Row_CoL_Bus_Util = 0.091305 
Issued_on_Two_Bus_Simul_Util = 0.011027 
issued_two_Eff = 0.120770 
queue_avg = 16.650965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8394981 n_act=292402 n_pre=292386 n_ref_event=0 n_req=338310 n_rd=299638 n_rd_L2_A=0 n_write=0 n_wr_bk=51448 bw_util=0.1521
n_activity=4221406 dram_eff=0.3327
bk0: 18661a 6556453i bk1: 18477a 6561841i bk2: 18434a 6579545i bk3: 18368a 6580369i bk4: 18944a 6526814i bk5: 18133a 6598305i bk6: 18274a 6571576i bk7: 18506a 6572926i bk8: 18927a 6507566i bk9: 19275a 6463733i bk10: 19413a 6427547i bk11: 18835a 6495652i bk12: 18883a 6488639i bk13: 19455a 6446808i bk14: 18524a 6541747i bk15: 18529a 6557594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135698
Row_Buffer_Locality_read = 0.135594
Row_Buffer_Locality_write = 0.136507
Bank_Level_Parallism = 10.827217
Bank_Level_Parallism_Col = 2.655324
Bank_Level_Parallism_Ready = 1.232528
write_to_read_ratio_blp_rw_average = 0.195289
GrpLevelPara = 2.192003 

BW Util details:
bwutil = 0.152115 
total_CMD = 9232115 
util_bw = 1404344 
Wasted_Col = 2429918 
Wasted_Row = 202766 
Idle = 5195087 

BW Util Bottlenecks: 
RCDc_limit = 3997499 
RCDWRc_limit = 277064 
WTRc_limit = 1377135 
RTWc_limit = 1328147 
CCDLc_limit = 314786 
rwq = 0 
CCDLc_limit_alone = 219546 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272496 

Commands details: 
total_CMD = 9232115 
n_nop = 8394981 
Read = 299638 
Write = 0 
L2_Alloc = 0 
L2_WB = 51448 
n_act = 292402 
n_pre = 292386 
n_ref = 0 
n_req = 338310 
total_req = 351086 

Dual Bus Interface Util: 
issued_total_row = 584788 
issued_total_col = 351086 
Row_Bus_Util =  0.063343 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.090676 
Issued_on_Two_Bus_Simul_Util = 0.010695 
issued_two_Eff = 0.117950 
queue_avg = 15.691957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8389332 n_act=293827 n_pre=293811 n_ref_event=0 n_req=340385 n_rd=301528 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1531
n_activity=4232442 dram_eff=0.3339
bk0: 18539a 6573078i bk1: 18393a 6573289i bk2: 18390a 6565239i bk3: 18340a 6571075i bk4: 18303a 6586458i bk5: 19102a 6503413i bk6: 18916a 6499391i bk7: 18675a 6538979i bk8: 19312a 6474148i bk9: 18653a 6524255i bk10: 19835a 6402332i bk11: 19281a 6442574i bk12: 19155a 6433053i bk13: 19121a 6466722i bk14: 18942a 6488207i bk15: 18571a 6527010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136780
Row_Buffer_Locality_read = 0.136694
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.877701
Bank_Level_Parallism_Col = 2.659723
Bank_Level_Parallism_Ready = 1.236148
write_to_read_ratio_blp_rw_average = 0.193806
GrpLevelPara = 2.196220 

BW Util details:
bwutil = 0.153073 
total_CMD = 9232115 
util_bw = 1413188 
Wasted_Col = 2434163 
Wasted_Row = 199398 
Idle = 5185366 

BW Util Bottlenecks: 
RCDc_limit = 4012176 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318171 
rwq = 0 
CCDLc_limit_alone = 221478 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9232115 
n_nop = 8389332 
Read = 301528 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293827 
n_pre = 293811 
n_ref = 0 
n_req = 340385 
total_req = 353297 

Dual Bus Interface Util: 
issued_total_row = 587638 
issued_total_col = 353297 
Row_Bus_Util =  0.063652 
CoL_Bus_Util = 0.038268 
Either_Row_CoL_Bus_Util = 0.091288 
Issued_on_Two_Bus_Simul_Util = 0.010632 
issued_two_Eff = 0.116462 
queue_avg = 15.834924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8393716 n_act=292765 n_pre=292749 n_ref_event=0 n_req=339286 n_rd=300594 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1525
n_activity=4230303 dram_eff=0.3328
bk0: 18476a 6563426i bk1: 18408a 6569778i bk2: 18660a 6559906i bk3: 18617a 6545052i bk4: 18666a 6551089i bk5: 18594a 6560818i bk6: 18346a 6582050i bk7: 19236a 6472912i bk8: 18778a 6501028i bk9: 19157a 6485132i bk10: 18605a 6489896i bk11: 19405a 6428136i bk12: 19215a 6443563i bk13: 19115a 6459700i bk14: 18525a 6547946i bk15: 18791a 6533745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137117
Row_Buffer_Locality_read = 0.137168
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.858266
Bank_Level_Parallism_Col = 2.656677
Bank_Level_Parallism_Ready = 1.234902
write_to_read_ratio_blp_rw_average = 0.193648
GrpLevelPara = 2.193782 

BW Util details:
bwutil = 0.152516 
total_CMD = 9232115 
util_bw = 1408048 
Wasted_Col = 2429262 
Wasted_Row = 205385 
Idle = 5189420 

BW Util Bottlenecks: 
RCDc_limit = 3998267 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9232115 
n_nop = 8393716 
Read = 300594 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292765 
n_pre = 292749 
n_ref = 0 
n_req = 339286 
total_req = 352012 

Dual Bus Interface Util: 
issued_total_row = 585514 
issued_total_col = 352012 
Row_Bus_Util =  0.063421 
CoL_Bus_Util = 0.038129 
Either_Row_CoL_Bus_Util = 0.090813 
Issued_on_Two_Bus_Simul_Util = 0.010737 
issued_two_Eff = 0.118234 
queue_avg = 15.946354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8387099 n_act=295074 n_pre=295058 n_ref_event=0 n_req=342765 n_rd=303836 n_rd_L2_A=0 n_write=0 n_wr_bk=51852 bw_util=0.1541
n_activity=4238011 dram_eff=0.3357
bk0: 18705a 6509115i bk1: 19010a 6465778i bk2: 18690a 6516795i bk3: 19034a 6483476i bk4: 18991a 6498114i bk5: 19220a 6466747i bk6: 18587a 6512342i bk7: 18734a 6512354i bk8: 18707a 6501796i bk9: 18858a 6473090i bk10: 19481a 6387941i bk11: 19493a 6382913i bk12: 19010a 6440732i bk13: 19569a 6388150i bk14: 18807a 6478515i bk15: 18940a 6454354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139136
Row_Buffer_Locality_read = 0.139036
Row_Buffer_Locality_write = 0.139921
Bank_Level_Parallism = 11.032067
Bank_Level_Parallism_Col = 2.676457
Bank_Level_Parallism_Ready = 1.235923
write_to_read_ratio_blp_rw_average = 0.196283
GrpLevelPara = 2.206934 

BW Util details:
bwutil = 0.154109 
total_CMD = 9232115 
util_bw = 1422752 
Wasted_Col = 2432578 
Wasted_Row = 198656 
Idle = 5178129 

BW Util Bottlenecks: 
RCDc_limit = 4018893 
RCDWRc_limit = 277013 
WTRc_limit = 1385782 
RTWc_limit = 1349148 
CCDLc_limit = 322478 
rwq = 0 
CCDLc_limit_alone = 225211 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291777 

Commands details: 
total_CMD = 9232115 
n_nop = 8387099 
Read = 303836 
Write = 0 
L2_Alloc = 0 
L2_WB = 51852 
n_act = 295074 
n_pre = 295058 
n_ref = 0 
n_req = 342765 
total_req = 355688 

Dual Bus Interface Util: 
issued_total_row = 590132 
issued_total_col = 355688 
Row_Bus_Util =  0.063922 
CoL_Bus_Util = 0.038527 
Either_Row_CoL_Bus_Util = 0.091530 
Issued_on_Two_Bus_Simul_Util = 0.010919 
issued_two_Eff = 0.119292 
queue_avg = 16.403627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9232115 n_nop=8387672 n_act=294228 n_pre=294212 n_ref_event=0 n_req=340720 n_rd=302217 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1532
n_activity=4226872 dram_eff=0.3346
bk0: 18685a 6545305i bk1: 19243a 6501638i bk2: 18261a 6569860i bk3: 18886a 6510469i bk4: 18080a 6579863i bk5: 18893a 6520690i bk6: 18503a 6552956i bk7: 19196a 6482617i bk8: 18931a 6498729i bk9: 19432a 6449490i bk10: 18510a 6515524i bk11: 19881a 6397514i bk12: 19254a 6457181i bk13: 19165a 6457927i bk14: 18535a 6567424i bk15: 18762a 6496392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136452
Row_Buffer_Locality_read = 0.136332
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.888550
Bank_Level_Parallism_Col = 2.651618
Bank_Level_Parallism_Ready = 1.233575
write_to_read_ratio_blp_rw_average = 0.192959
GrpLevelPara = 2.194563 

BW Util details:
bwutil = 0.153181 
total_CMD = 9232115 
util_bw = 1414188 
Wasted_Col = 2438847 
Wasted_Row = 195171 
Idle = 5183909 

BW Util Bottlenecks: 
RCDc_limit = 4023307 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317384 
rwq = 0 
CCDLc_limit_alone = 221786 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9232115 
n_nop = 8387672 
Read = 302217 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294228 
n_pre = 294212 
n_ref = 0 
n_req = 340720 
total_req = 353547 

Dual Bus Interface Util: 
issued_total_row = 588440 
issued_total_col = 353547 
Row_Bus_Util =  0.063738 
CoL_Bus_Util = 0.038295 
Either_Row_CoL_Bus_Util = 0.091468 
Issued_on_Two_Bus_Simul_Util = 0.010566 
issued_two_Eff = 0.115513 
queue_avg = 15.915217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376387, Miss = 154620, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374708, Miss = 154871, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677878, Miss = 154917, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372084, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379091, Miss = 153169, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381578, Miss = 154045, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381368, Miss = 155565, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371314, Miss = 153073, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390932, Miss = 154414, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383917, Miss = 155813, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389983, Miss = 157008, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377994, Miss = 154889, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378219, Miss = 155236, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383224, Miss = 154994, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678102, Miss = 153159, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378255, Miss = 152664, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386104, Miss = 154504, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376087, Miss = 153248, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378882, Miss = 152387, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379802, Miss = 154419, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374427, Miss = 154090, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382981, Miss = 155963, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373861, Miss = 151863, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391904, Miss = 156568, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719082
L2_total_cache_misses = 3705122
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441917
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=9719082
icnt_total_pkts_simt_to_mem=9719082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719082
Req_Network_cycles = 3600030
Req_Network_injected_packets_per_cycle =       2.6997 
Req_Network_conflicts_per_cycle =       1.7223
Req_Network_conflicts_per_cycle_util =       3.6280
Req_Bank_Level_Parallism =       5.6869
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5675
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.8712

Reply_Network_injected_packets_num = 9719082
Reply_Network_cycles = 3600030
Reply_Network_injected_packets_per_cycle =        2.6997
Reply_Network_conflicts_per_cycle =        1.1527
Reply_Network_conflicts_per_cycle_util =       2.4216
Reply_Bank_Level_Parallism =       5.6714
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1361
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0900
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 19 sec (13459 sec)
gpgpu_simulation_rate = 4698 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 5112359x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 26: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 19608
gpu_sim_insn = 6810
gpu_ipc =       0.3473
gpu_tot_sim_cycle = 3619638
gpu_tot_sim_insn = 63241256
gpu_tot_ipc =      17.4717
gpu_tot_issued_cta = 2361
gpu_occupancy = 3.6070% 
gpu_tot_occupancy = 62.6710% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0052
partiton_level_parallism_total  =       2.6851
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7155
L2_BW  =       0.2250 GB/Sec
L2_BW_total  =     117.2863 GB/Sec
gpu_total_sim_rate=4692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356023, Miss = 294333, Miss_rate = 0.827, Pending_hits = 16100, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356151
	L1D_total_cache_misses = 8484373
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457268
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457268
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441928

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279555328
gpgpu_n_tot_w_icount = 8736104
gpgpu_n_stall_shd_mem = 9299181
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277255
gpgpu_n_mem_write_global = 441928
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12580697
gpgpu_n_store_insn = 600469
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4834304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736259	W0_Idle:28298903	W0_Scoreboard:181673686	W1:2778549	W2:1239511	W3:759118	W4:494055	W5:344515	W6:255782	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107257	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681029
single_issue_nums: WS0:2194297	WS1:2175304	WS2:2166173	WS3:2200330	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64510144 {8:8063768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677120 {40:441928,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48539480 {40:1213487,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322550720 {40:8063768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535424 {8:441928,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48539480 {40:1213487,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962673 	23377 	50506 	109568 	212016 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353545 	2183158 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603861 	175134 	88246 	56733 	6279060 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757098 	1408966 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1482 	1333 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155336  1.158874  1.161086  1.153206  1.166124  1.170223  1.166685  1.162034  1.162678  1.165027  1.165709 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144399  1.152845  1.142794  1.142802  1.153563  1.152485  1.145831  1.152480  1.151153  1.165631  1.162011  1.166443  1.162445  1.159226  1.152103  1.143917 
dram[3]:  1.153893  1.164170  1.158142  1.144015  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159446  1.178970  1.160828  1.150142 
dram[4]:  1.149235  1.167916  1.156313  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165693  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172511  1.163579  1.152030  1.167208  1.161087  1.202339  1.170133  1.171205  1.176853  1.158775  1.170502 
dram[6]:  1.158398  1.156564  1.159696  1.161224  1.156829  1.165291  1.160724  1.161081  1.181130  1.160790  1.167362  1.182288  1.167295  1.162723  1.162581  1.162540 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152493  1.143683  1.152511  1.159361  1.169151  1.169415  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153059  1.158844  1.141586  1.150671  1.150806  1.160084  1.159289  1.152228  1.171200  1.154566  1.178143  1.173803  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152088  1.156290  1.154842  1.156669  1.157153  1.150317  1.165858  1.155227  1.171674  1.152862  1.169173  1.161120  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162965  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159132  1.157852 
dram[11]:  1.145873  1.165406  1.147537  1.156160  1.144773  1.152923  1.147867  1.162926  1.159542  1.168347  1.152176  1.188816  1.167300  1.154817  1.157583  1.154098 
average row locality = 4096170/3530220 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18727     18602     18755     18744     19044     19535     19021     19226     19647     18753     19029 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18521     18714     18237     18483     18658     18882     18434     18556     18726     19146     19159     19137     19525     19594     18792     18422 
dram[3]:     18644     18628     18839     18277     18935     18951     19158     18126     19169     18675     19359     19373     19457     19660     18884     18268 
dram[4]:     18203     19070     18819     18923     18760     18437     18965     19006     19084     19632     19303     19856     19445     19252     18727     18527 
dram[5]:     19164     18705     18866     18783     19209     19189     19086     18429     19103     19048     20322     19077     19570     19586     18587     18975 
dram[6]:     18586     18456     18832     19000     18590     18845     18854     18963     19687     18967     19273     19835     19446     19045     18885     18795 
dram[7]:     18661     18477     18434     18370     18944     18133     18274     18506     18927     19275     19414     18835     18884     19456     18525     18529 
dram[8]:     18541     18393     18390     18340     18303     19102     18917     18675     19312     18653     19835     19281     19156     19122     18943     18572 
dram[9]:     18476     18408     18660     18617     18666     18594     18346     19236     18778     19157     18605     19405     19215     19115     18525     18791 
dram[10]:     18705     19010     18690     19035     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18807     18940 
dram[11]:     18687     19243     18261     18886     18080     18893     18503     19196     18931     19432     18510     19881     19254     19165     18535     18762 
total dram reads = 3630663
bank skew: 20322/18080 = 1.12
chip skew: 305699/299644 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3372      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3067      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3274      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3229      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619366
bank skew: 3479/2961 = 1.17
chip skew: 51857/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1291      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1382      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8436539 n_act=294873 n_pre=294857 n_ref_event=0 n_req=342506 n_rd=303302 n_rd_L2_A=0 n_write=0 n_wr_bk=51857 bw_util=0.153
n_activity=4231665 dram_eff=0.3357
bk0: 18725a 6551733i bk1: 18763a 6528244i bk2: 18784a 6544257i bk3: 18791a 6547900i bk4: 19156a 6517469i bk5: 18727a 6551071i bk6: 18602a 6582934i bk7: 18755a 6560229i bk8: 18744a 6537930i bk9: 19044a 6523080i bk10: 19535a 6463202i bk11: 19021a 6501026i bk12: 19226a 6461601i bk13: 19647a 6424658i bk14: 18753a 6543723i bk15: 19029a 6511659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139078
Row_Buffer_Locality_read = 0.138852
Row_Buffer_Locality_write = 0.140827
Bank_Level_Parallism = 11.025019
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153046 
total_CMD = 9282397 
util_bw = 1420636 
Wasted_Col = 2431914 
Wasted_Row = 196900 
Idle = 5232947 

BW Util Bottlenecks: 
RCDc_limit = 4016135 
RCDWRc_limit = 277356 
WTRc_limit = 1392901 
RTWc_limit = 1348793 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291242 

Commands details: 
total_CMD = 9282397 
n_nop = 8436539 
Read = 303302 
Write = 0 
L2_Alloc = 0 
L2_WB = 51857 
n_act = 294873 
n_pre = 294857 
n_ref = 0 
n_req = 342506 
total_req = 355159 

Dual Bus Interface Util: 
issued_total_row = 589730 
issued_total_col = 355159 
Row_Bus_Util =  0.063532 
CoL_Bus_Util = 0.038262 
Either_Row_CoL_Bus_Util = 0.091125 
Issued_on_Two_Bus_Simul_Util = 0.010669 
issued_two_Eff = 0.117078 
queue_avg = 16.308790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8438906 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1526
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6577611i bk1: 18623a 6584934i bk2: 18553a 6573876i bk3: 18579a 6554457i bk4: 18771a 6559024i bk5: 18543a 6575703i bk6: 18784a 6548303i bk7: 18717a 6567973i bk8: 19695a 6460882i bk9: 18809a 6524760i bk10: 19702a 6417507i bk11: 19674a 6447762i bk12: 18752a 6527293i bk13: 18909a 6508780i bk14: 18817a 6555323i bk15: 18701a 6560424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.152562 
total_CMD = 9282397 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5239309 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9282397 
n_nop = 8438906 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.063483 
CoL_Bus_Util = 0.038140 
Either_Row_CoL_Bus_Util = 0.090870 
Issued_on_Two_Bus_Simul_Util = 0.010753 
issued_two_Eff = 0.118337 
queue_avg = 16.108286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8439819 n_act=294506 n_pre=294490 n_ref_event=0 n_req=339633 n_rd=300986 n_rd_L2_A=0 n_write=0 n_wr_bk=51440 bw_util=0.1519
n_activity=4240696 dram_eff=0.3324
bk0: 18521a 6627886i bk1: 18714a 6622716i bk2: 18237a 6666024i bk3: 18483a 6646010i bk4: 18658a 6633086i bk5: 18882a 6601904i bk6: 18434a 6640523i bk7: 18556a 6622675i bk8: 18726a 6579563i bk9: 19146a 6555178i bk10: 19159a 6522184i bk11: 19137a 6530436i bk12: 19525a 6504577i bk13: 19594a 6490972i bk14: 18792a 6587585i bk15: 18422a 6630205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132873
Row_Buffer_Locality_read = 0.133113
Row_Buffer_Locality_write = 0.131006
Bank_Level_Parallism = 10.730228
Bank_Level_Parallism_Col = 2.636916
Bank_Level_Parallism_Ready = 1.231969
write_to_read_ratio_blp_rw_average = 0.190592
GrpLevelPara = 2.182275 

BW Util details:
bwutil = 0.151869 
total_CMD = 9282397 
util_bw = 1409704 
Wasted_Col = 2448520 
Wasted_Row = 197939 
Idle = 5226234 

BW Util Bottlenecks: 
RCDc_limit = 4034373 
RCDWRc_limit = 278272 
WTRc_limit = 1391390 
RTWc_limit = 1295273 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240757 

Commands details: 
total_CMD = 9282397 
n_nop = 8439819 
Read = 300986 
Write = 0 
L2_Alloc = 0 
L2_WB = 51440 
n_act = 294506 
n_pre = 294490 
n_ref = 0 
n_req = 339633 
total_req = 352426 

Dual Bus Interface Util: 
issued_total_row = 588996 
issued_total_col = 352426 
Row_Bus_Util =  0.063453 
CoL_Bus_Util = 0.037967 
Either_Row_CoL_Bus_Util = 0.090772 
Issued_on_Two_Bus_Simul_Util = 0.010649 
issued_two_Eff = 0.117311 
queue_avg = 14.909762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8439032 n_act=293896 n_pre=293880 n_ref_event=0 n_req=341228 n_rd=302403 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1526
n_activity=4232305 dram_eff=0.3346
bk0: 18644a 6567852i bk1: 18628a 6584414i bk2: 18839a 6574572i bk3: 18277a 6591167i bk4: 18935a 6534362i bk5: 18951a 6530934i bk6: 19158a 6503316i bk7: 18126a 6607906i bk8: 19169a 6506250i bk9: 18675a 6529561i bk10: 19359a 6463871i bk11: 19373a 6461813i bk12: 19457a 6448555i bk13: 19660a 6449524i bk14: 18884a 6532738i bk15: 18268a 6601790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.004304
Bank_Level_Parallism_Col = 2.674378
Bank_Level_Parallism_Ready = 1.237842
write_to_read_ratio_blp_rw_average = 0.195703
GrpLevelPara = 2.206574 

BW Util details:
bwutil = 0.152567 
total_CMD = 9282397 
util_bw = 1416188 
Wasted_Col = 2428869 
Wasted_Row = 199816 
Idle = 5237524 

BW Util Bottlenecks: 
RCDc_limit = 4006626 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320151 
rwq = 0 
CCDLc_limit_alone = 222702 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9282397 
n_nop = 8439032 
Read = 302403 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293896 
n_pre = 293880 
n_ref = 0 
n_req = 341228 
total_req = 354047 

Dual Bus Interface Util: 
issued_total_row = 587776 
issued_total_col = 354047 
Row_Bus_Util =  0.063322 
CoL_Bus_Util = 0.038142 
Either_Row_CoL_Bus_Util = 0.090856 
Issued_on_Two_Bus_Simul_Util = 0.010607 
issued_two_Eff = 0.116744 
queue_avg = 16.505520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8438822 n_act=294675 n_pre=294659 n_ref_event=0 n_req=342710 n_rd=304009 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1532
n_activity=4236063 dram_eff=0.3357
bk0: 18203a 6600408i bk1: 19070a 6487660i bk2: 18819a 6522831i bk3: 18923a 6517739i bk4: 18760a 6539764i bk5: 18437a 6567349i bk6: 18965a 6504438i bk7: 19006a 6491093i bk8: 19084a 6492717i bk9: 19632a 6419241i bk10: 19303a 6425225i bk11: 19856a 6399056i bk12: 19445a 6432573i bk13: 19252a 6460729i bk14: 18727a 6524607i bk15: 18527a 6566742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140162
Row_Buffer_Locality_read = 0.140354
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121839
Bank_Level_Parallism_Col = 2.685397
Bank_Level_Parallism_Ready = 1.237908
write_to_read_ratio_blp_rw_average = 0.197071
GrpLevelPara = 2.214759 

BW Util details:
bwutil = 0.153196 
total_CMD = 9282397 
util_bw = 1422024 
Wasted_Col = 2428084 
Wasted_Row = 200590 
Idle = 5231699 

BW Util Bottlenecks: 
RCDc_limit = 4012325 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9282397 
n_nop = 8438822 
Read = 304009 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294675 
n_pre = 294659 
n_ref = 0 
n_req = 342710 
total_req = 355506 

Dual Bus Interface Util: 
issued_total_row = 589334 
issued_total_col = 355506 
Row_Bus_Util =  0.063489 
CoL_Bus_Util = 0.038299 
Either_Row_CoL_Bus_Util = 0.090879 
Issued_on_Two_Bus_Simul_Util = 0.010909 
issued_two_Eff = 0.120043 
queue_avg = 16.766973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8437322 n_act=294813 n_pre=294797 n_ref_event=0 n_req=344519 n_rd=305699 n_rd_L2_A=0 n_write=0 n_wr_bk=51750 bw_util=0.154
n_activity=4229639 dram_eff=0.338
bk0: 19164a 6445422i bk1: 18705a 6504310i bk2: 18866a 6480407i bk3: 18783a 6483168i bk4: 19209a 6472199i bk5: 19189a 6451739i bk6: 19086a 6477054i bk7: 18429a 6548443i bk8: 19103a 6456917i bk9: 19048a 6444207i bk10: 20322a 6334206i bk11: 19077a 6431292i bk12: 19570a 6376867i bk13: 19586a 6395782i bk14: 18587a 6496128i bk15: 18975a 6469700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144279
Row_Buffer_Locality_read = 0.144168
Row_Buffer_Locality_write = 0.145157
Bank_Level_Parallism = 11.309997
Bank_Level_Parallism_Col = 2.704882
Bank_Level_Parallism_Ready = 1.242661
write_to_read_ratio_blp_rw_average = 0.198643
GrpLevelPara = 2.227662 

BW Util details:
bwutil = 0.154033 
total_CMD = 9282397 
util_bw = 1429796 
Wasted_Col = 2416201 
Wasted_Row = 198603 
Idle = 5237797 

BW Util Bottlenecks: 
RCDc_limit = 4000542 
RCDWRc_limit = 272718 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325083 
rwq = 0 
CCDLc_limit_alone = 225143 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9282397 
n_nop = 8437322 
Read = 305699 
Write = 0 
L2_Alloc = 0 
L2_WB = 51750 
n_act = 294813 
n_pre = 294797 
n_ref = 0 
n_req = 344519 
total_req = 357449 

Dual Bus Interface Util: 
issued_total_row = 589610 
issued_total_col = 357449 
Row_Bus_Util =  0.063519 
CoL_Bus_Util = 0.038508 
Either_Row_CoL_Bus_Util = 0.091041 
Issued_on_Two_Bus_Simul_Util = 0.010987 
issued_two_Eff = 0.120680 
queue_avg = 17.517044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.517
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8439452 n_act=294505 n_pre=294489 n_ref_event=0 n_req=342874 n_rd=304059 n_rd_L2_A=0 n_write=0 n_wr_bk=51693 bw_util=0.1533
n_activity=4229353 dram_eff=0.3365
bk0: 18586a 6559025i bk1: 18456a 6575029i bk2: 18832a 6538595i bk3: 19000a 6520297i bk4: 18590a 6563035i bk5: 18845a 6534950i bk6: 18854a 6525108i bk7: 18963a 6505372i bk8: 19687a 6438610i bk9: 18967a 6498329i bk10: 19273a 6466216i bk11: 19835a 6436920i bk12: 19446a 6447450i bk13: 19045a 6485711i bk14: 18885a 6517429i bk15: 18795a 6534128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141075
Row_Buffer_Locality_read = 0.140933
Row_Buffer_Locality_write = 0.142187
Bank_Level_Parallism = 11.089748
Bank_Level_Parallism_Col = 2.685334
Bank_Level_Parallism_Ready = 1.241444
write_to_read_ratio_blp_rw_average = 0.196175
GrpLevelPara = 2.210615 

BW Util details:
bwutil = 0.153302 
total_CMD = 9282397 
util_bw = 1423008 
Wasted_Col = 2424549 
Wasted_Row = 197234 
Idle = 5237606 

BW Util Bottlenecks: 
RCDc_limit = 4006117 
RCDWRc_limit = 274828 
WTRc_limit = 1384214 
RTWc_limit = 1351489 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293525 

Commands details: 
total_CMD = 9282397 
n_nop = 8439452 
Read = 304059 
Write = 0 
L2_Alloc = 0 
L2_WB = 51693 
n_act = 294505 
n_pre = 294489 
n_ref = 0 
n_req = 342874 
total_req = 355752 

Dual Bus Interface Util: 
issued_total_row = 588994 
issued_total_col = 355752 
Row_Bus_Util =  0.063453 
CoL_Bus_Util = 0.038325 
Either_Row_CoL_Bus_Util = 0.090811 
Issued_on_Two_Bus_Simul_Util = 0.010967 
issued_two_Eff = 0.120768 
queue_avg = 16.560768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8445241 n_act=292408 n_pre=292392 n_ref_event=0 n_req=338317 n_rd=299644 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.1513
n_activity=4221950 dram_eff=0.3326
bk0: 18661a 6606735i bk1: 18477a 6612123i bk2: 18434a 6629827i bk3: 18370a 6630517i bk4: 18944a 6577092i bk5: 18133a 6648584i bk6: 18274a 6621856i bk7: 18506a 6623207i bk8: 18927a 6557848i bk9: 19275a 6514017i bk10: 19414a 6477784i bk11: 18835a 6545936i bk12: 18884a 6538875i bk13: 19456a 6497041i bk14: 18525a 6591979i bk15: 18529a 6607874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135698
Row_Buffer_Locality_read = 0.135594
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826530
Bank_Level_Parallism_Col = 2.655257
Bank_Level_Parallism_Ready = 1.232522
write_to_read_ratio_blp_rw_average = 0.195293
GrpLevelPara = 2.191955 

BW Util details:
bwutil = 0.151295 
total_CMD = 9282397 
util_bw = 1404384 
Wasted_Col = 2430062 
Wasted_Row = 202886 
Idle = 5245065 

BW Util Bottlenecks: 
RCDc_limit = 3997619 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9282397 
n_nop = 8445241 
Read = 299644 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292408 
n_pre = 292392 
n_ref = 0 
n_req = 338317 
total_req = 351096 

Dual Bus Interface Util: 
issued_total_row = 584800 
issued_total_col = 351096 
Row_Bus_Util =  0.063001 
CoL_Bus_Util = 0.037824 
Either_Row_CoL_Bus_Util = 0.090187 
Issued_on_Two_Bus_Simul_Util = 0.010637 
issued_two_Eff = 0.117947 
queue_avg = 15.606955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.607
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8439593 n_act=293834 n_pre=293818 n_ref_event=0 n_req=340392 n_rd=301535 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1522
n_activity=4233069 dram_eff=0.3339
bk0: 18541a 6623261i bk1: 18393a 6623567i bk2: 18390a 6615519i bk3: 18340a 6621355i bk4: 18303a 6636739i bk5: 19102a 6553695i bk6: 18917a 6549624i bk7: 18675a 6589259i bk8: 19312a 6524430i bk9: 18653a 6574538i bk10: 19835a 6452616i bk11: 19281a 6492858i bk12: 19156a 6483289i bk13: 19122a 6516957i bk14: 18943a 6538441i bk15: 18572a 6577243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136778
Row_Buffer_Locality_read = 0.136691
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876952
Bank_Level_Parallism_Col = 2.659656
Bank_Level_Parallism_Ready = 1.236144
write_to_read_ratio_blp_rw_average = 0.193798
GrpLevelPara = 2.196170 

BW Util details:
bwutil = 0.152247 
total_CMD = 9282397 
util_bw = 1413216 
Wasted_Col = 2434318 
Wasted_Row = 199542 
Idle = 5235321 

BW Util Bottlenecks: 
RCDc_limit = 4012340 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9282397 
n_nop = 8439593 
Read = 301535 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293834 
n_pre = 293818 
n_ref = 0 
n_req = 340392 
total_req = 353304 

Dual Bus Interface Util: 
issued_total_row = 587652 
issued_total_col = 353304 
Row_Bus_Util =  0.063308 
CoL_Bus_Util = 0.038062 
Either_Row_CoL_Bus_Util = 0.090796 
Issued_on_Two_Bus_Simul_Util = 0.010574 
issued_two_Eff = 0.116459 
queue_avg = 15.749147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8443998 n_act=292765 n_pre=292749 n_ref_event=0 n_req=339286 n_rd=300594 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1517
n_activity=4230303 dram_eff=0.3328
bk0: 18476a 6613708i bk1: 18408a 6620060i bk2: 18660a 6610188i bk3: 18617a 6595334i bk4: 18666a 6601371i bk5: 18594a 6611100i bk6: 18346a 6632332i bk7: 19236a 6523194i bk8: 18778a 6551310i bk9: 19157a 6535414i bk10: 18605a 6540178i bk11: 19405a 6478418i bk12: 19215a 6493845i bk13: 19115a 6509982i bk14: 18525a 6598228i bk15: 18791a 6584027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137117
Row_Buffer_Locality_read = 0.137168
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.858266
Bank_Level_Parallism_Col = 2.656677
Bank_Level_Parallism_Ready = 1.234902
write_to_read_ratio_blp_rw_average = 0.193648
GrpLevelPara = 2.193782 

BW Util details:
bwutil = 0.151690 
total_CMD = 9282397 
util_bw = 1408048 
Wasted_Col = 2429262 
Wasted_Row = 205385 
Idle = 5239702 

BW Util Bottlenecks: 
RCDc_limit = 3998267 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9282397 
n_nop = 8443998 
Read = 300594 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292765 
n_pre = 292749 
n_ref = 0 
n_req = 339286 
total_req = 352012 

Dual Bus Interface Util: 
issued_total_row = 585514 
issued_total_col = 352012 
Row_Bus_Util =  0.063078 
CoL_Bus_Util = 0.037923 
Either_Row_CoL_Bus_Util = 0.090321 
Issued_on_Two_Bus_Simul_Util = 0.010679 
issued_two_Eff = 0.118234 
queue_avg = 15.859974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.86
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8437366 n_act=295079 n_pre=295063 n_ref_event=0 n_req=342771 n_rd=303840 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1533
n_activity=4238273 dram_eff=0.3357
bk0: 18705a 6559398i bk1: 19010a 6516061i bk2: 18690a 6567079i bk3: 19035a 6533703i bk4: 18991a 6548395i bk5: 19220a 6516954i bk6: 18587a 6562622i bk7: 18734a 6562636i bk8: 18707a 6552010i bk9: 18858a 6523372i bk10: 19482a 6438175i bk11: 19495a 6433144i bk12: 19010a 6491011i bk13: 19569a 6438431i bk14: 18807a 6528797i bk15: 18940a 6504637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139137
Row_Buffer_Locality_read = 0.139037
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031718
Bank_Level_Parallism_Col = 2.676420
Bank_Level_Parallism_Ready = 1.235919
write_to_read_ratio_blp_rw_average = 0.196293
GrpLevelPara = 2.206907 

BW Util details:
bwutil = 0.153277 
total_CMD = 9282397 
util_bw = 1422776 
Wasted_Col = 2432670 
Wasted_Row = 198704 
Idle = 5228247 

BW Util Bottlenecks: 
RCDc_limit = 4018961 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9282397 
n_nop = 8437366 
Read = 303840 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295079 
n_pre = 295063 
n_ref = 0 
n_req = 342771 
total_req = 355694 

Dual Bus Interface Util: 
issued_total_row = 590142 
issued_total_col = 355694 
Row_Bus_Util =  0.063576 
CoL_Bus_Util = 0.038319 
Either_Row_CoL_Bus_Util = 0.091036 
Issued_on_Two_Bus_Simul_Util = 0.010860 
issued_two_Eff = 0.119291 
queue_avg = 16.314770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3148
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9282397 n_nop=8437950 n_act=294229 n_pre=294213 n_ref_event=0 n_req=340722 n_rd=302219 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1524
n_activity=4226996 dram_eff=0.3346
bk0: 18687a 6595539i bk1: 19243a 6551919i bk2: 18261a 6620141i bk3: 18886a 6560750i bk4: 18080a 6630144i bk5: 18893a 6570971i bk6: 18503a 6603238i bk7: 19196a 6532899i bk8: 18931a 6549011i bk9: 19432a 6499772i bk10: 18510a 6565806i bk11: 19881a 6447796i bk12: 19254a 6507464i bk13: 19165a 6508210i bk14: 18535a 6617707i bk15: 18762a 6546675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136454
Row_Buffer_Locality_read = 0.136335
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.888427
Bank_Level_Parallism_Col = 2.651608
Bank_Level_Parallism_Ready = 1.233574
write_to_read_ratio_blp_rw_average = 0.192957
GrpLevelPara = 2.194556 

BW Util details:
bwutil = 0.152352 
total_CMD = 9282397 
util_bw = 1414196 
Wasted_Col = 2438871 
Wasted_Row = 195195 
Idle = 5234135 

BW Util Bottlenecks: 
RCDc_limit = 4023331 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317384 
rwq = 0 
CCDLc_limit_alone = 221786 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9282397 
n_nop = 8437950 
Read = 302219 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294229 
n_pre = 294213 
n_ref = 0 
n_req = 340722 
total_req = 353549 

Dual Bus Interface Util: 
issued_total_row = 588442 
issued_total_col = 353549 
Row_Bus_Util =  0.063393 
CoL_Bus_Util = 0.038088 
Either_Row_CoL_Bus_Util = 0.090973 
Issued_on_Two_Bus_Simul_Util = 0.010508 
issued_two_Eff = 0.115512 
queue_avg = 15.829006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376389, Miss = 154620, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374712, Miss = 154873, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677895, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372084, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379098, Miss = 153172, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381580, Miss = 154046, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381369, Miss = 155565, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371317, Miss = 153074, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390936, Miss = 154415, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383920, Miss = 155815, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389987, Miss = 157011, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 377999, Miss = 154891, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378222, Miss = 155238, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383226, Miss = 154995, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678108, Miss = 153162, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378259, Miss = 152667, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386123, Miss = 154509, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376092, Miss = 153250, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378884, Miss = 152387, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379802, Miss = 154419, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374429, Miss = 154091, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382984, Miss = 155966, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373863, Miss = 151865, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391905, Miss = 156568, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719183
L2_total_cache_misses = 3705160
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441928
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=9719183
icnt_total_pkts_simt_to_mem=9719183
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719183
Req_Network_cycles = 3619638
Req_Network_injected_packets_per_cycle =       2.6851 
Req_Network_conflicts_per_cycle =       1.7130
Req_Network_conflicts_per_cycle_util =       3.6278
Req_Bank_Level_Parallism =       5.6866
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5482
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.8448

Reply_Network_injected_packets_num = 9719183
Reply_Network_cycles = 3619638
Reply_Network_injected_packets_per_cycle =        2.6851
Reply_Network_conflicts_per_cycle =        1.1465
Reply_Network_conflicts_per_cycle_util =       2.4215
Reply_Bank_Level_Parallism =       5.6712
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1354
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0895
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 37 sec (13477 sec)
gpgpu_simulation_rate = 4692 (inst/sec)
gpgpu_simulation_rate = 268 (cycle/sec)
gpgpu_silicon_slowdown = 5093283x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 27: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 11664
gpu_sim_insn = 6565
gpu_ipc =       0.5628
gpu_tot_sim_cycle = 3631302
gpu_tot_sim_insn = 63247821
gpu_tot_ipc =      17.4174
gpu_tot_issued_cta = 2362
gpu_occupancy = 4.1954% 
gpu_tot_occupancy = 62.6643% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0050
partiton_level_parallism_total  =       2.6765
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7153
L2_BW  =       0.2172 GB/Sec
L2_BW_total  =     116.9103 GB/Sec
gpu_total_sim_rate=4689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334830, Miss = 275244, Miss_rate = 0.822, Pending_hits = 15140, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356234
	L1D_total_cache_misses = 8484418
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457286
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457286
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441932

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2362, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279565888
gpgpu_n_tot_w_icount = 8736434
gpgpu_n_stall_shd_mem = 9299199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277309
gpgpu_n_mem_write_global = 441932
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12581049
gpgpu_n_store_insn = 600474
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4836352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368968
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930231
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736324	W0_Idle:28319686	W0_Scoreboard:181679160	W1:2778594	W2:1239556	W3:759129	W4:494055	W5:344515	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681221
single_issue_nums: WS0:2194483	WS1:2175352	WS2:2166221	WS3:2200378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64510496 {8:8063812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677280 {40:441932,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48539880 {40:1213497,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322552480 {40:8063812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535456 {8:441932,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48539880 {40:1213497,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962698 	23377 	50506 	109570 	212016 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353577 	2183184 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603871 	175134 	88246 	56733 	6279108 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757153 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1486 	1336 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155391  1.158874  1.161086  1.153198  1.166124  1.170223  1.166676  1.162034  1.162678  1.165027  1.165700 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144399  1.152845  1.142794  1.142802  1.153563  1.152477  1.145831  1.152480  1.151153  1.165622  1.162011  1.166443  1.162445  1.159226  1.152103  1.143917 
dram[3]:  1.153893  1.164170  1.158142  1.144015  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159446  1.178951  1.160828  1.150142 
dram[4]:  1.149235  1.167916  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165693  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172556  1.163579  1.152022  1.167208  1.161087  1.202339  1.170133  1.171205  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165282  1.160724  1.161081  1.181130  1.160790  1.167362  1.182288  1.167295  1.162714  1.162581  1.162540 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152484  1.143683  1.152511  1.159361  1.169151  1.169415  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150806  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173803  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152088  1.156290  1.154842  1.156669  1.157153  1.150317  1.165849  1.155227  1.171674  1.152862  1.169173  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162965  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159132  1.157852 
dram[11]:  1.145873  1.165406  1.147537  1.156160  1.144765  1.152923  1.147867  1.162926  1.159542  1.168338  1.152176  1.188816  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096197/3530245 = 1.160315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18728     18602     18755     18745     19044     19535     19022     19226     19647     18753     19030 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18521     18714     18237     18483     18658     18883     18434     18556     18726     19147     19159     19137     19525     19594     18792     18422 
dram[3]:     18644     18628     18839     18277     18935     18951     19158     18126     19169     18675     19359     19373     19457     19662     18884     18268 
dram[4]:     18203     19070     18820     18923     18760     18437     18965     19006     19084     19632     19303     19856     19445     19252     18727     18527 
dram[5]:     19164     18705     18866     18783     19209     19191     19086     18430     19103     19048     20322     19077     19570     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18846     18854     18963     19687     18967     19273     19835     19446     19046     18885     18795 
dram[7]:     18661     18477     18434     18370     18944     18134     18274     18506     18927     19275     19414     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18303     19102     18917     18675     19312     18655     19835     19281     19156     19122     18943     18572 
dram[9]:     18476     18408     18660     18617     18666     18594     18346     19237     18778     19157     18605     19405     19216     19115     18525     18791 
dram[10]:     18705     19010     18690     19035     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18807     18940 
dram[11]:     18687     19243     18261     18886     18081     18893     18503     19196     18931     19433     18510     19881     19255     19165     18535     18762 
total dram reads = 3630689
bank skew: 20322/18081 = 1.12
chip skew: 305702/299645 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3372      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3067      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3274      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619367
bank skew: 3479/2961 = 1.17
chip skew: 51857/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1342      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8466439 n_act=294876 n_pre=294860 n_ref_event=0 n_req=342510 n_rd=303306 n_rd_L2_A=0 n_write=0 n_wr_bk=51857 bw_util=0.1526
n_activity=4231993 dram_eff=0.3357
bk0: 18725a 6581641i bk1: 18763a 6558153i bk2: 18784a 6574167i bk3: 18791a 6577810i bk4: 19156a 6547379i bk5: 18728a 6580982i bk6: 18602a 6612845i bk7: 18755a 6590141i bk8: 18745a 6567793i bk9: 19044a 6552990i bk10: 19535a 6493112i bk11: 19022a 6530887i bk12: 19226a 6491509i bk13: 19647a 6454567i bk14: 18753a 6573633i bk15: 19030a 6541520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139079
Row_Buffer_Locality_read = 0.138853
Row_Buffer_Locality_write = 0.140827
Bank_Level_Parallism = 11.024651
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.152556 
total_CMD = 9312307 
util_bw = 1420652 
Wasted_Col = 2431986 
Wasted_Row = 196972 
Idle = 5262697 

BW Util Bottlenecks: 
RCDc_limit = 4016207 
RCDWRc_limit = 277356 
WTRc_limit = 1392901 
RTWc_limit = 1348793 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291242 

Commands details: 
total_CMD = 9312307 
n_nop = 8466439 
Read = 303306 
Write = 0 
L2_Alloc = 0 
L2_WB = 51857 
n_act = 294876 
n_pre = 294860 
n_ref = 0 
n_req = 342510 
total_req = 355163 

Dual Bus Interface Util: 
issued_total_row = 589736 
issued_total_col = 355163 
Row_Bus_Util =  0.063329 
CoL_Bus_Util = 0.038139 
Either_Row_CoL_Bus_Util = 0.090833 
Issued_on_Two_Bus_Simul_Util = 0.010634 
issued_two_Eff = 0.117076 
queue_avg = 16.256409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8468816 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1521
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6607521i bk1: 18623a 6614844i bk2: 18553a 6603786i bk3: 18579a 6584367i bk4: 18771a 6588934i bk5: 18543a 6605613i bk6: 18784a 6578213i bk7: 18717a 6597883i bk8: 19695a 6490792i bk9: 18809a 6554670i bk10: 19702a 6447417i bk11: 19674a 6477672i bk12: 18752a 6557203i bk13: 18909a 6538690i bk14: 18817a 6585233i bk15: 18701a 6590334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.152072 
total_CMD = 9312307 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5269219 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9312307 
n_nop = 8468816 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.063279 
CoL_Bus_Util = 0.038018 
Either_Row_CoL_Bus_Util = 0.090578 
Issued_on_Two_Bus_Simul_Util = 0.010719 
issued_two_Eff = 0.118337 
queue_avg = 16.056547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0565
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8469723 n_act=294508 n_pre=294492 n_ref_event=0 n_req=339635 n_rd=300988 n_rd_L2_A=0 n_write=0 n_wr_bk=51440 bw_util=0.1514
n_activity=4240900 dram_eff=0.3324
bk0: 18521a 6657796i bk1: 18714a 6652627i bk2: 18237a 6695935i bk3: 18483a 6675921i bk4: 18658a 6662997i bk5: 18883a 6631766i bk6: 18434a 6670432i bk7: 18556a 6652585i bk8: 18726a 6609473i bk9: 19147a 6585039i bk10: 19159a 6552092i bk11: 19137a 6560345i bk12: 19525a 6534486i bk13: 19594a 6520882i bk14: 18792a 6617495i bk15: 18422a 6660115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132872
Row_Buffer_Locality_read = 0.133112
Row_Buffer_Locality_write = 0.131006
Bank_Level_Parallism = 10.729992
Bank_Level_Parallism_Col = 2.636895
Bank_Level_Parallism_Ready = 1.231968
write_to_read_ratio_blp_rw_average = 0.190590
GrpLevelPara = 2.182260 

BW Util details:
bwutil = 0.151382 
total_CMD = 9312307 
util_bw = 1409712 
Wasted_Col = 2448568 
Wasted_Row = 197987 
Idle = 5256040 

BW Util Bottlenecks: 
RCDc_limit = 4034421 
RCDWRc_limit = 278272 
WTRc_limit = 1391390 
RTWc_limit = 1295273 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240757 

Commands details: 
total_CMD = 9312307 
n_nop = 8469723 
Read = 300988 
Write = 0 
L2_Alloc = 0 
L2_WB = 51440 
n_act = 294508 
n_pre = 294492 
n_ref = 0 
n_req = 339635 
total_req = 352428 

Dual Bus Interface Util: 
issued_total_row = 589000 
issued_total_col = 352428 
Row_Bus_Util =  0.063250 
CoL_Bus_Util = 0.037845 
Either_Row_CoL_Bus_Util = 0.090481 
Issued_on_Two_Bus_Simul_Util = 0.010614 
issued_two_Eff = 0.117311 
queue_avg = 14.861875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8468936 n_act=293898 n_pre=293882 n_ref_event=0 n_req=341230 n_rd=302405 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1521
n_activity=4232509 dram_eff=0.3346
bk0: 18644a 6597761i bk1: 18628a 6614323i bk2: 18839a 6604481i bk3: 18277a 6621076i bk4: 18935a 6564271i bk5: 18951a 6560844i bk6: 19158a 6533226i bk7: 18126a 6637817i bk8: 19169a 6536161i bk9: 18675a 6559472i bk10: 19359a 6493782i bk11: 19373a 6491724i bk12: 19457a 6478466i bk13: 19662a 6479338i bk14: 18884a 6562646i bk15: 18268a 6631699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138710
Row_Buffer_Locality_read = 0.138728
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.004060
Bank_Level_Parallism_Col = 2.674356
Bank_Level_Parallism_Ready = 1.237841
write_to_read_ratio_blp_rw_average = 0.195700
GrpLevelPara = 2.206558 

BW Util details:
bwutil = 0.152078 
total_CMD = 9312307 
util_bw = 1416196 
Wasted_Col = 2428917 
Wasted_Row = 199864 
Idle = 5267330 

BW Util Bottlenecks: 
RCDc_limit = 4006674 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320151 
rwq = 0 
CCDLc_limit_alone = 222702 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9312307 
n_nop = 8468936 
Read = 302405 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293898 
n_pre = 293882 
n_ref = 0 
n_req = 341230 
total_req = 354049 

Dual Bus Interface Util: 
issued_total_row = 587780 
issued_total_col = 354049 
Row_Bus_Util =  0.063119 
CoL_Bus_Util = 0.038019 
Either_Row_CoL_Bus_Util = 0.090565 
Issued_on_Two_Bus_Simul_Util = 0.010573 
issued_two_Eff = 0.116743 
queue_avg = 16.452505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8468729 n_act=294676 n_pre=294660 n_ref_event=0 n_req=342711 n_rd=304010 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1527
n_activity=4236165 dram_eff=0.3357
bk0: 18203a 6630318i bk1: 19070a 6517570i bk2: 18820a 6552693i bk3: 18923a 6547649i bk4: 18760a 6569674i bk5: 18437a 6597259i bk6: 18965a 6534348i bk7: 19006a 6521003i bk8: 19084a 6522627i bk9: 19632a 6449151i bk10: 19303a 6455135i bk11: 19856a 6428966i bk12: 19445a 6462483i bk13: 19252a 6490639i bk14: 18727a 6554517i bk15: 18527a 6596652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140162
Row_Buffer_Locality_read = 0.140354
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121715
Bank_Level_Parallism_Col = 2.685386
Bank_Level_Parallism_Ready = 1.237907
write_to_read_ratio_blp_rw_average = 0.197070
GrpLevelPara = 2.214752 

BW Util details:
bwutil = 0.152704 
total_CMD = 9312307 
util_bw = 1422028 
Wasted_Col = 2428108 
Wasted_Row = 200614 
Idle = 5261557 

BW Util Bottlenecks: 
RCDc_limit = 4012349 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9312307 
n_nop = 8468729 
Read = 304010 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294676 
n_pre = 294660 
n_ref = 0 
n_req = 342711 
total_req = 355507 

Dual Bus Interface Util: 
issued_total_row = 589336 
issued_total_col = 355507 
Row_Bus_Util =  0.063286 
CoL_Bus_Util = 0.038176 
Either_Row_CoL_Bus_Util = 0.090587 
Issued_on_Two_Bus_Simul_Util = 0.010874 
issued_two_Eff = 0.120042 
queue_avg = 16.713120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8467225 n_act=294815 n_pre=294799 n_ref_event=0 n_req=344522 n_rd=305702 n_rd_L2_A=0 n_write=0 n_wr_bk=51750 bw_util=0.1535
n_activity=4229843 dram_eff=0.338
bk0: 19164a 6475332i bk1: 18705a 6534220i bk2: 18866a 6510317i bk3: 18783a 6513079i bk4: 19209a 6502110i bk5: 19191a 6481596i bk6: 19086a 6506963i bk7: 18430a 6578304i bk8: 19103a 6486826i bk9: 19048a 6474117i bk10: 20322a 6364116i bk11: 19077a 6461202i bk12: 19570a 6406777i bk13: 19586a 6425692i bk14: 18587a 6526038i bk15: 18975a 6499610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144170
Row_Buffer_Locality_write = 0.145157
Bank_Level_Parallism = 11.309731
Bank_Level_Parallism_Col = 2.704858
Bank_Level_Parallism_Ready = 1.242659
write_to_read_ratio_blp_rw_average = 0.198640
GrpLevelPara = 2.227644 

BW Util details:
bwutil = 0.153540 
total_CMD = 9312307 
util_bw = 1429808 
Wasted_Col = 2416251 
Wasted_Row = 198651 
Idle = 5267597 

BW Util Bottlenecks: 
RCDc_limit = 4000590 
RCDWRc_limit = 272718 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325085 
rwq = 0 
CCDLc_limit_alone = 225145 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9312307 
n_nop = 8467225 
Read = 305702 
Write = 0 
L2_Alloc = 0 
L2_WB = 51750 
n_act = 294815 
n_pre = 294799 
n_ref = 0 
n_req = 344522 
total_req = 357452 

Dual Bus Interface Util: 
issued_total_row = 589614 
issued_total_col = 357452 
Row_Bus_Util =  0.063316 
CoL_Bus_Util = 0.038385 
Either_Row_CoL_Bus_Util = 0.090749 
Issued_on_Two_Bus_Simul_Util = 0.010952 
issued_two_Eff = 0.120679 
queue_avg = 17.460783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8469344 n_act=294511 n_pre=294495 n_ref_event=0 n_req=342880 n_rd=304064 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1528
n_activity=4229606 dram_eff=0.3364
bk0: 18587a 6588890i bk1: 18456a 6604940i bk2: 18833a 6568450i bk3: 19001a 6550155i bk4: 18590a 6592866i bk5: 18846a 6564808i bk6: 18854a 6555012i bk7: 18963a 6535280i bk8: 19687a 6468518i bk9: 18967a 6528238i bk10: 19273a 6496127i bk11: 19835a 6466832i bk12: 19446a 6477363i bk13: 19046a 6515567i bk14: 18885a 6547340i bk15: 18795a 6564041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141073
Row_Buffer_Locality_read = 0.140931
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.089400
Bank_Level_Parallism_Col = 2.685299
Bank_Level_Parallism_Ready = 1.241440
write_to_read_ratio_blp_rw_average = 0.196177
GrpLevelPara = 2.210594 

BW Util details:
bwutil = 0.152812 
total_CMD = 9312307 
util_bw = 1423032 
Wasted_Col = 2424640 
Wasted_Row = 197282 
Idle = 5267353 

BW Util Bottlenecks: 
RCDc_limit = 4006222 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9312307 
n_nop = 8469344 
Read = 304064 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294511 
n_pre = 294495 
n_ref = 0 
n_req = 342880 
total_req = 355758 

Dual Bus Interface Util: 
issued_total_row = 589006 
issued_total_col = 355758 
Row_Bus_Util =  0.063250 
CoL_Bus_Util = 0.038203 
Either_Row_CoL_Bus_Util = 0.090521 
Issued_on_Two_Bus_Simul_Util = 0.010932 
issued_two_Eff = 0.120766 
queue_avg = 16.507576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8475148 n_act=292409 n_pre=292393 n_ref_event=0 n_req=338318 n_rd=299645 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.1508
n_activity=4222052 dram_eff=0.3326
bk0: 18661a 6636646i bk1: 18477a 6642034i bk2: 18434a 6659738i bk3: 18370a 6660428i bk4: 18944a 6607003i bk5: 18134a 6678446i bk6: 18274a 6651765i bk7: 18506a 6653116i bk8: 18927a 6587757i bk9: 19275a 6543926i bk10: 19414a 6507693i bk11: 18835a 6575845i bk12: 18884a 6568785i bk13: 19456a 6526951i bk14: 18525a 6621889i bk15: 18529a 6637784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135698
Row_Buffer_Locality_read = 0.135594
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826410
Bank_Level_Parallism_Col = 2.655246
Bank_Level_Parallism_Ready = 1.232521
write_to_read_ratio_blp_rw_average = 0.195291
GrpLevelPara = 2.191948 

BW Util details:
bwutil = 0.150810 
total_CMD = 9312307 
util_bw = 1404388 
Wasted_Col = 2430086 
Wasted_Row = 202910 
Idle = 5274923 

BW Util Bottlenecks: 
RCDc_limit = 3997643 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9312307 
n_nop = 8475148 
Read = 299645 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292409 
n_pre = 292393 
n_ref = 0 
n_req = 338318 
total_req = 351097 

Dual Bus Interface Util: 
issued_total_row = 584802 
issued_total_col = 351097 
Row_Bus_Util =  0.062799 
CoL_Bus_Util = 0.037702 
Either_Row_CoL_Bus_Util = 0.089898 
Issued_on_Two_Bus_Simul_Util = 0.010603 
issued_two_Eff = 0.117947 
queue_avg = 15.556828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5568
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8469494 n_act=293837 n_pre=293821 n_ref_event=0 n_req=340395 n_rd=301538 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1518
n_activity=4233250 dram_eff=0.3338
bk0: 18542a 6653114i bk1: 18393a 6653473i bk2: 18390a 6645429i bk3: 18340a 6651266i bk4: 18303a 6666650i bk5: 19102a 6583606i bk6: 18917a 6579535i bk7: 18675a 6619171i bk8: 19312a 6554343i bk9: 18655a 6604322i bk10: 19835a 6482524i bk11: 19281a 6522767i bk12: 19156a 6513198i bk13: 19122a 6546866i bk14: 18943a 6568350i bk15: 18572a 6607152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136776
Row_Buffer_Locality_read = 0.136689
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876652
Bank_Level_Parallism_Col = 2.659633
Bank_Level_Parallism_Ready = 1.236142
write_to_read_ratio_blp_rw_average = 0.193795
GrpLevelPara = 2.196154 

BW Util details:
bwutil = 0.151759 
total_CMD = 9312307 
util_bw = 1413228 
Wasted_Col = 2434374 
Wasted_Row = 199605 
Idle = 5265100 

BW Util Bottlenecks: 
RCDc_limit = 4012408 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9312307 
n_nop = 8469494 
Read = 301538 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293837 
n_pre = 293821 
n_ref = 0 
n_req = 340395 
total_req = 353307 

Dual Bus Interface Util: 
issued_total_row = 587658 
issued_total_col = 353307 
Row_Bus_Util =  0.063106 
CoL_Bus_Util = 0.037940 
Either_Row_CoL_Bus_Util = 0.090505 
Issued_on_Two_Bus_Simul_Util = 0.010540 
issued_two_Eff = 0.116458 
queue_avg = 15.698565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8473902 n_act=292767 n_pre=292751 n_ref_event=0 n_req=339288 n_rd=300596 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1512
n_activity=4230420 dram_eff=0.3328
bk0: 18476a 6643616i bk1: 18408a 6649969i bk2: 18660a 6640098i bk3: 18617a 6625245i bk4: 18666a 6631282i bk5: 18594a 6641011i bk6: 18346a 6662244i bk7: 19237a 6553056i bk8: 18778a 6581219i bk9: 19157a 6565324i bk10: 18605a 6570089i bk11: 19405a 6508329i bk12: 19216a 6523707i bk13: 19115a 6539890i bk14: 18525a 6628136i bk15: 18791a 6613935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137117
Row_Buffer_Locality_read = 0.137167
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.858117
Bank_Level_Parallism_Col = 2.656662
Bank_Level_Parallism_Ready = 1.234901
write_to_read_ratio_blp_rw_average = 0.193646
GrpLevelPara = 2.193772 

BW Util details:
bwutil = 0.151204 
total_CMD = 9312307 
util_bw = 1408056 
Wasted_Col = 2429297 
Wasted_Row = 205409 
Idle = 5269545 

BW Util Bottlenecks: 
RCDc_limit = 3998311 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9312307 
n_nop = 8473902 
Read = 300596 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292767 
n_pre = 292751 
n_ref = 0 
n_req = 339288 
total_req = 352014 

Dual Bus Interface Util: 
issued_total_row = 585518 
issued_total_col = 352014 
Row_Bus_Util =  0.062876 
CoL_Bus_Util = 0.037801 
Either_Row_CoL_Bus_Util = 0.090032 
Issued_on_Two_Bus_Simul_Util = 0.010645 
issued_two_Eff = 0.118233 
queue_avg = 15.809033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.809
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8467276 n_act=295079 n_pre=295063 n_ref_event=0 n_req=342771 n_rd=303840 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1528
n_activity=4238273 dram_eff=0.3357
bk0: 18705a 6589308i bk1: 19010a 6545971i bk2: 18690a 6596989i bk3: 19035a 6563613i bk4: 18991a 6578305i bk5: 19220a 6546864i bk6: 18587a 6592532i bk7: 18734a 6592546i bk8: 18707a 6581920i bk9: 18858a 6553282i bk10: 19482a 6468085i bk11: 19495a 6463054i bk12: 19010a 6520921i bk13: 19569a 6468341i bk14: 18807a 6558707i bk15: 18940a 6534547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139137
Row_Buffer_Locality_read = 0.139037
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031718
Bank_Level_Parallism_Col = 2.676420
Bank_Level_Parallism_Ready = 1.235919
write_to_read_ratio_blp_rw_average = 0.196293
GrpLevelPara = 2.206907 

BW Util details:
bwutil = 0.152784 
total_CMD = 9312307 
util_bw = 1422776 
Wasted_Col = 2432670 
Wasted_Row = 198704 
Idle = 5258157 

BW Util Bottlenecks: 
RCDc_limit = 4018961 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9312307 
n_nop = 8467276 
Read = 303840 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295079 
n_pre = 295063 
n_ref = 0 
n_req = 342771 
total_req = 355694 

Dual Bus Interface Util: 
issued_total_row = 590142 
issued_total_col = 355694 
Row_Bus_Util =  0.063372 
CoL_Bus_Util = 0.038196 
Either_Row_CoL_Bus_Util = 0.090743 
Issued_on_Two_Bus_Simul_Util = 0.010825 
issued_two_Eff = 0.119291 
queue_avg = 16.262369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9312307 n_nop=8467851 n_act=294232 n_pre=294216 n_ref_event=0 n_req=340725 n_rd=302222 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1519
n_activity=4227212 dram_eff=0.3345
bk0: 18687a 6625450i bk1: 19243a 6581830i bk2: 18261a 6650052i bk3: 18886a 6590662i bk4: 18081a 6660006i bk5: 18893a 6600880i bk6: 18503a 6633148i bk7: 19196a 6562810i bk8: 18931a 6578922i bk9: 19433a 6529630i bk10: 18510a 6595714i bk11: 19881a 6477705i bk12: 19255a 6537324i bk13: 19165a 6538117i bk14: 18535a 6647615i bk15: 18762a 6576585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136453
Row_Buffer_Locality_read = 0.136334
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.888167
Bank_Level_Parallism_Col = 2.651585
Bank_Level_Parallism_Ready = 1.233572
write_to_read_ratio_blp_rw_average = 0.192954
GrpLevelPara = 2.194540 

BW Util details:
bwutil = 0.151864 
total_CMD = 9312307 
util_bw = 1414208 
Wasted_Col = 2438927 
Wasted_Row = 195243 
Idle = 5263929 

BW Util Bottlenecks: 
RCDc_limit = 4023399 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317384 
rwq = 0 
CCDLc_limit_alone = 221786 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9312307 
n_nop = 8467851 
Read = 302222 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294232 
n_pre = 294216 
n_ref = 0 
n_req = 340725 
total_req = 353552 

Dual Bus Interface Util: 
issued_total_row = 588448 
issued_total_col = 353552 
Row_Bus_Util =  0.063190 
CoL_Bus_Util = 0.037966 
Either_Row_CoL_Bus_Util = 0.090682 
Issued_on_Two_Bus_Simul_Util = 0.010475 
issued_two_Eff = 0.115511 
queue_avg = 15.778166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376391, Miss = 154621, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374716, Miss = 154876, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677897, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372084, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379103, Miss = 153172, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381584, Miss = 154048, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381370, Miss = 155565, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371321, Miss = 153076, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390938, Miss = 154416, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383920, Miss = 155815, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389987, Miss = 157011, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378003, Miss = 154894, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378225, Miss = 155240, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383230, Miss = 154998, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678114, Miss = 153162, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378260, Miss = 152668, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386127, Miss = 154510, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376095, Miss = 153252, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378887, Miss = 152388, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379803, Miss = 154420, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374429, Miss = 154091, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382984, Miss = 155966, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373866, Miss = 151867, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391907, Miss = 156569, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719241
L2_total_cache_misses = 3705186
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441932
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=9719241
icnt_total_pkts_simt_to_mem=9719241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719241
Req_Network_cycles = 3631302
Req_Network_injected_packets_per_cycle =       2.6765 
Req_Network_conflicts_per_cycle =       1.7075
Req_Network_conflicts_per_cycle_util =       3.6276
Req_Bank_Level_Parallism =       5.6864
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5368
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.8292

Reply_Network_injected_packets_num = 9719241
Reply_Network_cycles = 3631302
Reply_Network_injected_packets_per_cycle =        2.6765
Reply_Network_conflicts_per_cycle =        1.1428
Reply_Network_conflicts_per_cycle_util =       2.4214
Reply_Bank_Level_Parallism =       5.6710
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1349
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0892
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 48 sec (13488 sec)
gpgpu_simulation_rate = 4689 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 5074349x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 28: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 28 
gpu_sim_cycle = 10674
gpu_sim_insn = 6451
gpu_ipc =       0.6044
gpu_tot_sim_cycle = 3641976
gpu_tot_sim_insn = 63254272
gpu_tot_ipc =      17.3681
gpu_tot_issued_cta = 2363
gpu_occupancy = 4.3784% 
gpu_tot_occupancy = 62.6585% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0039
partiton_level_parallism_total  =       2.6687
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7152
L2_BW  =       0.1719 GB/Sec
L2_BW_total  =     116.5681 GB/Sec
gpu_total_sim_rate=4686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338327, Miss = 276226, Miss_rate = 0.816, Pending_hits = 14915, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356296
	L1D_total_cache_misses = 8484451
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457297
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457297
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441934

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2363, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279575488
gpgpu_n_tot_w_icount = 8736734
gpgpu_n_stall_shd_mem = 9299212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277349
gpgpu_n_mem_write_global = 441934
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12581376
gpgpu_n_store_insn = 600478
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4838400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736389	W0_Idle:28336578	W0_Scoreboard:181684595	W1:2778620	W2:1239556	W3:759158	W4:494085	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681413
single_issue_nums: WS0:2194639	WS1:2175400	WS2:2166269	WS3:2200426	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64510752 {8:8063844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677360 {40:441934,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48540200 {40:1213505,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322553760 {40:8063844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535472 {8:441934,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48540200 {40:1213505,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962716 	23377 	50506 	109571 	212016 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353602 	2183201 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603879 	175134 	88246 	56733 	6279142 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757195 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1488 	1340 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155391  1.158874  1.161077  1.153198  1.166124  1.170223  1.166676  1.162034  1.162669  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144399  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162011  1.166443  1.162445  1.159226  1.152103  1.143917 
dram[3]:  1.153884  1.164170  1.158142  1.144015  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159446  1.178951  1.160828  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165693  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172556  1.163579  1.152022  1.167208  1.161087  1.202339  1.170133  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165282  1.160724  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162714  1.162581  1.162540 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152484  1.143683  1.152511  1.159406  1.169151  1.169415  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150806  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173803  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154842  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152862  1.169173  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162965  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159132  1.157852 
dram[11]:  1.145865  1.165406  1.147537  1.156160  1.144765  1.152923  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096216/3530262 = 1.160315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18728     18602     18756     18745     19044     19535     19022     19226     19647     18754     19031 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18521     18714     18237     18483     18658     18884     18434     18556     18726     19148     19159     19137     19525     19594     18792     18422 
dram[3]:     18645     18628     18839     18277     18935     18951     19158     18126     19169     18675     19359     19373     19457     19662     18884     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19856     19445     19252     18727     18527 
dram[5]:     19164     18705     18866     18783     19209     19191     19086     18430     19103     19048     20322     19077     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18846     18854     18963     19687     18967     19273     19836     19446     19046     18885     18795 
dram[7]:     18661     18477     18434     18370     18944     18134     18274     18506     18929     19275     19414     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18303     19102     18917     18675     19312     18655     19835     19281     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18617     18666     18594     18346     19238     18778     19157     18605     19405     19216     19115     18525     18791 
dram[10]:     18705     19010     18690     19035     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18807     18940 
dram[11]:     18688     19243     18261     18886     18081     18893     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630706
bank skew: 20322/18081 = 1.12
chip skew: 305703/299647 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3373      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3274      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619369
bank skew: 3479/2961 = 1.17
chip skew: 51858/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8493798 n_act=294880 n_pre=294864 n_ref_event=0 n_req=342514 n_rd=303309 n_rd_L2_A=0 n_write=0 n_wr_bk=51858 bw_util=0.1521
n_activity=4232311 dram_eff=0.3357
bk0: 18725a 6609009i bk1: 18763a 6585522i bk2: 18784a 6601537i bk3: 18791a 6605180i bk4: 19156a 6574749i bk5: 18728a 6608353i bk6: 18602a 6640217i bk7: 18756a 6617464i bk8: 18745a 6595163i bk9: 19044a 6580361i bk10: 19535a 6520484i bk11: 19022a 6558260i bk12: 19226a 6518883i bk13: 19647a 6481871i bk14: 18754a 6600955i bk15: 19031a 6568842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139078
Row_Buffer_Locality_read = 0.138852
Row_Buffer_Locality_write = 0.140824
Bank_Level_Parallism = 11.024242
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236261
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.152111 
total_CMD = 9339678 
util_bw = 1420668 
Wasted_Col = 2432076 
Wasted_Row = 197044 
Idle = 5289890 

BW Util Bottlenecks: 
RCDc_limit = 4016279 
RCDWRc_limit = 277368 
WTRc_limit = 1392901 
RTWc_limit = 1348811 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291260 

Commands details: 
total_CMD = 9339678 
n_nop = 8493798 
Read = 303309 
Write = 0 
L2_Alloc = 0 
L2_WB = 51858 
n_act = 294880 
n_pre = 294864 
n_ref = 0 
n_req = 342514 
total_req = 355167 

Dual Bus Interface Util: 
issued_total_row = 589744 
issued_total_col = 355167 
Row_Bus_Util =  0.063144 
CoL_Bus_Util = 0.038028 
Either_Row_CoL_Bus_Util = 0.090568 
Issued_on_Two_Bus_Simul_Util = 0.010603 
issued_two_Eff = 0.117075 
queue_avg = 16.208767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8496187 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1516
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6634892i bk1: 18623a 6642215i bk2: 18553a 6631157i bk3: 18579a 6611738i bk4: 18771a 6616305i bk5: 18543a 6632984i bk6: 18784a 6605584i bk7: 18717a 6625254i bk8: 19695a 6518163i bk9: 18809a 6582041i bk10: 19702a 6474788i bk11: 19674a 6505043i bk12: 18752a 6584574i bk13: 18909a 6566061i bk14: 18817a 6612604i bk15: 18701a 6617705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.151626 
total_CMD = 9339678 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5296590 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9339678 
n_nop = 8496187 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.063093 
CoL_Bus_Util = 0.037907 
Either_Row_CoL_Bus_Util = 0.090313 
Issued_on_Two_Bus_Simul_Util = 0.010687 
issued_two_Eff = 0.118337 
queue_avg = 16.009493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8497085 n_act=294511 n_pre=294495 n_ref_event=0 n_req=339638 n_rd=300990 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1509
n_activity=4241116 dram_eff=0.3324
bk0: 18521a 6685169i bk1: 18714a 6680000i bk2: 18237a 6723308i bk3: 18483a 6703225i bk4: 18658a 6690367i bk5: 18884a 6659088i bk6: 18434a 6697801i bk7: 18556a 6679955i bk8: 18726a 6636843i bk9: 19148a 6612362i bk10: 19159a 6579460i bk11: 19137a 6587715i bk12: 19525a 6561856i bk13: 19594a 6548253i bk14: 18792a 6644867i bk15: 18422a 6687487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132871
Row_Buffer_Locality_read = 0.133111
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729714
Bank_Level_Parallism_Col = 2.636868
Bank_Level_Parallism_Ready = 1.231966
write_to_read_ratio_blp_rw_average = 0.190593
GrpLevelPara = 2.182241 

BW Util details:
bwutil = 0.150939 
total_CMD = 9339678 
util_bw = 1409724 
Wasted_Col = 2448634 
Wasted_Row = 198035 
Idle = 5283285 

BW Util Bottlenecks: 
RCDc_limit = 4034469 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9339678 
n_nop = 8497085 
Read = 300990 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294511 
n_pre = 294495 
n_ref = 0 
n_req = 339638 
total_req = 352431 

Dual Bus Interface Util: 
issued_total_row = 589006 
issued_total_col = 352431 
Row_Bus_Util =  0.063065 
CoL_Bus_Util = 0.037735 
Either_Row_CoL_Bus_Util = 0.090216 
Issued_on_Two_Bus_Simul_Util = 0.010583 
issued_two_Eff = 0.117309 
queue_avg = 14.818320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8496304 n_act=293899 n_pre=293883 n_ref_event=0 n_req=341231 n_rd=302406 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1516
n_activity=4232611 dram_eff=0.3346
bk0: 18645a 6625084i bk1: 18628a 6641693i bk2: 18839a 6631851i bk3: 18277a 6648447i bk4: 18935a 6591642i bk5: 18951a 6588215i bk6: 19158a 6560597i bk7: 18126a 6665188i bk8: 19169a 6563532i bk9: 18675a 6586843i bk10: 19359a 6521153i bk11: 19373a 6519095i bk12: 19457a 6505837i bk13: 19662a 6506709i bk14: 18884a 6590017i bk15: 18268a 6659071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138710
Row_Buffer_Locality_read = 0.138727
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003939
Bank_Level_Parallism_Col = 2.674346
Bank_Level_Parallism_Ready = 1.237840
write_to_read_ratio_blp_rw_average = 0.195699
GrpLevelPara = 2.206551 

BW Util details:
bwutil = 0.151633 
total_CMD = 9339678 
util_bw = 1416200 
Wasted_Col = 2428941 
Wasted_Row = 199888 
Idle = 5294649 

BW Util Bottlenecks: 
RCDc_limit = 4006698 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320151 
rwq = 0 
CCDLc_limit_alone = 222702 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9339678 
n_nop = 8496304 
Read = 302406 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293899 
n_pre = 293883 
n_ref = 0 
n_req = 341231 
total_req = 354050 

Dual Bus Interface Util: 
issued_total_row = 587782 
issued_total_col = 354050 
Row_Bus_Util =  0.062934 
CoL_Bus_Util = 0.037908 
Either_Row_CoL_Bus_Util = 0.090300 
Issued_on_Two_Bus_Simul_Util = 0.010542 
issued_two_Eff = 0.116743 
queue_avg = 16.404289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8496097 n_act=294677 n_pre=294661 n_ref_event=0 n_req=342712 n_rd=304011 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1523
n_activity=4236267 dram_eff=0.3357
bk0: 18203a 6657690i bk1: 19071a 6544893i bk2: 18820a 6580063i bk3: 18923a 6575019i bk4: 18760a 6597045i bk5: 18437a 6624630i bk6: 18965a 6561719i bk7: 19006a 6548374i bk8: 19084a 6549998i bk9: 19632a 6476522i bk10: 19303a 6482506i bk11: 19856a 6456337i bk12: 19445a 6489854i bk13: 19252a 6518010i bk14: 18727a 6581888i bk15: 18527a 6624023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121592
Bank_Level_Parallism_Col = 2.685376
Bank_Level_Parallism_Ready = 1.237906
write_to_read_ratio_blp_rw_average = 0.197069
GrpLevelPara = 2.214744 

BW Util details:
bwutil = 0.152257 
total_CMD = 9339678 
util_bw = 1422032 
Wasted_Col = 2428132 
Wasted_Row = 200638 
Idle = 5288876 

BW Util Bottlenecks: 
RCDc_limit = 4012373 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9339678 
n_nop = 8496097 
Read = 304011 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294677 
n_pre = 294661 
n_ref = 0 
n_req = 342712 
total_req = 355508 

Dual Bus Interface Util: 
issued_total_row = 589338 
issued_total_col = 355508 
Row_Bus_Util =  0.063100 
CoL_Bus_Util = 0.038064 
Either_Row_CoL_Bus_Util = 0.090322 
Issued_on_Two_Bus_Simul_Util = 0.010842 
issued_two_Eff = 0.120042 
queue_avg = 16.664139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6641
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8494593 n_act=294816 n_pre=294800 n_ref_event=0 n_req=344523 n_rd=305703 n_rd_L2_A=0 n_write=0 n_wr_bk=51750 bw_util=0.1531
n_activity=4229945 dram_eff=0.338
bk0: 19164a 6502702i bk1: 18705a 6561591i bk2: 18866a 6537688i bk3: 18783a 6540450i bk4: 19209a 6529481i bk5: 19191a 6508967i bk6: 19086a 6534334i bk7: 18430a 6605675i bk8: 19103a 6514197i bk9: 19048a 6501489i bk10: 20322a 6391488i bk11: 19077a 6488574i bk12: 19571a 6434100i bk13: 19586a 6453062i bk14: 18587a 6553408i bk15: 18975a 6526980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144169
Row_Buffer_Locality_write = 0.145157
Bank_Level_Parallism = 11.309605
Bank_Level_Parallism_Col = 2.704847
Bank_Level_Parallism_Ready = 1.242659
write_to_read_ratio_blp_rw_average = 0.198639
GrpLevelPara = 2.227636 

BW Util details:
bwutil = 0.153090 
total_CMD = 9339678 
util_bw = 1429812 
Wasted_Col = 2416275 
Wasted_Row = 198675 
Idle = 5294916 

BW Util Bottlenecks: 
RCDc_limit = 4000614 
RCDWRc_limit = 272718 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325085 
rwq = 0 
CCDLc_limit_alone = 225145 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9339678 
n_nop = 8494593 
Read = 305703 
Write = 0 
L2_Alloc = 0 
L2_WB = 51750 
n_act = 294816 
n_pre = 294800 
n_ref = 0 
n_req = 344523 
total_req = 357453 

Dual Bus Interface Util: 
issued_total_row = 589616 
issued_total_col = 357453 
Row_Bus_Util =  0.063130 
CoL_Bus_Util = 0.038273 
Either_Row_CoL_Bus_Util = 0.090483 
Issued_on_Two_Bus_Simul_Util = 0.010919 
issued_two_Eff = 0.120679 
queue_avg = 17.409613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4096
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8496712 n_act=294512 n_pre=294496 n_ref_event=0 n_req=342881 n_rd=304065 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1524
n_activity=4229708 dram_eff=0.3364
bk0: 18587a 6616260i bk1: 18456a 6632310i bk2: 18833a 6595821i bk3: 19001a 6577526i bk4: 18590a 6620237i bk5: 18846a 6592179i bk6: 18854a 6582384i bk7: 18963a 6562652i bk8: 19687a 6495890i bk9: 18967a 6555610i bk10: 19273a 6523499i bk11: 19836a 6494155i bk12: 19446a 6504733i bk13: 19046a 6542937i bk14: 18885a 6574710i bk15: 18795a 6591411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141072
Row_Buffer_Locality_read = 0.140930
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.089277
Bank_Level_Parallism_Col = 2.685289
Bank_Level_Parallism_Ready = 1.241439
write_to_read_ratio_blp_rw_average = 0.196176
GrpLevelPara = 2.210586 

BW Util details:
bwutil = 0.152365 
total_CMD = 9339678 
util_bw = 1423036 
Wasted_Col = 2424664 
Wasted_Row = 197306 
Idle = 5294672 

BW Util Bottlenecks: 
RCDc_limit = 4006246 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9339678 
n_nop = 8496712 
Read = 304065 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294512 
n_pre = 294496 
n_ref = 0 
n_req = 342881 
total_req = 355759 

Dual Bus Interface Util: 
issued_total_row = 589008 
issued_total_col = 355759 
Row_Bus_Util =  0.063065 
CoL_Bus_Util = 0.038091 
Either_Row_CoL_Bus_Util = 0.090256 
Issued_on_Two_Bus_Simul_Util = 0.010900 
issued_two_Eff = 0.120765 
queue_avg = 16.459198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4592
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8502515 n_act=292410 n_pre=292394 n_ref_event=0 n_req=338320 n_rd=299647 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.1504
n_activity=4222176 dram_eff=0.3326
bk0: 18661a 6664017i bk1: 18477a 6669405i bk2: 18434a 6687109i bk3: 18370a 6687799i bk4: 18944a 6634374i bk5: 18134a 6705817i bk6: 18274a 6679136i bk7: 18506a 6680488i bk8: 18929a 6615080i bk9: 19275a 6571296i bk10: 19414a 6535063i bk11: 18835a 6603216i bk12: 18884a 6596156i bk13: 19456a 6554322i bk14: 18525a 6649260i bk15: 18529a 6665155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135700
Row_Buffer_Locality_read = 0.135596
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826288
Bank_Level_Parallism_Col = 2.655235
Bank_Level_Parallism_Ready = 1.232520
write_to_read_ratio_blp_rw_average = 0.195290
GrpLevelPara = 2.191940 

BW Util details:
bwutil = 0.150369 
total_CMD = 9339678 
util_bw = 1404396 
Wasted_Col = 2430110 
Wasted_Row = 202934 
Idle = 5302238 

BW Util Bottlenecks: 
RCDc_limit = 3997667 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9339678 
n_nop = 8502515 
Read = 299647 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292410 
n_pre = 292394 
n_ref = 0 
n_req = 338320 
total_req = 351099 

Dual Bus Interface Util: 
issued_total_row = 584804 
issued_total_col = 351099 
Row_Bus_Util =  0.062615 
CoL_Bus_Util = 0.037592 
Either_Row_CoL_Bus_Util = 0.089635 
Issued_on_Two_Bus_Simul_Util = 0.010572 
issued_two_Eff = 0.117946 
queue_avg = 15.511236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8496865 n_act=293837 n_pre=293821 n_ref_event=0 n_req=340395 n_rd=301538 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1513
n_activity=4233250 dram_eff=0.3338
bk0: 18542a 6680485i bk1: 18393a 6680844i bk2: 18390a 6672800i bk3: 18340a 6678637i bk4: 18303a 6694021i bk5: 19102a 6610977i bk6: 18917a 6606906i bk7: 18675a 6646542i bk8: 19312a 6581714i bk9: 18655a 6631693i bk10: 19835a 6509895i bk11: 19281a 6550138i bk12: 19156a 6540569i bk13: 19122a 6574237i bk14: 18943a 6595721i bk15: 18572a 6634523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136776
Row_Buffer_Locality_read = 0.136689
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876652
Bank_Level_Parallism_Col = 2.659633
Bank_Level_Parallism_Ready = 1.236142
write_to_read_ratio_blp_rw_average = 0.193795
GrpLevelPara = 2.196154 

BW Util details:
bwutil = 0.151314 
total_CMD = 9339678 
util_bw = 1413228 
Wasted_Col = 2434374 
Wasted_Row = 199605 
Idle = 5292471 

BW Util Bottlenecks: 
RCDc_limit = 4012408 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9339678 
n_nop = 8496865 
Read = 301538 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293837 
n_pre = 293821 
n_ref = 0 
n_req = 340395 
total_req = 353307 

Dual Bus Interface Util: 
issued_total_row = 587658 
issued_total_col = 353307 
Row_Bus_Util =  0.062921 
CoL_Bus_Util = 0.037829 
Either_Row_CoL_Bus_Util = 0.090240 
Issued_on_Two_Bus_Simul_Util = 0.010509 
issued_two_Eff = 0.116458 
queue_avg = 15.652558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8501267 n_act=292769 n_pre=292753 n_ref_event=0 n_req=339290 n_rd=300598 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1508
n_activity=4230534 dram_eff=0.3328
bk0: 18476a 6670989i bk1: 18409a 6677282i bk2: 18660a 6667469i bk3: 18617a 6652616i bk4: 18666a 6658653i bk5: 18594a 6668382i bk6: 18346a 6689615i bk7: 19238a 6580379i bk8: 18778a 6608587i bk9: 19157a 6592693i bk10: 18605a 6597458i bk11: 19405a 6535699i bk12: 19216a 6551078i bk13: 19115a 6567261i bk14: 18525a 6655509i bk15: 18791a 6641308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137116
Row_Buffer_Locality_read = 0.137167
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857981
Bank_Level_Parallism_Col = 2.656650
Bank_Level_Parallism_Ready = 1.234899
write_to_read_ratio_blp_rw_average = 0.193645
GrpLevelPara = 2.193764 

BW Util details:
bwutil = 0.150762 
total_CMD = 9339678 
util_bw = 1408064 
Wasted_Col = 2429329 
Wasted_Row = 205433 
Idle = 5296852 

BW Util Bottlenecks: 
RCDc_limit = 3998355 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9339678 
n_nop = 8501267 
Read = 300598 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292769 
n_pre = 292753 
n_ref = 0 
n_req = 339290 
total_req = 352016 

Dual Bus Interface Util: 
issued_total_row = 585522 
issued_total_col = 352016 
Row_Bus_Util =  0.062692 
CoL_Bus_Util = 0.037690 
Either_Row_CoL_Bus_Util = 0.089769 
Issued_on_Two_Bus_Simul_Util = 0.010614 
issued_two_Eff = 0.118232 
queue_avg = 15.762704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8494647 n_act=295079 n_pre=295063 n_ref_event=0 n_req=342771 n_rd=303840 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1523
n_activity=4238273 dram_eff=0.3357
bk0: 18705a 6616679i bk1: 19010a 6573342i bk2: 18690a 6624360i bk3: 19035a 6590984i bk4: 18991a 6605676i bk5: 19220a 6574235i bk6: 18587a 6619903i bk7: 18734a 6619917i bk8: 18707a 6609291i bk9: 18858a 6580653i bk10: 19482a 6495456i bk11: 19495a 6490425i bk12: 19010a 6548292i bk13: 19569a 6495712i bk14: 18807a 6586078i bk15: 18940a 6561918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139137
Row_Buffer_Locality_read = 0.139037
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031718
Bank_Level_Parallism_Col = 2.676420
Bank_Level_Parallism_Ready = 1.235919
write_to_read_ratio_blp_rw_average = 0.196293
GrpLevelPara = 2.206907 

BW Util details:
bwutil = 0.152337 
total_CMD = 9339678 
util_bw = 1422776 
Wasted_Col = 2432670 
Wasted_Row = 198704 
Idle = 5285528 

BW Util Bottlenecks: 
RCDc_limit = 4018961 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9339678 
n_nop = 8494647 
Read = 303840 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295079 
n_pre = 295063 
n_ref = 0 
n_req = 342771 
total_req = 355694 

Dual Bus Interface Util: 
issued_total_row = 590142 
issued_total_col = 355694 
Row_Bus_Util =  0.063187 
CoL_Bus_Util = 0.038084 
Either_Row_CoL_Bus_Util = 0.090478 
Issued_on_Two_Bus_Simul_Util = 0.010793 
issued_two_Eff = 0.119291 
queue_avg = 16.214710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2147
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9339678 n_nop=8495212 n_act=294235 n_pre=294219 n_ref_event=0 n_req=340729 n_rd=302226 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1514
n_activity=4227518 dram_eff=0.3345
bk0: 18688a 6652773i bk1: 19243a 6609200i bk2: 18261a 6677422i bk3: 18886a 6618032i bk4: 18081a 6687377i bk5: 18893a 6628252i bk6: 18503a 6660520i bk7: 19196a 6590182i bk8: 18933a 6606240i bk9: 19433a 6557000i bk10: 18510a 6623084i bk11: 19882a 6505027i bk12: 19255a 6564693i bk13: 19165a 6565488i bk14: 18535a 6674987i bk15: 18762a 6603957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136454
Row_Buffer_Locality_read = 0.136335
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887792
Bank_Level_Parallism_Col = 2.651551
Bank_Level_Parallism_Ready = 1.233569
write_to_read_ratio_blp_rw_average = 0.192950
GrpLevelPara = 2.194515 

BW Util details:
bwutil = 0.151421 
total_CMD = 9339678 
util_bw = 1414224 
Wasted_Col = 2439001 
Wasted_Row = 195315 
Idle = 5291138 

BW Util Bottlenecks: 
RCDc_limit = 4023471 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317386 
rwq = 0 
CCDLc_limit_alone = 221788 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9339678 
n_nop = 8495212 
Read = 302226 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294235 
n_pre = 294219 
n_ref = 0 
n_req = 340729 
total_req = 353556 

Dual Bus Interface Util: 
issued_total_row = 588454 
issued_total_col = 353556 
Row_Bus_Util =  0.063006 
CoL_Bus_Util = 0.037855 
Either_Row_CoL_Bus_Util = 0.090417 
Issued_on_Two_Bus_Simul_Util = 0.010444 
issued_two_Eff = 0.115510 
queue_avg = 15.731931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376393, Miss = 154622, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374718, Miss = 154878, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677902, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372084, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379105, Miss = 153172, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381588, Miss = 154050, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381373, Miss = 155566, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371322, Miss = 153076, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390939, Miss = 154416, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383921, Miss = 155816, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389988, Miss = 157012, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378003, Miss = 154894, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378225, Miss = 155240, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383234, Miss = 154999, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678117, Miss = 153164, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378260, Miss = 152668, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386129, Miss = 154510, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376096, Miss = 153252, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378887, Miss = 152388, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379805, Miss = 154422, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374429, Miss = 154091, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382984, Miss = 155966, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373871, Miss = 151870, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391910, Miss = 156570, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719283
L2_total_cache_misses = 3705203
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441934
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=9719283
icnt_total_pkts_simt_to_mem=9719283
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719283
Req_Network_cycles = 3641976
Req_Network_injected_packets_per_cycle =       2.6687 
Req_Network_conflicts_per_cycle =       1.7025
Req_Network_conflicts_per_cycle_util =       3.6276
Req_Bank_Level_Parallism =       5.6863
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5264
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.8151

Reply_Network_injected_packets_num = 9719283
Reply_Network_cycles = 3641976
Reply_Network_injected_packets_per_cycle =        2.6687
Reply_Network_conflicts_per_cycle =        1.1395
Reply_Network_conflicts_per_cycle_util =       2.4213
Reply_Bank_Level_Parallism =       5.6709
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1345
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0890
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 57 sec (13497 sec)
gpgpu_simulation_rate = 4686 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 5074349x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 29: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 11991
gpu_sim_insn = 6379
gpu_ipc =       0.5320
gpu_tot_sim_cycle = 3653967
gpu_tot_sim_insn = 63260651
gpu_tot_ipc =      17.3129
gpu_tot_issued_cta = 2364
gpu_occupancy = 4.1378% 
gpu_tot_occupancy = 62.6514% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0033
partiton_level_parallism_total  =       2.6599
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7151
L2_BW  =       0.1421 GB/Sec
L2_BW_total  =     116.1860 GB/Sec
gpu_total_sim_rate=4683

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355491, Miss = 293972, Miss_rate = 0.827, Pending_hits = 15959, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356348
	L1D_total_cache_misses = 8484480
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457307
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441937

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2364, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279585568
gpgpu_n_tot_w_icount = 8737049
gpgpu_n_stall_shd_mem = 9299221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277385
gpgpu_n_mem_write_global = 441937
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12581688
gpgpu_n_store_insn = 600482
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4840448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368984
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736438	W0_Idle:28357830	W0_Scoreboard:181690939	W1:2778675	W2:1239571	W3:759188	W4:494108	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681605
single_issue_nums: WS0:2194810	WS1:2175448	WS2:2166317	WS3:2200474	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64510976 {8:8063872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677480 {40:441937,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48540520 {40:1213513,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322554880 {40:8063872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535496 {8:441937,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48540520 {40:1213513,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962730 	23377 	50506 	109572 	212017 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353626 	2183216 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603887 	175134 	88246 	56733 	6279173 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757234 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1491 	1344 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155391  1.158874  1.161077  1.153198  1.166124  1.170223  1.166676  1.162034  1.162669  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144391  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162011  1.166443  1.162445  1.159226  1.152103  1.143917 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160828  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165693  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152022  1.167208  1.161087  1.202339  1.170133  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165282  1.160770  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162714  1.162581  1.162540 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152484  1.143683  1.152511  1.159406  1.169151  1.169459  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173803  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154842  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152853  1.169173  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162965  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159123  1.157852 
dram[11]:  1.145919  1.165406  1.147537  1.156160  1.144765  1.152923  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096232/3530273 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18728     18602     18756     18745     19044     19535     19022     19226     19647     18754     19031 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18522     18714     18237     18483     18658     18884     18434     18556     18726     19148     19159     19137     19525     19594     18792     18422 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18884     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19856     19445     19252     18727     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18430     19103     19048     20322     19077     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18846     18856     18963     19687     18967     19273     19836     19446     19046     18885     18795 
dram[7]:     18661     18477     18434     18370     18944     18134     18274     18506     18929     19275     19416     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19281     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18617     18666     18594     18346     19238     18778     19157     18606     19405     19216     19115     18525     18791 
dram[10]:     18705     19010     18690     19035     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18808     18940 
dram[11]:     18689     19243     18261     18886     18081     18893     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630721
bank skew: 20322/18081 = 1.12
chip skew: 305705/299649 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3373      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619370
bank skew: 3479/2961 = 1.17
chip skew: 51858/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8524546 n_act=294880 n_pre=294864 n_ref_event=0 n_req=342514 n_rd=303309 n_rd_L2_A=0 n_write=0 n_wr_bk=51858 bw_util=0.1516
n_activity=4232311 dram_eff=0.3357
bk0: 18725a 6639757i bk1: 18763a 6616270i bk2: 18784a 6632285i bk3: 18791a 6635928i bk4: 19156a 6605497i bk5: 18728a 6639101i bk6: 18602a 6670965i bk7: 18756a 6648212i bk8: 18745a 6625911i bk9: 19044a 6611109i bk10: 19535a 6551232i bk11: 19022a 6589008i bk12: 19226a 6549631i bk13: 19647a 6512619i bk14: 18754a 6631703i bk15: 19031a 6599590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139078
Row_Buffer_Locality_read = 0.138852
Row_Buffer_Locality_write = 0.140824
Bank_Level_Parallism = 11.024242
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236261
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151612 
total_CMD = 9370426 
util_bw = 1420668 
Wasted_Col = 2432076 
Wasted_Row = 197044 
Idle = 5320638 

BW Util Bottlenecks: 
RCDc_limit = 4016279 
RCDWRc_limit = 277368 
WTRc_limit = 1392901 
RTWc_limit = 1348811 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291260 

Commands details: 
total_CMD = 9370426 
n_nop = 8524546 
Read = 303309 
Write = 0 
L2_Alloc = 0 
L2_WB = 51858 
n_act = 294880 
n_pre = 294864 
n_ref = 0 
n_req = 342514 
total_req = 355167 

Dual Bus Interface Util: 
issued_total_row = 589744 
issued_total_col = 355167 
Row_Bus_Util =  0.062937 
CoL_Bus_Util = 0.037903 
Either_Row_CoL_Bus_Util = 0.090271 
Issued_on_Two_Bus_Simul_Util = 0.010568 
issued_two_Eff = 0.117075 
queue_avg = 16.155581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8526935 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1511
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6665640i bk1: 18623a 6672963i bk2: 18553a 6661905i bk3: 18579a 6642486i bk4: 18771a 6647053i bk5: 18543a 6663732i bk6: 18784a 6636332i bk7: 18717a 6656002i bk8: 19695a 6548911i bk9: 18809a 6612789i bk10: 19702a 6505536i bk11: 19674a 6535791i bk12: 18752a 6615322i bk13: 18909a 6596809i bk14: 18817a 6643352i bk15: 18701a 6648453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.151129 
total_CMD = 9370426 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5327338 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9370426 
n_nop = 8526935 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.062886 
CoL_Bus_Util = 0.037782 
Either_Row_CoL_Bus_Util = 0.090016 
Issued_on_Two_Bus_Simul_Util = 0.010652 
issued_two_Eff = 0.118337 
queue_avg = 15.956959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8527830 n_act=294512 n_pre=294496 n_ref_event=0 n_req=339639 n_rd=300991 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1504
n_activity=4241218 dram_eff=0.3324
bk0: 18522a 6715869i bk1: 18714a 6710747i bk2: 18237a 6754055i bk3: 18483a 6733972i bk4: 18658a 6721114i bk5: 18884a 6689835i bk6: 18434a 6728548i bk7: 18556a 6710703i bk8: 18726a 6667591i bk9: 19148a 6643110i bk10: 19159a 6610208i bk11: 19137a 6618464i bk12: 19525a 6592605i bk13: 19594a 6579002i bk14: 18792a 6675616i bk15: 18422a 6718236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132870
Row_Buffer_Locality_read = 0.133110
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729596
Bank_Level_Parallism_Col = 2.636858
Bank_Level_Parallism_Ready = 1.231965
write_to_read_ratio_blp_rw_average = 0.190592
GrpLevelPara = 2.182234 

BW Util details:
bwutil = 0.150444 
total_CMD = 9370426 
util_bw = 1409728 
Wasted_Col = 2448658 
Wasted_Row = 198059 
Idle = 5313981 

BW Util Bottlenecks: 
RCDc_limit = 4034493 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316404 
rwq = 0 
CCDLc_limit_alone = 221575 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9370426 
n_nop = 8527830 
Read = 300991 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294512 
n_pre = 294496 
n_ref = 0 
n_req = 339639 
total_req = 352432 

Dual Bus Interface Util: 
issued_total_row = 589008 
issued_total_col = 352432 
Row_Bus_Util =  0.062858 
CoL_Bus_Util = 0.037611 
Either_Row_CoL_Bus_Util = 0.089921 
Issued_on_Two_Bus_Simul_Util = 0.010549 
issued_two_Eff = 0.117309 
queue_avg = 14.769695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8527045 n_act=293901 n_pre=293885 n_ref_event=0 n_req=341234 n_rd=302409 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1511
n_activity=4232815 dram_eff=0.3346
bk0: 18645a 6655831i bk1: 18628a 6672440i bk2: 18839a 6662599i bk3: 18279a 6679141i bk4: 18935a 6622389i bk5: 18951a 6618962i bk6: 19158a 6591346i bk7: 18126a 6695937i bk8: 19169a 6594281i bk9: 18675a 6617592i bk10: 19359a 6551902i bk11: 19373a 6549844i bk12: 19458a 6536537i bk13: 19662a 6537456i bk14: 18884a 6620764i bk15: 18268a 6689818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003680
Bank_Level_Parallism_Col = 2.674322
Bank_Level_Parallism_Ready = 1.237838
write_to_read_ratio_blp_rw_average = 0.195696
GrpLevelPara = 2.206534 

BW Util details:
bwutil = 0.151136 
total_CMD = 9370426 
util_bw = 1416212 
Wasted_Col = 2428991 
Wasted_Row = 199936 
Idle = 5325287 

BW Util Bottlenecks: 
RCDc_limit = 4006746 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9370426 
n_nop = 8527045 
Read = 302409 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293901 
n_pre = 293885 
n_ref = 0 
n_req = 341234 
total_req = 354053 

Dual Bus Interface Util: 
issued_total_row = 587786 
issued_total_col = 354053 
Row_Bus_Util =  0.062728 
CoL_Bus_Util = 0.037784 
Either_Row_CoL_Bus_Util = 0.090005 
Issued_on_Two_Bus_Simul_Util = 0.010507 
issued_two_Eff = 0.116742 
queue_avg = 16.350464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8526845 n_act=294677 n_pre=294661 n_ref_event=0 n_req=342712 n_rd=304011 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1518
n_activity=4236267 dram_eff=0.3357
bk0: 18203a 6688438i bk1: 19071a 6575641i bk2: 18820a 6610811i bk3: 18923a 6605767i bk4: 18760a 6627793i bk5: 18437a 6655378i bk6: 18965a 6592467i bk7: 19006a 6579122i bk8: 19084a 6580746i bk9: 19632a 6507270i bk10: 19303a 6513254i bk11: 19856a 6487085i bk12: 19445a 6520602i bk13: 19252a 6548758i bk14: 18727a 6612636i bk15: 18527a 6654771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121592
Bank_Level_Parallism_Col = 2.685376
Bank_Level_Parallism_Ready = 1.237906
write_to_read_ratio_blp_rw_average = 0.197069
GrpLevelPara = 2.214744 

BW Util details:
bwutil = 0.151757 
total_CMD = 9370426 
util_bw = 1422032 
Wasted_Col = 2428132 
Wasted_Row = 200638 
Idle = 5319624 

BW Util Bottlenecks: 
RCDc_limit = 4012373 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9370426 
n_nop = 8526845 
Read = 304011 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294677 
n_pre = 294661 
n_ref = 0 
n_req = 342712 
total_req = 355508 

Dual Bus Interface Util: 
issued_total_row = 589338 
issued_total_col = 355508 
Row_Bus_Util =  0.062893 
CoL_Bus_Util = 0.037939 
Either_Row_CoL_Bus_Util = 0.090026 
Issued_on_Two_Bus_Simul_Util = 0.010807 
issued_two_Eff = 0.120042 
queue_avg = 16.609457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8525332 n_act=294819 n_pre=294803 n_ref_event=0 n_req=344526 n_rd=305705 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1526
n_activity=4230228 dram_eff=0.338
bk0: 19164a 6533451i bk1: 18705a 6592340i bk2: 18866a 6568437i bk3: 18783a 6571199i bk4: 19209a 6560230i bk5: 19192a 6539598i bk6: 19087a 6565032i bk7: 18430a 6636422i bk8: 19103a 6544944i bk9: 19048a 6532236i bk10: 20322a 6422235i bk11: 19077a 6519321i bk12: 19571a 6464847i bk13: 19586a 6483809i bk14: 18587a 6584157i bk15: 18975a 6557729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144279
Row_Buffer_Locality_read = 0.144168
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.309175
Bank_Level_Parallism_Col = 2.704819
Bank_Level_Parallism_Ready = 1.242657
write_to_read_ratio_blp_rw_average = 0.198639
GrpLevelPara = 2.227616 

BW Util details:
bwutil = 0.152589 
total_CMD = 9370426 
util_bw = 1429824 
Wasted_Col = 2416338 
Wasted_Row = 198774 
Idle = 5325490 

BW Util Bottlenecks: 
RCDc_limit = 4000662 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325085 
rwq = 0 
CCDLc_limit_alone = 225145 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9370426 
n_nop = 8525332 
Read = 305705 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294819 
n_pre = 294803 
n_ref = 0 
n_req = 344526 
total_req = 357456 

Dual Bus Interface Util: 
issued_total_row = 589622 
issued_total_col = 357456 
Row_Bus_Util =  0.062924 
CoL_Bus_Util = 0.038147 
Either_Row_CoL_Bus_Util = 0.090187 
Issued_on_Two_Bus_Simul_Util = 0.010884 
issued_two_Eff = 0.120678 
queue_avg = 17.352489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8527456 n_act=294513 n_pre=294497 n_ref_event=0 n_req=342883 n_rd=304067 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1519
n_activity=4229832 dram_eff=0.3364
bk0: 18587a 6647008i bk1: 18456a 6663059i bk2: 18833a 6626570i bk3: 19001a 6608275i bk4: 18590a 6650986i bk5: 18846a 6622928i bk6: 18856a 6613084i bk7: 18963a 6593399i bk8: 19687a 6526637i bk9: 18967a 6586357i bk10: 19273a 6554246i bk11: 19836a 6524902i bk12: 19446a 6535480i bk13: 19046a 6573685i bk14: 18885a 6605458i bk15: 18795a 6622159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141074
Row_Buffer_Locality_read = 0.140933
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.089152
Bank_Level_Parallism_Col = 2.685278
Bank_Level_Parallism_Ready = 1.241438
write_to_read_ratio_blp_rw_average = 0.196175
GrpLevelPara = 2.210578 

BW Util details:
bwutil = 0.151865 
total_CMD = 9370426 
util_bw = 1423044 
Wasted_Col = 2424688 
Wasted_Row = 197330 
Idle = 5325364 

BW Util Bottlenecks: 
RCDc_limit = 4006270 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9370426 
n_nop = 8527456 
Read = 304067 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294513 
n_pre = 294497 
n_ref = 0 
n_req = 342883 
total_req = 355761 

Dual Bus Interface Util: 
issued_total_row = 589010 
issued_total_col = 355761 
Row_Bus_Util =  0.062858 
CoL_Bus_Util = 0.037966 
Either_Row_CoL_Bus_Util = 0.089961 
Issued_on_Two_Bus_Simul_Util = 0.010864 
issued_two_Eff = 0.120765 
queue_avg = 16.405190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8533259 n_act=292411 n_pre=292395 n_ref_event=0 n_req=338322 n_rd=299649 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.1499
n_activity=4222300 dram_eff=0.3326
bk0: 18661a 6694765i bk1: 18477a 6700153i bk2: 18434a 6717857i bk3: 18370a 6718547i bk4: 18944a 6665122i bk5: 18134a 6736565i bk6: 18274a 6709884i bk7: 18506a 6711236i bk8: 18929a 6645828i bk9: 19275a 6602044i bk10: 19416a 6565763i bk11: 18835a 6633964i bk12: 18884a 6626904i bk13: 19456a 6585070i bk14: 18525a 6680008i bk15: 18529a 6695903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135702
Row_Buffer_Locality_read = 0.135599
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826165
Bank_Level_Parallism_Col = 2.655224
Bank_Level_Parallism_Ready = 1.232519
write_to_read_ratio_blp_rw_average = 0.195289
GrpLevelPara = 2.191932 

BW Util details:
bwutil = 0.149876 
total_CMD = 9370426 
util_bw = 1404404 
Wasted_Col = 2430134 
Wasted_Row = 202958 
Idle = 5332930 

BW Util Bottlenecks: 
RCDc_limit = 3997691 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9370426 
n_nop = 8533259 
Read = 299649 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292411 
n_pre = 292395 
n_ref = 0 
n_req = 338322 
total_req = 351101 

Dual Bus Interface Util: 
issued_total_row = 584806 
issued_total_col = 351101 
Row_Bus_Util =  0.062410 
CoL_Bus_Util = 0.037469 
Either_Row_CoL_Bus_Util = 0.089341 
Issued_on_Two_Bus_Simul_Util = 0.010537 
issued_two_Eff = 0.117945 
queue_avg = 15.460338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4603
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8527609 n_act=293838 n_pre=293822 n_ref_event=0 n_req=340397 n_rd=301540 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1508
n_activity=4233374 dram_eff=0.3338
bk0: 18542a 6711234i bk1: 18393a 6711593i bk2: 18390a 6703549i bk3: 18340a 6709386i bk4: 18305a 6724721i bk5: 19102a 6641724i bk6: 18917a 6637653i bk7: 18675a 6677289i bk8: 19312a 6612461i bk9: 18655a 6662440i bk10: 19835a 6540642i bk11: 19281a 6580886i bk12: 19156a 6571317i bk13: 19122a 6604985i bk14: 18943a 6626469i bk15: 18572a 6665272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136779
Row_Buffer_Locality_read = 0.136692
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876529
Bank_Level_Parallism_Col = 2.659622
Bank_Level_Parallism_Ready = 1.236141
write_to_read_ratio_blp_rw_average = 0.193793
GrpLevelPara = 2.196146 

BW Util details:
bwutil = 0.150819 
total_CMD = 9370426 
util_bw = 1413236 
Wasted_Col = 2434398 
Wasted_Row = 199629 
Idle = 5323163 

BW Util Bottlenecks: 
RCDc_limit = 4012432 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9370426 
n_nop = 8527609 
Read = 301540 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293838 
n_pre = 293822 
n_ref = 0 
n_req = 340397 
total_req = 353309 

Dual Bus Interface Util: 
issued_total_row = 587660 
issued_total_col = 353309 
Row_Bus_Util =  0.062714 
CoL_Bus_Util = 0.037705 
Either_Row_CoL_Bus_Util = 0.089944 
Issued_on_Two_Bus_Simul_Util = 0.010475 
issued_two_Eff = 0.116457 
queue_avg = 15.601196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8532012 n_act=292770 n_pre=292754 n_ref_event=0 n_req=339291 n_rd=300599 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1503
n_activity=4230636 dram_eff=0.3328
bk0: 18476a 6701736i bk1: 18409a 6708029i bk2: 18660a 6698216i bk3: 18617a 6683365i bk4: 18666a 6689402i bk5: 18594a 6699131i bk6: 18346a 6720364i bk7: 19238a 6611128i bk8: 18778a 6639336i bk9: 19157a 6623442i bk10: 18606a 6628158i bk11: 19405a 6566446i bk12: 19216a 6581825i bk13: 19115a 6598008i bk14: 18525a 6686256i bk15: 18791a 6672055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137115
Row_Buffer_Locality_read = 0.137166
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857861
Bank_Level_Parallism_Col = 2.656639
Bank_Level_Parallism_Ready = 1.234899
write_to_read_ratio_blp_rw_average = 0.193643
GrpLevelPara = 2.193756 

BW Util details:
bwutil = 0.150267 
total_CMD = 9370426 
util_bw = 1408068 
Wasted_Col = 2429353 
Wasted_Row = 205457 
Idle = 5327548 

BW Util Bottlenecks: 
RCDc_limit = 3998379 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9370426 
n_nop = 8532012 
Read = 300599 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292770 
n_pre = 292754 
n_ref = 0 
n_req = 339291 
total_req = 352017 

Dual Bus Interface Util: 
issued_total_row = 585524 
issued_total_col = 352017 
Row_Bus_Util =  0.062486 
CoL_Bus_Util = 0.037567 
Either_Row_CoL_Bus_Util = 0.089474 
Issued_on_Two_Bus_Simul_Util = 0.010579 
issued_two_Eff = 0.118232 
queue_avg = 15.710980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.711
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8525392 n_act=295080 n_pre=295064 n_ref_event=0 n_req=342772 n_rd=303841 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1518
n_activity=4238375 dram_eff=0.3357
bk0: 18705a 6647426i bk1: 19010a 6604089i bk2: 18690a 6655107i bk3: 19035a 6621731i bk4: 18991a 6636424i bk5: 19220a 6604983i bk6: 18587a 6650651i bk7: 18734a 6650665i bk8: 18707a 6640039i bk9: 18858a 6611401i bk10: 19482a 6526205i bk11: 19495a 6521174i bk12: 19010a 6579041i bk13: 19569a 6526461i bk14: 18808a 6616778i bk15: 18940a 6592665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139136
Row_Buffer_Locality_read = 0.139037
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031596
Bank_Level_Parallism_Col = 2.676409
Bank_Level_Parallism_Ready = 1.235919
write_to_read_ratio_blp_rw_average = 0.196291
GrpLevelPara = 2.206900 

BW Util details:
bwutil = 0.151837 
total_CMD = 9370426 
util_bw = 1422780 
Wasted_Col = 2432694 
Wasted_Row = 198728 
Idle = 5316224 

BW Util Bottlenecks: 
RCDc_limit = 4018985 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9370426 
n_nop = 8525392 
Read = 303841 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295080 
n_pre = 295064 
n_ref = 0 
n_req = 342772 
total_req = 355695 

Dual Bus Interface Util: 
issued_total_row = 590144 
issued_total_col = 355695 
Row_Bus_Util =  0.062979 
CoL_Bus_Util = 0.037959 
Either_Row_CoL_Bus_Util = 0.090181 
Issued_on_Two_Bus_Simul_Util = 0.010758 
issued_two_Eff = 0.119291 
queue_avg = 16.161505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1615
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9370426 n_nop=8525959 n_act=294235 n_pre=294219 n_ref_event=0 n_req=340730 n_rd=302227 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1509
n_activity=4227540 dram_eff=0.3345
bk0: 18689a 6683521i bk1: 19243a 6639948i bk2: 18261a 6708170i bk3: 18886a 6648780i bk4: 18081a 6718125i bk5: 18893a 6659000i bk6: 18503a 6691268i bk7: 19196a 6620930i bk8: 18933a 6636988i bk9: 19433a 6587748i bk10: 18510a 6653832i bk11: 19882a 6535775i bk12: 19255a 6595441i bk13: 19165a 6596236i bk14: 18535a 6705735i bk15: 18762a 6634705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136457
Row_Buffer_Locality_read = 0.136338
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887790
Bank_Level_Parallism_Col = 2.651550
Bank_Level_Parallism_Ready = 1.233569
write_to_read_ratio_blp_rw_average = 0.192950
GrpLevelPara = 2.194515 

BW Util details:
bwutil = 0.150925 
total_CMD = 9370426 
util_bw = 1414228 
Wasted_Col = 2439001 
Wasted_Row = 195315 
Idle = 5321882 

BW Util Bottlenecks: 
RCDc_limit = 4023471 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317386 
rwq = 0 
CCDLc_limit_alone = 221788 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9370426 
n_nop = 8525959 
Read = 302227 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294235 
n_pre = 294219 
n_ref = 0 
n_req = 340730 
total_req = 353557 

Dual Bus Interface Util: 
issued_total_row = 588454 
issued_total_col = 353557 
Row_Bus_Util =  0.062799 
CoL_Bus_Util = 0.037731 
Either_Row_CoL_Bus_Util = 0.090120 
Issued_on_Two_Bus_Simul_Util = 0.010410 
issued_two_Eff = 0.115510 
queue_avg = 15.680308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376394, Miss = 154622, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374718, Miss = 154878, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677903, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372085, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379109, Miss = 153173, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381590, Miss = 154050, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381375, Miss = 155567, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371324, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390939, Miss = 154416, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383921, Miss = 155816, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378004, Miss = 154895, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378228, Miss = 155242, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383235, Miss = 154999, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678123, Miss = 153166, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378260, Miss = 152668, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386132, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376098, Miss = 153252, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378889, Miss = 152389, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379805, Miss = 154422, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374430, Miss = 154092, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382984, Miss = 155966, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373874, Miss = 151871, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391912, Miss = 156570, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719322
L2_total_cache_misses = 3705218
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441937
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719322
icnt_total_pkts_simt_to_mem=9719322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719322
Req_Network_cycles = 3653967
Req_Network_injected_packets_per_cycle =       2.6599 
Req_Network_conflicts_per_cycle =       1.6969
Req_Network_conflicts_per_cycle_util =       3.6275
Req_Bank_Level_Parallism =       5.6862
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5148
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7993

Reply_Network_injected_packets_num = 9719322
Reply_Network_cycles = 3653967
Reply_Network_injected_packets_per_cycle =        2.6599
Reply_Network_conflicts_per_cycle =        1.1357
Reply_Network_conflicts_per_cycle_util =       2.4213
Reply_Bank_Level_Parallism =       5.6708
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1341
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0887
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 8 sec (13508 sec)
gpgpu_simulation_rate = 4683 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 5055555x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 30: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 11211
gpu_sim_insn = 6373
gpu_ipc =       0.5685
gpu_tot_sim_cycle = 3665178
gpu_tot_sim_insn = 63267024
gpu_tot_ipc =      17.2617
gpu_tot_issued_cta = 2365
gpu_occupancy = 4.2715% 
gpu_tot_occupancy = 62.6451% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       2.6518
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7150
L2_BW  =       0.1247 GB/Sec
L2_BW_total  =     115.8310 GB/Sec
gpu_total_sim_rate=4679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355541, Miss = 293996, Miss_rate = 0.827, Pending_hits = 15969, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344113, Miss = 284101, Miss_rate = 0.826, Pending_hits = 15351, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356398
	L1D_total_cache_misses = 8484504
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457317
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457317
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441940

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279596000
gpgpu_n_tot_w_icount = 8737375
gpgpu_n_stall_shd_mem = 9299228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277414
gpgpu_n_mem_write_global = 441940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12581994
gpgpu_n_store_insn = 600485
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4842496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736503	W0_Idle:28376847	W0_Scoreboard:181696371	W1:2778731	W2:1239626	W3:759188	W4:494131	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681797
single_issue_nums: WS0:2194992	WS1:2175496	WS2:2166365	WS3:2200522	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64511160 {8:8063895,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677600 {40:441940,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48540760 {40:1213519,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322555800 {40:8063895,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535520 {8:441940,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48540760 {40:1213519,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962741 	23377 	50506 	109572 	212018 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353646 	2183228 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603893 	175134 	88246 	56733 	6279199 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757266 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1494 	1348 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155382  1.158865  1.161077  1.153198  1.166124  1.170223  1.166676  1.162034  1.162669  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144391  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162055  1.166443  1.162436  1.159226  1.152103  1.143909 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160819  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174893  1.165429  1.160154  1.165684  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152022  1.167208  1.161087  1.202339  1.170133  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165273  1.160770  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162714  1.162581  1.162531 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152484  1.143683  1.152511  1.159406  1.169151  1.169459  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173803  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154842  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152853  1.169165  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157753  1.162956  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159123  1.157852 
dram[11]:  1.145919  1.165406  1.147537  1.156160  1.144765  1.152923  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096244/3530284 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18729     18603     18756     18745     19044     19535     19022     19226     19647     18754     19031 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18522     18714     18237     18483     18658     18884     18434     18556     18726     19148     19161     19137     19526     19594     18792     18423 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18885     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19856     19445     19252     18728     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18430     19103     19048     20322     19077     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18847     18856     18963     19687     18967     19273     19836     19446     19046     18885     18796 
dram[7]:     18661     18477     18434     18370     18944     18134     18274     18506     18929     19275     19416     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19281     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18617     18666     18594     18346     19238     18778     19157     18606     19406     19216     19115     18525     18791 
dram[10]:     18705     19010     18690     19036     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18808     18940 
dram[11]:     18689     19243     18261     18886     18081     18893     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630733
bank skew: 20322/18081 = 1.12
chip skew: 305705/299649 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3373      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619370
bank skew: 3479/2961 = 1.17
chip skew: 51858/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8553288 n_act=294882 n_pre=294866 n_ref_event=0 n_req=342516 n_rd=303311 n_rd_L2_A=0 n_write=0 n_wr_bk=51858 bw_util=0.1511
n_activity=4232515 dram_eff=0.3357
bk0: 18725a 6668506i bk1: 18763a 6645019i bk2: 18784a 6661034i bk3: 18791a 6664677i bk4: 19156a 6634247i bk5: 18729a 6667802i bk6: 18603a 6699664i bk7: 18756a 6676958i bk8: 18745a 6654658i bk9: 19044a 6639856i bk10: 19535a 6579979i bk11: 19022a 6617755i bk12: 19226a 6578378i bk13: 19647a 6541366i bk14: 18754a 6660450i bk15: 19031a 6628339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139077
Row_Buffer_Locality_read = 0.138851
Row_Buffer_Locality_write = 0.140824
Bank_Level_Parallism = 11.023999
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151149 
total_CMD = 9399174 
util_bw = 1420676 
Wasted_Col = 2432124 
Wasted_Row = 197092 
Idle = 5349282 

BW Util Bottlenecks: 
RCDc_limit = 4016327 
RCDWRc_limit = 277368 
WTRc_limit = 1392901 
RTWc_limit = 1348811 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291260 

Commands details: 
total_CMD = 9399174 
n_nop = 8553288 
Read = 303311 
Write = 0 
L2_Alloc = 0 
L2_WB = 51858 
n_act = 294882 
n_pre = 294866 
n_ref = 0 
n_req = 342516 
total_req = 355169 

Dual Bus Interface Util: 
issued_total_row = 589748 
issued_total_col = 355169 
Row_Bus_Util =  0.062745 
CoL_Bus_Util = 0.037787 
Either_Row_CoL_Bus_Util = 0.089996 
Issued_on_Two_Bus_Simul_Util = 0.010536 
issued_two_Eff = 0.117074 
queue_avg = 16.106167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8555683 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1507
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6694388i bk1: 18623a 6701711i bk2: 18553a 6690653i bk3: 18579a 6671234i bk4: 18771a 6675801i bk5: 18543a 6692480i bk6: 18784a 6665080i bk7: 18717a 6684750i bk8: 19695a 6577659i bk9: 18809a 6641537i bk10: 19702a 6534284i bk11: 19674a 6564539i bk12: 18752a 6644070i bk13: 18909a 6625557i bk14: 18817a 6672100i bk15: 18701a 6677201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.150666 
total_CMD = 9399174 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5356086 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9399174 
n_nop = 8555683 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.062694 
CoL_Bus_Util = 0.037667 
Either_Row_CoL_Bus_Util = 0.089741 
Issued_on_Two_Bus_Simul_Util = 0.010620 
issued_two_Eff = 0.118337 
queue_avg = 15.908154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8556568 n_act=294515 n_pre=294499 n_ref_event=0 n_req=339643 n_rd=300995 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.15
n_activity=4241434 dram_eff=0.3324
bk0: 18522a 6744613i bk1: 18714a 6739491i bk2: 18237a 6782801i bk3: 18483a 6762718i bk4: 18658a 6749862i bk5: 18884a 6718584i bk6: 18434a 6757298i bk7: 18556a 6739453i bk8: 18726a 6696342i bk9: 19148a 6671861i bk10: 19161a 6638904i bk11: 19137a 6647212i bk12: 19526a 6621305i bk13: 19594a 6607749i bk14: 18792a 6704363i bk15: 18423a 6746927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132872
Row_Buffer_Locality_read = 0.133112
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729344
Bank_Level_Parallism_Col = 2.636837
Bank_Level_Parallism_Ready = 1.231963
write_to_read_ratio_blp_rw_average = 0.190589
GrpLevelPara = 2.182220 

BW Util details:
bwutil = 0.149986 
total_CMD = 9399174 
util_bw = 1409744 
Wasted_Col = 2448710 
Wasted_Row = 198107 
Idle = 5342613 

BW Util Bottlenecks: 
RCDc_limit = 4034557 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316406 
rwq = 0 
CCDLc_limit_alone = 221577 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9399174 
n_nop = 8556568 
Read = 300995 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294515 
n_pre = 294499 
n_ref = 0 
n_req = 339643 
total_req = 352436 

Dual Bus Interface Util: 
issued_total_row = 589014 
issued_total_col = 352436 
Row_Bus_Util =  0.062667 
CoL_Bus_Util = 0.037496 
Either_Row_CoL_Bus_Util = 0.089647 
Issued_on_Two_Bus_Simul_Util = 0.010516 
issued_two_Eff = 0.117307 
queue_avg = 14.724524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8555790 n_act=293902 n_pre=293886 n_ref_event=0 n_req=341235 n_rd=302410 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1507
n_activity=4232917 dram_eff=0.3346
bk0: 18645a 6684579i bk1: 18628a 6701188i bk2: 18839a 6691347i bk3: 18279a 6707889i bk4: 18935a 6651137i bk5: 18951a 6647710i bk6: 19158a 6620094i bk7: 18126a 6724685i bk8: 19169a 6623029i bk9: 18675a 6646340i bk10: 19359a 6580650i bk11: 19373a 6578592i bk12: 19458a 6565285i bk13: 19662a 6566204i bk14: 18885a 6649464i bk15: 18268a 6718565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003558
Bank_Level_Parallism_Col = 2.674311
Bank_Level_Parallism_Ready = 1.237837
write_to_read_ratio_blp_rw_average = 0.195695
GrpLevelPara = 2.206526 

BW Util details:
bwutil = 0.150675 
total_CMD = 9399174 
util_bw = 1416216 
Wasted_Col = 2429015 
Wasted_Row = 199960 
Idle = 5353983 

BW Util Bottlenecks: 
RCDc_limit = 4006770 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9399174 
n_nop = 8555790 
Read = 302410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293902 
n_pre = 293886 
n_ref = 0 
n_req = 341235 
total_req = 354054 

Dual Bus Interface Util: 
issued_total_row = 587788 
issued_total_col = 354054 
Row_Bus_Util =  0.062536 
CoL_Bus_Util = 0.037669 
Either_Row_CoL_Bus_Util = 0.089730 
Issued_on_Two_Bus_Simul_Util = 0.010475 
issued_two_Eff = 0.116742 
queue_avg = 16.300455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8555590 n_act=294678 n_pre=294662 n_ref_event=0 n_req=342713 n_rd=304012 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1513
n_activity=4236369 dram_eff=0.3357
bk0: 18203a 6717185i bk1: 19071a 6604388i bk2: 18820a 6639558i bk3: 18923a 6634515i bk4: 18760a 6656541i bk5: 18437a 6684126i bk6: 18965a 6621215i bk7: 19006a 6607870i bk8: 19084a 6609494i bk9: 19632a 6536018i bk10: 19303a 6542002i bk11: 19856a 6515834i bk12: 19445a 6549351i bk13: 19252a 6577507i bk14: 18728a 6641336i bk15: 18527a 6683518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121469
Bank_Level_Parallism_Col = 2.685365
Bank_Level_Parallism_Ready = 1.237906
write_to_read_ratio_blp_rw_average = 0.197067
GrpLevelPara = 2.214736 

BW Util details:
bwutil = 0.151294 
total_CMD = 9399174 
util_bw = 1422036 
Wasted_Col = 2428156 
Wasted_Row = 200662 
Idle = 5348320 

BW Util Bottlenecks: 
RCDc_limit = 4012397 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9399174 
n_nop = 8555590 
Read = 304012 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294678 
n_pre = 294662 
n_ref = 0 
n_req = 342713 
total_req = 355509 

Dual Bus Interface Util: 
issued_total_row = 589340 
issued_total_col = 355509 
Row_Bus_Util =  0.062701 
CoL_Bus_Util = 0.037823 
Either_Row_CoL_Bus_Util = 0.089751 
Issued_on_Two_Bus_Simul_Util = 0.010774 
issued_two_Eff = 0.120041 
queue_avg = 16.558657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8554080 n_act=294819 n_pre=294803 n_ref_event=0 n_req=344526 n_rd=305705 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1521
n_activity=4230228 dram_eff=0.338
bk0: 19164a 6562199i bk1: 18705a 6621088i bk2: 18866a 6597185i bk3: 18783a 6599947i bk4: 19209a 6588978i bk5: 19192a 6568346i bk6: 19087a 6593780i bk7: 18430a 6665170i bk8: 19103a 6573692i bk9: 19048a 6560984i bk10: 20322a 6450983i bk11: 19077a 6548069i bk12: 19571a 6493595i bk13: 19586a 6512557i bk14: 18587a 6612905i bk15: 18975a 6586477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144279
Row_Buffer_Locality_read = 0.144168
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.309175
Bank_Level_Parallism_Col = 2.704819
Bank_Level_Parallism_Ready = 1.242657
write_to_read_ratio_blp_rw_average = 0.198639
GrpLevelPara = 2.227616 

BW Util details:
bwutil = 0.152122 
total_CMD = 9399174 
util_bw = 1429824 
Wasted_Col = 2416338 
Wasted_Row = 198774 
Idle = 5354238 

BW Util Bottlenecks: 
RCDc_limit = 4000662 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325085 
rwq = 0 
CCDLc_limit_alone = 225145 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9399174 
n_nop = 8554080 
Read = 305705 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294819 
n_pre = 294803 
n_ref = 0 
n_req = 344526 
total_req = 357456 

Dual Bus Interface Util: 
issued_total_row = 589622 
issued_total_col = 357456 
Row_Bus_Util =  0.062731 
CoL_Bus_Util = 0.038031 
Either_Row_CoL_Bus_Util = 0.089912 
Issued_on_Two_Bus_Simul_Util = 0.010850 
issued_two_Eff = 0.120678 
queue_avg = 17.299416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2994
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8556198 n_act=294515 n_pre=294499 n_ref_event=0 n_req=342885 n_rd=304069 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1514
n_activity=4230036 dram_eff=0.3364
bk0: 18587a 6675755i bk1: 18456a 6691806i bk2: 18833a 6655317i bk3: 19001a 6637023i bk4: 18590a 6679734i bk5: 18847a 6651627i bk6: 18856a 6641830i bk7: 18963a 6622146i bk8: 19687a 6555384i bk9: 18967a 6615106i bk10: 19273a 6582995i bk11: 19836a 6553651i bk12: 19446a 6564229i bk13: 19046a 6602434i bk14: 18885a 6634207i bk15: 18796a 6650859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141074
Row_Buffer_Locality_read = 0.140932
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.088907
Bank_Level_Parallism_Col = 2.685256
Bank_Level_Parallism_Ready = 1.241437
write_to_read_ratio_blp_rw_average = 0.196172
GrpLevelPara = 2.210563 

BW Util details:
bwutil = 0.151402 
total_CMD = 9399174 
util_bw = 1423052 
Wasted_Col = 2424736 
Wasted_Row = 197378 
Idle = 5354008 

BW Util Bottlenecks: 
RCDc_limit = 4006318 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9399174 
n_nop = 8556198 
Read = 304069 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294515 
n_pre = 294499 
n_ref = 0 
n_req = 342885 
total_req = 355763 

Dual Bus Interface Util: 
issued_total_row = 589014 
issued_total_col = 355763 
Row_Bus_Util =  0.062667 
CoL_Bus_Util = 0.037850 
Either_Row_CoL_Bus_Util = 0.089686 
Issued_on_Two_Bus_Simul_Util = 0.010831 
issued_two_Eff = 0.120764 
queue_avg = 16.355013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8562007 n_act=292411 n_pre=292395 n_ref_event=0 n_req=338322 n_rd=299649 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.1494
n_activity=4222300 dram_eff=0.3326
bk0: 18661a 6723513i bk1: 18477a 6728901i bk2: 18434a 6746605i bk3: 18370a 6747295i bk4: 18944a 6693870i bk5: 18134a 6765313i bk6: 18274a 6738632i bk7: 18506a 6739984i bk8: 18929a 6674576i bk9: 19275a 6630792i bk10: 19416a 6594511i bk11: 18835a 6662712i bk12: 18884a 6655652i bk13: 19456a 6613818i bk14: 18525a 6708756i bk15: 18529a 6724651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135702
Row_Buffer_Locality_read = 0.135599
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826165
Bank_Level_Parallism_Col = 2.655224
Bank_Level_Parallism_Ready = 1.232519
write_to_read_ratio_blp_rw_average = 0.195289
GrpLevelPara = 2.191932 

BW Util details:
bwutil = 0.149418 
total_CMD = 9399174 
util_bw = 1404404 
Wasted_Col = 2430134 
Wasted_Row = 202958 
Idle = 5361678 

BW Util Bottlenecks: 
RCDc_limit = 3997691 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9399174 
n_nop = 8562007 
Read = 299649 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292411 
n_pre = 292395 
n_ref = 0 
n_req = 338322 
total_req = 351101 

Dual Bus Interface Util: 
issued_total_row = 584806 
issued_total_col = 351101 
Row_Bus_Util =  0.062219 
CoL_Bus_Util = 0.037354 
Either_Row_CoL_Bus_Util = 0.089068 
Issued_on_Two_Bus_Simul_Util = 0.010505 
issued_two_Eff = 0.117945 
queue_avg = 15.413052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8556357 n_act=293838 n_pre=293822 n_ref_event=0 n_req=340397 n_rd=301540 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1504
n_activity=4233374 dram_eff=0.3338
bk0: 18542a 6739982i bk1: 18393a 6740341i bk2: 18390a 6732297i bk3: 18340a 6738134i bk4: 18305a 6753469i bk5: 19102a 6670472i bk6: 18917a 6666401i bk7: 18675a 6706037i bk8: 19312a 6641209i bk9: 18655a 6691188i bk10: 19835a 6569390i bk11: 19281a 6609634i bk12: 19156a 6600065i bk13: 19122a 6633733i bk14: 18943a 6655217i bk15: 18572a 6694020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136779
Row_Buffer_Locality_read = 0.136692
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876529
Bank_Level_Parallism_Col = 2.659622
Bank_Level_Parallism_Ready = 1.236141
write_to_read_ratio_blp_rw_average = 0.193793
GrpLevelPara = 2.196146 

BW Util details:
bwutil = 0.150357 
total_CMD = 9399174 
util_bw = 1413236 
Wasted_Col = 2434398 
Wasted_Row = 199629 
Idle = 5351911 

BW Util Bottlenecks: 
RCDc_limit = 4012432 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9399174 
n_nop = 8556357 
Read = 301540 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293838 
n_pre = 293822 
n_ref = 0 
n_req = 340397 
total_req = 353309 

Dual Bus Interface Util: 
issued_total_row = 587660 
issued_total_col = 353309 
Row_Bus_Util =  0.062523 
CoL_Bus_Util = 0.037589 
Either_Row_CoL_Bus_Util = 0.089669 
Issued_on_Two_Bus_Simul_Util = 0.010443 
issued_two_Eff = 0.116457 
queue_avg = 15.553479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5535
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8560757 n_act=292771 n_pre=292755 n_ref_event=0 n_req=339292 n_rd=300600 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1498
n_activity=4230738 dram_eff=0.3328
bk0: 18476a 6730484i bk1: 18409a 6736777i bk2: 18660a 6726964i bk3: 18617a 6712113i bk4: 18666a 6718150i bk5: 18594a 6727879i bk6: 18346a 6749112i bk7: 19238a 6639876i bk8: 18778a 6668084i bk9: 19157a 6652190i bk10: 18606a 6656906i bk11: 19406a 6595146i bk12: 19216a 6610573i bk13: 19115a 6626756i bk14: 18525a 6715004i bk15: 18791a 6700803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137115
Row_Buffer_Locality_read = 0.137166
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857740
Bank_Level_Parallism_Col = 2.656629
Bank_Level_Parallism_Ready = 1.234898
write_to_read_ratio_blp_rw_average = 0.193642
GrpLevelPara = 2.193749 

BW Util details:
bwutil = 0.149808 
total_CMD = 9399174 
util_bw = 1408072 
Wasted_Col = 2429377 
Wasted_Row = 205481 
Idle = 5356244 

BW Util Bottlenecks: 
RCDc_limit = 3998403 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9399174 
n_nop = 8560757 
Read = 300600 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292771 
n_pre = 292755 
n_ref = 0 
n_req = 339292 
total_req = 352018 

Dual Bus Interface Util: 
issued_total_row = 585526 
issued_total_col = 352018 
Row_Bus_Util =  0.062295 
CoL_Bus_Util = 0.037452 
Either_Row_CoL_Bus_Util = 0.089201 
Issued_on_Two_Bus_Simul_Util = 0.010546 
issued_two_Eff = 0.118231 
queue_avg = 15.662927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6629
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8554137 n_act=295081 n_pre=295065 n_ref_event=0 n_req=342773 n_rd=303842 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1514
n_activity=4238477 dram_eff=0.3357
bk0: 18705a 6676175i bk1: 19010a 6632838i bk2: 18690a 6683856i bk3: 19036a 6650431i bk4: 18991a 6665171i bk5: 19220a 6633730i bk6: 18587a 6679398i bk7: 18734a 6679412i bk8: 18707a 6668787i bk9: 18858a 6640149i bk10: 19482a 6554953i bk11: 19495a 6549922i bk12: 19010a 6607789i bk13: 19569a 6555209i bk14: 18808a 6645526i bk15: 18940a 6621413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139136
Row_Buffer_Locality_read = 0.139036
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031474
Bank_Level_Parallism_Col = 2.676399
Bank_Level_Parallism_Ready = 1.235918
write_to_read_ratio_blp_rw_average = 0.196290
GrpLevelPara = 2.206892 

BW Util details:
bwutil = 0.151373 
total_CMD = 9399174 
util_bw = 1422784 
Wasted_Col = 2432718 
Wasted_Row = 198752 
Idle = 5344920 

BW Util Bottlenecks: 
RCDc_limit = 4019009 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9399174 
n_nop = 8554137 
Read = 303842 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295081 
n_pre = 295065 
n_ref = 0 
n_req = 342773 
total_req = 355696 

Dual Bus Interface Util: 
issued_total_row = 590146 
issued_total_col = 355696 
Row_Bus_Util =  0.062787 
CoL_Bus_Util = 0.037843 
Either_Row_CoL_Bus_Util = 0.089905 
Issued_on_Two_Bus_Simul_Util = 0.010725 
issued_two_Eff = 0.119291 
queue_avg = 16.112072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1121
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9399174 n_nop=8554707 n_act=294235 n_pre=294219 n_ref_event=0 n_req=340730 n_rd=302227 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1505
n_activity=4227540 dram_eff=0.3345
bk0: 18689a 6712269i bk1: 19243a 6668696i bk2: 18261a 6736918i bk3: 18886a 6677528i bk4: 18081a 6746873i bk5: 18893a 6687748i bk6: 18503a 6720016i bk7: 19196a 6649678i bk8: 18933a 6665736i bk9: 19433a 6616496i bk10: 18510a 6682580i bk11: 19882a 6564523i bk12: 19255a 6624189i bk13: 19165a 6624984i bk14: 18535a 6734483i bk15: 18762a 6663453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136457
Row_Buffer_Locality_read = 0.136338
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887790
Bank_Level_Parallism_Col = 2.651550
Bank_Level_Parallism_Ready = 1.233569
write_to_read_ratio_blp_rw_average = 0.192950
GrpLevelPara = 2.194515 

BW Util details:
bwutil = 0.150463 
total_CMD = 9399174 
util_bw = 1414228 
Wasted_Col = 2439001 
Wasted_Row = 195315 
Idle = 5350630 

BW Util Bottlenecks: 
RCDc_limit = 4023471 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317386 
rwq = 0 
CCDLc_limit_alone = 221788 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9399174 
n_nop = 8554707 
Read = 302227 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294235 
n_pre = 294219 
n_ref = 0 
n_req = 340730 
total_req = 353557 

Dual Bus Interface Util: 
issued_total_row = 588454 
issued_total_col = 353557 
Row_Bus_Util =  0.062607 
CoL_Bus_Util = 0.037616 
Either_Row_CoL_Bus_Util = 0.089845 
Issued_on_Two_Bus_Simul_Util = 0.010378 
issued_two_Eff = 0.115510 
queue_avg = 15.632349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376396, Miss = 154623, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374720, Miss = 154879, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677906, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372085, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379113, Miss = 153176, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381591, Miss = 154051, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381377, Miss = 155568, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371324, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390941, Miss = 154417, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383921, Miss = 155816, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378004, Miss = 154895, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378228, Miss = 155242, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383239, Miss = 155001, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678124, Miss = 153166, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378260, Miss = 152668, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386135, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376099, Miss = 153252, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378890, Miss = 152389, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379807, Miss = 154423, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374430, Miss = 154092, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382985, Miss = 155967, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373875, Miss = 151871, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391914, Miss = 156570, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719354
L2_total_cache_misses = 3705230
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719354
icnt_total_pkts_simt_to_mem=9719354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719354
Req_Network_cycles = 3665178
Req_Network_injected_packets_per_cycle =       2.6518 
Req_Network_conflicts_per_cycle =       1.6917
Req_Network_conflicts_per_cycle_util =       3.6274
Req_Bank_Level_Parallism =       5.6861
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5041
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7846

Reply_Network_injected_packets_num = 9719354
Reply_Network_cycles = 3665178
Reply_Network_injected_packets_per_cycle =        2.6518
Reply_Network_conflicts_per_cycle =        1.1323
Reply_Network_conflicts_per_cycle_util =       2.4212
Reply_Bank_Level_Parallism =       5.6707
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1337
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0884
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 19 sec (13519 sec)
gpgpu_simulation_rate = 4679 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 5036900x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 31 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 31: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 31 
gpu_sim_cycle = 9345
gpu_sim_insn = 6296
gpu_ipc =       0.6737
gpu_tot_sim_cycle = 3674523
gpu_tot_sim_insn = 63273320
gpu_tot_ipc =      17.2195
gpu_tot_issued_cta = 2366
gpu_occupancy = 4.7620% 
gpu_tot_occupancy = 62.6408% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0025
partiton_level_parallism_total  =       2.6451
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7150
L2_BW  =       0.1075 GB/Sec
L2_BW_total  =     115.5367 GB/Sec
gpu_total_sim_rate=4677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355541, Miss = 293996, Miss_rate = 0.827, Pending_hits = 15969, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344147, Miss = 284120, Miss_rate = 0.826, Pending_hits = 15360, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343374, Miss = 282889, Miss_rate = 0.824, Pending_hits = 14885, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356432
	L1D_total_cache_misses = 8484523
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457326
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457326
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441941

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279604768
gpgpu_n_tot_w_icount = 8737649
gpgpu_n_stall_shd_mem = 9299233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277436
gpgpu_n_mem_write_global = 441941
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12582285
gpgpu_n_store_insn = 600487
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4844544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368994
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736568	W0_Idle:28389341	W0_Scoreboard:181700914	W1:2778745	W2:1239671	W3:759211	W4:494131	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:681989
single_issue_nums: WS0:2195122	WS1:2175544	WS2:2166413	WS3:2200570	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64511304 {8:8063913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677640 {40:441941,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48540920 {40:1213523,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322556520 {40:8063913,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535528 {8:441941,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48540920 {40:1213523,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962749 	23377 	50506 	109572 	212019 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353661 	2183236 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603897 	175134 	88246 	56733 	6279218 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757289 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1496 	1351 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155382  1.158865  1.161077  1.153198  1.166124  1.170223  1.166667  1.162034  1.162661  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150722  1.148130  1.162164  1.154607  1.154152  1.158774  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144391  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162055  1.166443  1.162436  1.159226  1.152103  1.143909 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160819  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174883  1.165429  1.160154  1.165684  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152069  1.167208  1.161087  1.202339  1.170124  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165273  1.160770  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162705  1.162581  1.162531 
dram[7]:  1.157107  1.160752  1.148948  1.144502  1.159743  1.152484  1.143683  1.152511  1.159406  1.169151  1.169459  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173794  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154842  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152853  1.169165  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157744  1.162956  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159123  1.157852 
dram[11]:  1.145919  1.165406  1.147537  1.156160  1.144765  1.152923  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096253/3530292 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18729     18603     18756     18745     19044     19535     19023     19226     19647     18754     19031 
dram[1]:     18744     18623     18553     18579     18771     18543     18784     18717     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18522     18714     18237     18483     18658     18884     18434     18556     18726     19148     19161     19137     19526     19594     18792     18423 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18885     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19857     19445     19252     18728     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18432     19103     19048     20322     19078     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18847     18856     18963     19687     18967     19273     19836     19446     19047     18885     18796 
dram[7]:     18661     18477     18434     18370     18944     18134     18274     18506     18929     19275     19416     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19282     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18617     18666     18594     18346     19238     18778     19157     18606     19406     19216     19115     18525     18791 
dram[10]:     18705     19010     18691     19036     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18808     18940 
dram[11]:     18689     19243     18261     18886     18081     18893     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630741
bank skew: 20322/18081 = 1.12
chip skew: 305708/299649 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3374      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3129      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619371
bank skew: 3479/2961 = 1.17
chip skew: 51859/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5546      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8577245 n_act=294884 n_pre=294868 n_ref_event=0 n_req=342518 n_rd=303312 n_rd_L2_A=0 n_write=0 n_wr_bk=51859 bw_util=0.1508
n_activity=4232629 dram_eff=0.3357
bk0: 18725a 6692468i bk1: 18763a 6668982i bk2: 18784a 6684997i bk3: 18791a 6688640i bk4: 19156a 6658210i bk5: 18729a 6691765i bk6: 18603a 6723627i bk7: 18756a 6700922i bk8: 18745a 6678622i bk9: 19044a 6663820i bk10: 19535a 6603944i bk11: 19023a 6641670i bk12: 19226a 6602340i bk13: 19647a 6565261i bk14: 18754a 6684410i bk15: 19031a 6652300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139076
Row_Buffer_Locality_read = 0.138850
Row_Buffer_Locality_write = 0.140820
Bank_Level_Parallism = 11.023834
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150766 
total_CMD = 9423137 
util_bw = 1420684 
Wasted_Col = 2432166 
Wasted_Row = 197116 
Idle = 5373171 

BW Util Bottlenecks: 
RCDc_limit = 4016351 
RCDWRc_limit = 277380 
WTRc_limit = 1392901 
RTWc_limit = 1348829 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291278 

Commands details: 
total_CMD = 9423137 
n_nop = 8577245 
Read = 303312 
Write = 0 
L2_Alloc = 0 
L2_WB = 51859 
n_act = 294884 
n_pre = 294868 
n_ref = 0 
n_req = 342518 
total_req = 355171 

Dual Bus Interface Util: 
issued_total_row = 589752 
issued_total_col = 355171 
Row_Bus_Util =  0.062586 
CoL_Bus_Util = 0.037691 
Either_Row_CoL_Bus_Util = 0.089768 
Issued_on_Two_Bus_Simul_Util = 0.010509 
issued_two_Eff = 0.117073 
queue_avg = 16.065210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8579646 n_act=294644 n_pre=294628 n_ref_event=0 n_req=341212 n_rd=302373 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1503
n_activity=4223178 dram_eff=0.3353
bk0: 18744a 6718351i bk1: 18623a 6725674i bk2: 18553a 6714616i bk3: 18579a 6695197i bk4: 18771a 6699764i bk5: 18543a 6716443i bk6: 18784a 6689043i bk7: 18717a 6708713i bk8: 19695a 6601622i bk9: 18809a 6665500i bk10: 19702a 6558247i bk11: 19674a 6588502i bk12: 18752a 6668033i bk13: 18909a 6649520i bk14: 18817a 6696063i bk15: 18701a 6701164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136478
Row_Buffer_Locality_read = 0.136560
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993944
Bank_Level_Parallism_Col = 2.671996
Bank_Level_Parallism_Ready = 1.236205
write_to_read_ratio_blp_rw_average = 0.195260
GrpLevelPara = 2.203662 

BW Util details:
bwutil = 0.150283 
total_CMD = 9423137 
util_bw = 1416140 
Wasted_Col = 2433359 
Wasted_Row = 193589 
Idle = 5380049 

BW Util Bottlenecks: 
RCDc_limit = 4021462 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9423137 
n_nop = 8579646 
Read = 302373 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294644 
n_pre = 294628 
n_ref = 0 
n_req = 341212 
total_req = 354035 

Dual Bus Interface Util: 
issued_total_row = 589272 
issued_total_col = 354035 
Row_Bus_Util =  0.062535 
CoL_Bus_Util = 0.037571 
Either_Row_CoL_Bus_Util = 0.089513 
Issued_on_Two_Bus_Simul_Util = 0.010593 
issued_two_Eff = 0.118337 
queue_avg = 15.867700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8580531 n_act=294515 n_pre=294499 n_ref_event=0 n_req=339643 n_rd=300995 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1496
n_activity=4241434 dram_eff=0.3324
bk0: 18522a 6768576i bk1: 18714a 6763454i bk2: 18237a 6806764i bk3: 18483a 6786681i bk4: 18658a 6773825i bk5: 18884a 6742547i bk6: 18434a 6781261i bk7: 18556a 6763416i bk8: 18726a 6720305i bk9: 19148a 6695824i bk10: 19161a 6662867i bk11: 19137a 6671175i bk12: 19526a 6645268i bk13: 19594a 6631712i bk14: 18792a 6728326i bk15: 18423a 6770890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132872
Row_Buffer_Locality_read = 0.133112
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729344
Bank_Level_Parallism_Col = 2.636837
Bank_Level_Parallism_Ready = 1.231963
write_to_read_ratio_blp_rw_average = 0.190589
GrpLevelPara = 2.182220 

BW Util details:
bwutil = 0.149605 
total_CMD = 9423137 
util_bw = 1409744 
Wasted_Col = 2448710 
Wasted_Row = 198107 
Idle = 5366576 

BW Util Bottlenecks: 
RCDc_limit = 4034557 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316406 
rwq = 0 
CCDLc_limit_alone = 221577 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9423137 
n_nop = 8580531 
Read = 300995 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294515 
n_pre = 294499 
n_ref = 0 
n_req = 339643 
total_req = 352436 

Dual Bus Interface Util: 
issued_total_row = 589014 
issued_total_col = 352436 
Row_Bus_Util =  0.062507 
CoL_Bus_Util = 0.037401 
Either_Row_CoL_Bus_Util = 0.089419 
Issued_on_Two_Bus_Simul_Util = 0.010490 
issued_two_Eff = 0.117307 
queue_avg = 14.687080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8579753 n_act=293902 n_pre=293886 n_ref_event=0 n_req=341235 n_rd=302410 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1503
n_activity=4232917 dram_eff=0.3346
bk0: 18645a 6708542i bk1: 18628a 6725151i bk2: 18839a 6715310i bk3: 18279a 6731852i bk4: 18935a 6675100i bk5: 18951a 6671673i bk6: 19158a 6644057i bk7: 18126a 6748648i bk8: 19169a 6646992i bk9: 18675a 6670303i bk10: 19359a 6604613i bk11: 19373a 6602555i bk12: 19458a 6589248i bk13: 19662a 6590167i bk14: 18885a 6673427i bk15: 18268a 6742528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003558
Bank_Level_Parallism_Col = 2.674311
Bank_Level_Parallism_Ready = 1.237837
write_to_read_ratio_blp_rw_average = 0.195695
GrpLevelPara = 2.206526 

BW Util details:
bwutil = 0.150291 
total_CMD = 9423137 
util_bw = 1416216 
Wasted_Col = 2429015 
Wasted_Row = 199960 
Idle = 5377946 

BW Util Bottlenecks: 
RCDc_limit = 4006770 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9423137 
n_nop = 8579753 
Read = 302410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293902 
n_pre = 293886 
n_ref = 0 
n_req = 341235 
total_req = 354054 

Dual Bus Interface Util: 
issued_total_row = 587788 
issued_total_col = 354054 
Row_Bus_Util =  0.062377 
CoL_Bus_Util = 0.037573 
Either_Row_CoL_Bus_Util = 0.089501 
Issued_on_Two_Bus_Simul_Util = 0.010449 
issued_two_Eff = 0.116742 
queue_avg = 16.259003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8579550 n_act=294679 n_pre=294663 n_ref_event=0 n_req=342714 n_rd=304013 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1509
n_activity=4236471 dram_eff=0.3357
bk0: 18203a 6741148i bk1: 19071a 6628351i bk2: 18820a 6663521i bk3: 18923a 6658478i bk4: 18760a 6680504i bk5: 18437a 6708089i bk6: 18965a 6645178i bk7: 19006a 6631833i bk8: 19084a 6633458i bk9: 19632a 6559982i bk10: 19303a 6565966i bk11: 19857a 6539749i bk12: 19445a 6573313i bk13: 19252a 6601469i bk14: 18728a 6665298i bk15: 18527a 6707480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121346
Bank_Level_Parallism_Col = 2.685355
Bank_Level_Parallism_Ready = 1.237905
write_to_read_ratio_blp_rw_average = 0.197066
GrpLevelPara = 2.214729 

BW Util details:
bwutil = 0.150909 
total_CMD = 9423137 
util_bw = 1422040 
Wasted_Col = 2428180 
Wasted_Row = 200686 
Idle = 5372231 

BW Util Bottlenecks: 
RCDc_limit = 4012421 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9423137 
n_nop = 8579550 
Read = 304013 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294679 
n_pre = 294663 
n_ref = 0 
n_req = 342714 
total_req = 355510 

Dual Bus Interface Util: 
issued_total_row = 589342 
issued_total_col = 355510 
Row_Bus_Util =  0.062542 
CoL_Bus_Util = 0.037727 
Either_Row_CoL_Bus_Util = 0.089523 
Issued_on_Two_Bus_Simul_Util = 0.010746 
issued_two_Eff = 0.120041 
queue_avg = 16.516548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8578036 n_act=294821 n_pre=294805 n_ref_event=0 n_req=344529 n_rd=305708 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1517
n_activity=4230342 dram_eff=0.338
bk0: 19164a 6586162i bk1: 18705a 6645051i bk2: 18866a 6621148i bk3: 18783a 6623911i bk4: 19209a 6612943i bk5: 19192a 6592311i bk6: 19087a 6617745i bk7: 18432a 6689071i bk8: 19103a 6597655i bk9: 19048a 6584947i bk10: 20322a 6474946i bk11: 19078a 6571984i bk12: 19571a 6517555i bk13: 19586a 6536518i bk14: 18587a 6636866i bk15: 18975a 6610438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144170
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.309014
Bank_Level_Parallism_Col = 2.704803
Bank_Level_Parallism_Ready = 1.242655
write_to_read_ratio_blp_rw_average = 0.198637
GrpLevelPara = 2.227602 

BW Util details:
bwutil = 0.151737 
total_CMD = 9423137 
util_bw = 1429836 
Wasted_Col = 2416372 
Wasted_Row = 198798 
Idle = 5378131 

BW Util Bottlenecks: 
RCDc_limit = 4000706 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325089 
rwq = 0 
CCDLc_limit_alone = 225149 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9423137 
n_nop = 8578036 
Read = 305708 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294821 
n_pre = 294805 
n_ref = 0 
n_req = 344529 
total_req = 357459 

Dual Bus Interface Util: 
issued_total_row = 589626 
issued_total_col = 357459 
Row_Bus_Util =  0.062572 
CoL_Bus_Util = 0.037934 
Either_Row_CoL_Bus_Util = 0.089684 
Issued_on_Two_Bus_Simul_Util = 0.010823 
issued_two_Eff = 0.120677 
queue_avg = 17.255430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2554
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8580158 n_act=294516 n_pre=294500 n_ref_event=0 n_req=342886 n_rd=304070 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.151
n_activity=4230138 dram_eff=0.3364
bk0: 18587a 6699717i bk1: 18456a 6715769i bk2: 18833a 6679280i bk3: 19001a 6660986i bk4: 18590a 6703697i bk5: 18847a 6675590i bk6: 18856a 6665793i bk7: 18963a 6646109i bk8: 19687a 6579347i bk9: 18967a 6639069i bk10: 19273a 6606958i bk11: 19836a 6577615i bk12: 19446a 6588193i bk13: 19047a 6626349i bk14: 18885a 6658169i bk15: 18796a 6674821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141073
Row_Buffer_Locality_read = 0.140931
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.088784
Bank_Level_Parallism_Col = 2.685246
Bank_Level_Parallism_Ready = 1.241436
write_to_read_ratio_blp_rw_average = 0.196171
GrpLevelPara = 2.210555 

BW Util details:
bwutil = 0.151017 
total_CMD = 9423137 
util_bw = 1423056 
Wasted_Col = 2424760 
Wasted_Row = 197402 
Idle = 5377919 

BW Util Bottlenecks: 
RCDc_limit = 4006342 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9423137 
n_nop = 8580158 
Read = 304070 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294516 
n_pre = 294500 
n_ref = 0 
n_req = 342886 
total_req = 355764 

Dual Bus Interface Util: 
issued_total_row = 589016 
issued_total_col = 355764 
Row_Bus_Util =  0.062507 
CoL_Bus_Util = 0.037754 
Either_Row_CoL_Bus_Util = 0.089458 
Issued_on_Two_Bus_Simul_Util = 0.010803 
issued_two_Eff = 0.120763 
queue_avg = 16.313423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3134
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8585970 n_act=292411 n_pre=292395 n_ref_event=0 n_req=338322 n_rd=299649 n_rd_L2_A=0 n_write=0 n_wr_bk=51452 bw_util=0.149
n_activity=4222300 dram_eff=0.3326
bk0: 18661a 6747476i bk1: 18477a 6752864i bk2: 18434a 6770568i bk3: 18370a 6771258i bk4: 18944a 6717833i bk5: 18134a 6789276i bk6: 18274a 6762595i bk7: 18506a 6763947i bk8: 18929a 6698539i bk9: 19275a 6654755i bk10: 19416a 6618474i bk11: 18835a 6686675i bk12: 18884a 6679615i bk13: 19456a 6637781i bk14: 18525a 6732719i bk15: 18529a 6748614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135702
Row_Buffer_Locality_read = 0.135599
Row_Buffer_Locality_write = 0.136504
Bank_Level_Parallism = 10.826165
Bank_Level_Parallism_Col = 2.655224
Bank_Level_Parallism_Ready = 1.232519
write_to_read_ratio_blp_rw_average = 0.195289
GrpLevelPara = 2.191932 

BW Util details:
bwutil = 0.149038 
total_CMD = 9423137 
util_bw = 1404404 
Wasted_Col = 2430134 
Wasted_Row = 202958 
Idle = 5385641 

BW Util Bottlenecks: 
RCDc_limit = 3997691 
RCDWRc_limit = 277076 
WTRc_limit = 1377135 
RTWc_limit = 1328165 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272514 

Commands details: 
total_CMD = 9423137 
n_nop = 8585970 
Read = 299649 
Write = 0 
L2_Alloc = 0 
L2_WB = 51452 
n_act = 292411 
n_pre = 292395 
n_ref = 0 
n_req = 338322 
total_req = 351101 

Dual Bus Interface Util: 
issued_total_row = 584806 
issued_total_col = 351101 
Row_Bus_Util =  0.062061 
CoL_Bus_Util = 0.037259 
Either_Row_CoL_Bus_Util = 0.088842 
Issued_on_Two_Bus_Simul_Util = 0.010478 
issued_two_Eff = 0.117945 
queue_avg = 15.373857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8580317 n_act=293839 n_pre=293823 n_ref_event=0 n_req=340398 n_rd=301541 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.15
n_activity=4233476 dram_eff=0.3338
bk0: 18542a 6763944i bk1: 18393a 6764304i bk2: 18390a 6756260i bk3: 18340a 6762097i bk4: 18305a 6777432i bk5: 19102a 6694435i bk6: 18917a 6690364i bk7: 18675a 6730001i bk8: 19312a 6665173i bk9: 18655a 6715152i bk10: 19835a 6593354i bk11: 19282a 6633549i bk12: 19156a 6624027i bk13: 19122a 6657695i bk14: 18943a 6679179i bk15: 18572a 6717982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136778
Row_Buffer_Locality_read = 0.136691
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876410
Bank_Level_Parallism_Col = 2.659612
Bank_Level_Parallism_Ready = 1.236140
write_to_read_ratio_blp_rw_average = 0.193792
GrpLevelPara = 2.196139 

BW Util details:
bwutil = 0.149976 
total_CMD = 9423137 
util_bw = 1413240 
Wasted_Col = 2434422 
Wasted_Row = 199653 
Idle = 5375822 

BW Util Bottlenecks: 
RCDc_limit = 4012456 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9423137 
n_nop = 8580317 
Read = 301541 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293839 
n_pre = 293823 
n_ref = 0 
n_req = 340398 
total_req = 353310 

Dual Bus Interface Util: 
issued_total_row = 587662 
issued_total_col = 353310 
Row_Bus_Util =  0.062364 
CoL_Bus_Util = 0.037494 
Either_Row_CoL_Bus_Util = 0.089442 
Issued_on_Two_Bus_Simul_Util = 0.010416 
issued_two_Eff = 0.116457 
queue_avg = 15.513927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8584720 n_act=292771 n_pre=292755 n_ref_event=0 n_req=339292 n_rd=300600 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1494
n_activity=4230738 dram_eff=0.3328
bk0: 18476a 6754447i bk1: 18409a 6760740i bk2: 18660a 6750927i bk3: 18617a 6736076i bk4: 18666a 6742113i bk5: 18594a 6751842i bk6: 18346a 6773075i bk7: 19238a 6663839i bk8: 18778a 6692047i bk9: 19157a 6676153i bk10: 18606a 6680869i bk11: 19406a 6619109i bk12: 19216a 6634536i bk13: 19115a 6650719i bk14: 18525a 6738967i bk15: 18791a 6724766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137115
Row_Buffer_Locality_read = 0.137166
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857740
Bank_Level_Parallism_Col = 2.656629
Bank_Level_Parallism_Ready = 1.234898
write_to_read_ratio_blp_rw_average = 0.193642
GrpLevelPara = 2.193749 

BW Util details:
bwutil = 0.149427 
total_CMD = 9423137 
util_bw = 1408072 
Wasted_Col = 2429377 
Wasted_Row = 205481 
Idle = 5380207 

BW Util Bottlenecks: 
RCDc_limit = 3998403 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9423137 
n_nop = 8584720 
Read = 300600 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292771 
n_pre = 292755 
n_ref = 0 
n_req = 339292 
total_req = 352018 

Dual Bus Interface Util: 
issued_total_row = 585526 
issued_total_col = 352018 
Row_Bus_Util =  0.062137 
CoL_Bus_Util = 0.037357 
Either_Row_CoL_Bus_Util = 0.088974 
Issued_on_Two_Bus_Simul_Util = 0.010520 
issued_two_Eff = 0.118231 
queue_avg = 15.623096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6231
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8578097 n_act=295082 n_pre=295066 n_ref_event=0 n_req=342774 n_rd=303843 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.151
n_activity=4238579 dram_eff=0.3357
bk0: 18705a 6700138i bk1: 19010a 6656802i bk2: 18691a 6707771i bk3: 19036a 6674393i bk4: 18991a 6689133i bk5: 19220a 6657693i bk6: 18587a 6703361i bk7: 18734a 6703375i bk8: 18707a 6692750i bk9: 18858a 6664112i bk10: 19482a 6578916i bk11: 19495a 6573885i bk12: 19010a 6631752i bk13: 19569a 6579172i bk14: 18808a 6669489i bk15: 18940a 6645376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139135
Row_Buffer_Locality_read = 0.139036
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031354
Bank_Level_Parallism_Col = 2.676388
Bank_Level_Parallism_Ready = 1.235917
write_to_read_ratio_blp_rw_average = 0.196289
GrpLevelPara = 2.206885 

BW Util details:
bwutil = 0.150989 
total_CMD = 9423137 
util_bw = 1422788 
Wasted_Col = 2432742 
Wasted_Row = 198776 
Idle = 5368831 

BW Util Bottlenecks: 
RCDc_limit = 4019033 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9423137 
n_nop = 8578097 
Read = 303843 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295082 
n_pre = 295066 
n_ref = 0 
n_req = 342774 
total_req = 355697 

Dual Bus Interface Util: 
issued_total_row = 590148 
issued_total_col = 355697 
Row_Bus_Util =  0.062628 
CoL_Bus_Util = 0.037747 
Either_Row_CoL_Bus_Util = 0.089677 
Issued_on_Two_Bus_Simul_Util = 0.010698 
issued_two_Eff = 0.119290 
queue_avg = 16.071100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0711
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9423137 n_nop=8578670 n_act=294235 n_pre=294219 n_ref_event=0 n_req=340730 n_rd=302227 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1501
n_activity=4227540 dram_eff=0.3345
bk0: 18689a 6736232i bk1: 19243a 6692659i bk2: 18261a 6760881i bk3: 18886a 6701491i bk4: 18081a 6770836i bk5: 18893a 6711711i bk6: 18503a 6743979i bk7: 19196a 6673641i bk8: 18933a 6689699i bk9: 19433a 6640459i bk10: 18510a 6706543i bk11: 19882a 6588486i bk12: 19255a 6648152i bk13: 19165a 6648947i bk14: 18535a 6758446i bk15: 18762a 6687416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136457
Row_Buffer_Locality_read = 0.136338
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887790
Bank_Level_Parallism_Col = 2.651550
Bank_Level_Parallism_Ready = 1.233569
write_to_read_ratio_blp_rw_average = 0.192950
GrpLevelPara = 2.194515 

BW Util details:
bwutil = 0.150080 
total_CMD = 9423137 
util_bw = 1414228 
Wasted_Col = 2439001 
Wasted_Row = 195315 
Idle = 5374593 

BW Util Bottlenecks: 
RCDc_limit = 4023471 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317386 
rwq = 0 
CCDLc_limit_alone = 221788 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9423137 
n_nop = 8578670 
Read = 302227 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294235 
n_pre = 294219 
n_ref = 0 
n_req = 340730 
total_req = 353557 

Dual Bus Interface Util: 
issued_total_row = 588454 
issued_total_col = 353557 
Row_Bus_Util =  0.062448 
CoL_Bus_Util = 0.037520 
Either_Row_CoL_Bus_Util = 0.089616 
Issued_on_Two_Bus_Simul_Util = 0.010352 
issued_two_Eff = 0.115510 
queue_avg = 15.592596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5926

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376396, Miss = 154623, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374722, Miss = 154880, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677907, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372085, Miss = 153643, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379114, Miss = 153176, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381591, Miss = 154051, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381378, Miss = 155568, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371326, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390941, Miss = 154417, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383923, Miss = 155817, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378007, Miss = 154898, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378229, Miss = 155242, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383241, Miss = 155002, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678126, Miss = 153166, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378260, Miss = 152668, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386136, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376101, Miss = 153253, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378891, Miss = 152389, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379807, Miss = 154423, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374431, Miss = 154093, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382985, Miss = 155967, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373875, Miss = 151871, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391915, Miss = 156570, Miss_rate = 0.399, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719377
L2_total_cache_misses = 3705238
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441941
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719377
icnt_total_pkts_simt_to_mem=9719377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719377
Req_Network_cycles = 3674523
Req_Network_injected_packets_per_cycle =       2.6451 
Req_Network_conflicts_per_cycle =       1.6874
Req_Network_conflicts_per_cycle_util =       3.6274
Req_Bank_Level_Parallism =       5.6861
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4952
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7724

Reply_Network_injected_packets_num = 9719377
Reply_Network_cycles = 3674523
Reply_Network_injected_packets_per_cycle =        2.6451
Reply_Network_conflicts_per_cycle =        1.1294
Reply_Network_conflicts_per_cycle_util =       2.4212
Reply_Bank_Level_Parallism =       5.6706
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1333
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0882
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 27 sec (13527 sec)
gpgpu_simulation_rate = 4677 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 5036900x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 32 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 32: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 10199
gpu_sim_insn = 6288
gpu_ipc =       0.6165
gpu_tot_sim_cycle = 3684722
gpu_tot_sim_insn = 63279608
gpu_tot_ipc =      17.1735
gpu_tot_issued_cta = 2367
gpu_occupancy = 4.4942% 
gpu_tot_occupancy = 62.6355% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0025
partiton_level_parallism_total  =       2.6378
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7149
L2_BW  =       0.1071 GB/Sec
L2_BW_total  =     115.2172 GB/Sec
gpu_total_sim_rate=4674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343471, Miss = 285188, Miss_rate = 0.830, Pending_hits = 14334, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355541, Miss = 293996, Miss_rate = 0.827, Pending_hits = 15969, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344147, Miss = 284120, Miss_rate = 0.826, Pending_hits = 15360, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343411, Miss = 282907, Miss_rate = 0.824, Pending_hits = 14893, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356469
	L1D_total_cache_misses = 8484541
	L1D_total_cache_miss_rate = 0.8193
	L1D_total_cache_pending_hits = 457334
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457334
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441943

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2367, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10062, 10190, 10508, 9288, 9994, 11228, 10156, 11092, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279614016
gpgpu_n_tot_w_icount = 8737938
gpgpu_n_stall_shd_mem = 9299236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277459
gpgpu_n_mem_write_global = 441943
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12582577
gpgpu_n_store_insn = 600490
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4846592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368995
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930241
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736633	W0_Idle:28404803	W0_Scoreboard:181705890	W1:2778774	W2:1239739	W3:759211	W4:494131	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:682181
single_issue_nums: WS0:2195267	WS1:2175592	WS2:2166461	WS3:2200618	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64511440 {8:8063930,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677720 {40:441943,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48541160 {40:1213529,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322557200 {40:8063930,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535544 {8:441943,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48541160 {40:1213529,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962756 	23377 	50506 	109572 	212020 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353679 	2183243 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603903 	175134 	88246 	56733 	6279237 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757314 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1499 	1354 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155382  1.158865  1.161077  1.153198  1.166124  1.170223  1.166667  1.162034  1.162661  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150722  1.148122  1.162164  1.154607  1.154152  1.158765  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151944 
dram[2]:  1.144391  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162055  1.166443  1.162436  1.159226  1.152103  1.143909 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160819  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174883  1.165429  1.160154  1.165684  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152069  1.167208  1.161087  1.202339  1.170124  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165273  1.160770  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162705  1.162581  1.162531 
dram[7]:  1.157107  1.160743  1.148948  1.144494  1.159743  1.152476  1.143683  1.152511  1.159406  1.169151  1.169459  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173794  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154842  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152845  1.169165  1.161111  1.159814  1.161988  1.165008 
dram[10]:  1.159048  1.157689  1.157744  1.162956  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159123  1.157852 
dram[11]:  1.145919  1.165406  1.147537  1.156160  1.144765  1.152969  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096261/3530299 = 1.160316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18729     18603     18756     18745     19044     19535     19023     19226     19647     18754     19031 
dram[1]:     18744     18623     18553     18580     18771     18543     18784     18718     19695     18809     19702     19674     18752     18909     18817     18701 
dram[2]:     18522     18714     18237     18483     18658     18884     18434     18556     18726     19148     19161     19137     19526     19594     18792     18423 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18885     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19857     19445     19252     18728     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18432     19103     19048     20322     19078     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18847     18856     18963     19687     18967     19273     19836     19446     19047     18885     18796 
dram[7]:     18661     18477     18434     18371     18944     18135     18274     18506     18929     19275     19416     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19282     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18617     18666     18594     18346     19238     18778     19157     18607     19406     19216     19115     18525     18791 
dram[10]:     18705     19010     18691     19036     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18808     18940 
dram[11]:     18689     19243     18261     18886     18081     18895     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630748
bank skew: 20322/18081 = 1.12
chip skew: 305708/299651 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3374      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3130      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619372
bank skew: 3479/2961 = 1.17
chip skew: 51859/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1310
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5546      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8603398 n_act=294884 n_pre=294868 n_ref_event=0 n_req=342518 n_rd=303312 n_rd_L2_A=0 n_write=0 n_wr_bk=51859 bw_util=0.1503
n_activity=4232629 dram_eff=0.3357
bk0: 18725a 6718621i bk1: 18763a 6695135i bk2: 18784a 6711150i bk3: 18791a 6714793i bk4: 19156a 6684363i bk5: 18729a 6717918i bk6: 18603a 6749780i bk7: 18756a 6727075i bk8: 18745a 6704775i bk9: 19044a 6689973i bk10: 19535a 6630097i bk11: 19023a 6667823i bk12: 19226a 6628493i bk13: 19647a 6591414i bk14: 18754a 6710563i bk15: 19031a 6678453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139076
Row_Buffer_Locality_read = 0.138850
Row_Buffer_Locality_write = 0.140820
Bank_Level_Parallism = 11.023834
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150348 
total_CMD = 9449290 
util_bw = 1420684 
Wasted_Col = 2432166 
Wasted_Row = 197116 
Idle = 5399324 

BW Util Bottlenecks: 
RCDc_limit = 4016351 
RCDWRc_limit = 277380 
WTRc_limit = 1392901 
RTWc_limit = 1348829 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291278 

Commands details: 
total_CMD = 9449290 
n_nop = 8603398 
Read = 303312 
Write = 0 
L2_Alloc = 0 
L2_WB = 51859 
n_act = 294884 
n_pre = 294868 
n_ref = 0 
n_req = 342518 
total_req = 355171 

Dual Bus Interface Util: 
issued_total_row = 589752 
issued_total_col = 355171 
Row_Bus_Util =  0.062412 
CoL_Bus_Util = 0.037587 
Either_Row_CoL_Bus_Util = 0.089519 
Issued_on_Two_Bus_Simul_Util = 0.010480 
issued_two_Eff = 0.117073 
queue_avg = 16.020746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8605793 n_act=294646 n_pre=294630 n_ref_event=0 n_req=341214 n_rd=302375 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1499
n_activity=4223382 dram_eff=0.3353
bk0: 18744a 6744505i bk1: 18623a 6751828i bk2: 18553a 6740770i bk3: 18580a 6721302i bk4: 18771a 6725916i bk5: 18543a 6742596i bk6: 18784a 6715196i bk7: 18718a 6734817i bk8: 19695a 6627773i bk9: 18809a 6691651i bk10: 19702a 6584399i bk11: 19674a 6614655i bk12: 18752a 6694186i bk13: 18909a 6675673i bk14: 18817a 6722217i bk15: 18701a 6727318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136477
Row_Buffer_Locality_read = 0.136559
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993702
Bank_Level_Parallism_Col = 2.671975
Bank_Level_Parallism_Ready = 1.236204
write_to_read_ratio_blp_rw_average = 0.195258
GrpLevelPara = 2.203647 

BW Util details:
bwutil = 0.149868 
total_CMD = 9449290 
util_bw = 1416148 
Wasted_Col = 2433407 
Wasted_Row = 193637 
Idle = 5406098 

BW Util Bottlenecks: 
RCDc_limit = 4021510 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9449290 
n_nop = 8605793 
Read = 302375 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294646 
n_pre = 294630 
n_ref = 0 
n_req = 341214 
total_req = 354037 

Dual Bus Interface Util: 
issued_total_row = 589276 
issued_total_col = 354037 
Row_Bus_Util =  0.062362 
CoL_Bus_Util = 0.037467 
Either_Row_CoL_Bus_Util = 0.089266 
Issued_on_Two_Bus_Simul_Util = 0.010563 
issued_two_Eff = 0.118336 
queue_avg = 15.823782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8606684 n_act=294515 n_pre=294499 n_ref_event=0 n_req=339643 n_rd=300995 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1492
n_activity=4241434 dram_eff=0.3324
bk0: 18522a 6794729i bk1: 18714a 6789607i bk2: 18237a 6832917i bk3: 18483a 6812834i bk4: 18658a 6799978i bk5: 18884a 6768700i bk6: 18434a 6807414i bk7: 18556a 6789569i bk8: 18726a 6746458i bk9: 19148a 6721977i bk10: 19161a 6689020i bk11: 19137a 6697328i bk12: 19526a 6671421i bk13: 19594a 6657865i bk14: 18792a 6754479i bk15: 18423a 6797043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132872
Row_Buffer_Locality_read = 0.133112
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729344
Bank_Level_Parallism_Col = 2.636837
Bank_Level_Parallism_Ready = 1.231963
write_to_read_ratio_blp_rw_average = 0.190589
GrpLevelPara = 2.182220 

BW Util details:
bwutil = 0.149190 
total_CMD = 9449290 
util_bw = 1409744 
Wasted_Col = 2448710 
Wasted_Row = 198107 
Idle = 5392729 

BW Util Bottlenecks: 
RCDc_limit = 4034557 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316406 
rwq = 0 
CCDLc_limit_alone = 221577 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9449290 
n_nop = 8606684 
Read = 300995 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294515 
n_pre = 294499 
n_ref = 0 
n_req = 339643 
total_req = 352436 

Dual Bus Interface Util: 
issued_total_row = 589014 
issued_total_col = 352436 
Row_Bus_Util =  0.062334 
CoL_Bus_Util = 0.037298 
Either_Row_CoL_Bus_Util = 0.089171 
Issued_on_Two_Bus_Simul_Util = 0.010460 
issued_two_Eff = 0.117307 
queue_avg = 14.646430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8605906 n_act=293902 n_pre=293886 n_ref_event=0 n_req=341235 n_rd=302410 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1499
n_activity=4232917 dram_eff=0.3346
bk0: 18645a 6734695i bk1: 18628a 6751304i bk2: 18839a 6741463i bk3: 18279a 6758005i bk4: 18935a 6701253i bk5: 18951a 6697826i bk6: 19158a 6670210i bk7: 18126a 6774801i bk8: 19169a 6673145i bk9: 18675a 6696456i bk10: 19359a 6630766i bk11: 19373a 6628708i bk12: 19458a 6615401i bk13: 19662a 6616320i bk14: 18885a 6699580i bk15: 18268a 6768681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003558
Bank_Level_Parallism_Col = 2.674311
Bank_Level_Parallism_Ready = 1.237837
write_to_read_ratio_blp_rw_average = 0.195695
GrpLevelPara = 2.206526 

BW Util details:
bwutil = 0.149875 
total_CMD = 9449290 
util_bw = 1416216 
Wasted_Col = 2429015 
Wasted_Row = 199960 
Idle = 5404099 

BW Util Bottlenecks: 
RCDc_limit = 4006770 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9449290 
n_nop = 8605906 
Read = 302410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293902 
n_pre = 293886 
n_ref = 0 
n_req = 341235 
total_req = 354054 

Dual Bus Interface Util: 
issued_total_row = 587788 
issued_total_col = 354054 
Row_Bus_Util =  0.062204 
CoL_Bus_Util = 0.037469 
Either_Row_CoL_Bus_Util = 0.089254 
Issued_on_Two_Bus_Simul_Util = 0.010420 
issued_two_Eff = 0.116742 
queue_avg = 16.214003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8605703 n_act=294679 n_pre=294663 n_ref_event=0 n_req=342714 n_rd=304013 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1505
n_activity=4236471 dram_eff=0.3357
bk0: 18203a 6767301i bk1: 19071a 6654504i bk2: 18820a 6689674i bk3: 18923a 6684631i bk4: 18760a 6706657i bk5: 18437a 6734242i bk6: 18965a 6671331i bk7: 19006a 6657986i bk8: 19084a 6659611i bk9: 19632a 6586135i bk10: 19303a 6592119i bk11: 19857a 6565902i bk12: 19445a 6599466i bk13: 19252a 6627622i bk14: 18728a 6691451i bk15: 18527a 6733633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121346
Bank_Level_Parallism_Col = 2.685355
Bank_Level_Parallism_Ready = 1.237905
write_to_read_ratio_blp_rw_average = 0.197066
GrpLevelPara = 2.214729 

BW Util details:
bwutil = 0.150492 
total_CMD = 9449290 
util_bw = 1422040 
Wasted_Col = 2428180 
Wasted_Row = 200686 
Idle = 5398384 

BW Util Bottlenecks: 
RCDc_limit = 4012421 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9449290 
n_nop = 8605703 
Read = 304013 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294679 
n_pre = 294663 
n_ref = 0 
n_req = 342714 
total_req = 355510 

Dual Bus Interface Util: 
issued_total_row = 589342 
issued_total_col = 355510 
Row_Bus_Util =  0.062369 
CoL_Bus_Util = 0.037623 
Either_Row_CoL_Bus_Util = 0.089275 
Issued_on_Two_Bus_Simul_Util = 0.010717 
issued_two_Eff = 0.120041 
queue_avg = 16.470835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8604189 n_act=294821 n_pre=294805 n_ref_event=0 n_req=344529 n_rd=305708 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1513
n_activity=4230342 dram_eff=0.338
bk0: 19164a 6612315i bk1: 18705a 6671204i bk2: 18866a 6647301i bk3: 18783a 6650064i bk4: 19209a 6639096i bk5: 19192a 6618464i bk6: 19087a 6643898i bk7: 18432a 6715224i bk8: 19103a 6623808i bk9: 19048a 6611100i bk10: 20322a 6501099i bk11: 19078a 6598137i bk12: 19571a 6543708i bk13: 19586a 6562671i bk14: 18587a 6663019i bk15: 18975a 6636591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144170
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.309014
Bank_Level_Parallism_Col = 2.704803
Bank_Level_Parallism_Ready = 1.242655
write_to_read_ratio_blp_rw_average = 0.198637
GrpLevelPara = 2.227602 

BW Util details:
bwutil = 0.151317 
total_CMD = 9449290 
util_bw = 1429836 
Wasted_Col = 2416372 
Wasted_Row = 198798 
Idle = 5404284 

BW Util Bottlenecks: 
RCDc_limit = 4000706 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325089 
rwq = 0 
CCDLc_limit_alone = 225149 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9449290 
n_nop = 8604189 
Read = 305708 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294821 
n_pre = 294805 
n_ref = 0 
n_req = 344529 
total_req = 357459 

Dual Bus Interface Util: 
issued_total_row = 589626 
issued_total_col = 357459 
Row_Bus_Util =  0.062399 
CoL_Bus_Util = 0.037829 
Either_Row_CoL_Bus_Util = 0.089435 
Issued_on_Two_Bus_Simul_Util = 0.010793 
issued_two_Eff = 0.120677 
queue_avg = 17.207672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2077
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8606311 n_act=294516 n_pre=294500 n_ref_event=0 n_req=342886 n_rd=304070 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1506
n_activity=4230138 dram_eff=0.3364
bk0: 18587a 6725870i bk1: 18456a 6741922i bk2: 18833a 6705433i bk3: 19001a 6687139i bk4: 18590a 6729850i bk5: 18847a 6701743i bk6: 18856a 6691946i bk7: 18963a 6672262i bk8: 19687a 6605500i bk9: 18967a 6665222i bk10: 19273a 6633111i bk11: 19836a 6603768i bk12: 19446a 6614346i bk13: 19047a 6652502i bk14: 18885a 6684322i bk15: 18796a 6700974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141073
Row_Buffer_Locality_read = 0.140931
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.088784
Bank_Level_Parallism_Col = 2.685246
Bank_Level_Parallism_Ready = 1.241436
write_to_read_ratio_blp_rw_average = 0.196171
GrpLevelPara = 2.210555 

BW Util details:
bwutil = 0.150599 
total_CMD = 9449290 
util_bw = 1423056 
Wasted_Col = 2424760 
Wasted_Row = 197402 
Idle = 5404072 

BW Util Bottlenecks: 
RCDc_limit = 4006342 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9449290 
n_nop = 8606311 
Read = 304070 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294516 
n_pre = 294500 
n_ref = 0 
n_req = 342886 
total_req = 355764 

Dual Bus Interface Util: 
issued_total_row = 589016 
issued_total_col = 355764 
Row_Bus_Util =  0.062334 
CoL_Bus_Util = 0.037650 
Either_Row_CoL_Bus_Util = 0.089211 
Issued_on_Two_Bus_Simul_Util = 0.010773 
issued_two_Eff = 0.120763 
queue_avg = 16.268272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8612114 n_act=292414 n_pre=292398 n_ref_event=0 n_req=338325 n_rd=299651 n_rd_L2_A=0 n_write=0 n_wr_bk=51453 bw_util=0.1486
n_activity=4222516 dram_eff=0.3326
bk0: 18661a 6773632i bk1: 18477a 6778952i bk2: 18434a 6796722i bk3: 18371a 6797364i bk4: 18944a 6743984i bk5: 18135a 6815379i bk6: 18274a 6788746i bk7: 18506a 6790099i bk8: 18929a 6724691i bk9: 19275a 6680907i bk10: 19416a 6644626i bk11: 18835a 6712827i bk12: 18884a 6705767i bk13: 19456a 6663934i bk14: 18525a 6758872i bk15: 18529a 6774769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135701
Row_Buffer_Locality_read = 0.135598
Row_Buffer_Locality_write = 0.136500
Bank_Level_Parallism = 10.825884
Bank_Level_Parallism_Col = 2.655197
Bank_Level_Parallism_Ready = 1.232517
write_to_read_ratio_blp_rw_average = 0.195293
GrpLevelPara = 2.191913 

BW Util details:
bwutil = 0.148627 
total_CMD = 9449290 
util_bw = 1404416 
Wasted_Col = 2430200 
Wasted_Row = 203006 
Idle = 5411668 

BW Util Bottlenecks: 
RCDc_limit = 3997739 
RCDWRc_limit = 277088 
WTRc_limit = 1377135 
RTWc_limit = 1328183 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272532 

Commands details: 
total_CMD = 9449290 
n_nop = 8612114 
Read = 299651 
Write = 0 
L2_Alloc = 0 
L2_WB = 51453 
n_act = 292414 
n_pre = 292398 
n_ref = 0 
n_req = 338325 
total_req = 351104 

Dual Bus Interface Util: 
issued_total_row = 584812 
issued_total_col = 351104 
Row_Bus_Util =  0.061890 
CoL_Bus_Util = 0.037157 
Either_Row_CoL_Bus_Util = 0.088597 
Issued_on_Two_Bus_Simul_Util = 0.010449 
issued_two_Eff = 0.117944 
queue_avg = 15.331306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8606470 n_act=293839 n_pre=293823 n_ref_event=0 n_req=340398 n_rd=301541 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1496
n_activity=4233476 dram_eff=0.3338
bk0: 18542a 6790097i bk1: 18393a 6790457i bk2: 18390a 6782413i bk3: 18340a 6788250i bk4: 18305a 6803585i bk5: 19102a 6720588i bk6: 18917a 6716517i bk7: 18675a 6756154i bk8: 19312a 6691326i bk9: 18655a 6741305i bk10: 19835a 6619507i bk11: 19282a 6659702i bk12: 19156a 6650180i bk13: 19122a 6683848i bk14: 18943a 6705332i bk15: 18572a 6744135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136778
Row_Buffer_Locality_read = 0.136691
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876410
Bank_Level_Parallism_Col = 2.659612
Bank_Level_Parallism_Ready = 1.236140
write_to_read_ratio_blp_rw_average = 0.193792
GrpLevelPara = 2.196139 

BW Util details:
bwutil = 0.149560 
total_CMD = 9449290 
util_bw = 1413240 
Wasted_Col = 2434422 
Wasted_Row = 199653 
Idle = 5401975 

BW Util Bottlenecks: 
RCDc_limit = 4012456 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9449290 
n_nop = 8606470 
Read = 301541 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293839 
n_pre = 293823 
n_ref = 0 
n_req = 340398 
total_req = 353310 

Dual Bus Interface Util: 
issued_total_row = 587662 
issued_total_col = 353310 
Row_Bus_Util =  0.062191 
CoL_Bus_Util = 0.037390 
Either_Row_CoL_Bus_Util = 0.089194 
Issued_on_Two_Bus_Simul_Util = 0.010387 
issued_two_Eff = 0.116457 
queue_avg = 15.470988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8610870 n_act=292772 n_pre=292756 n_ref_event=0 n_req=339293 n_rd=300601 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.149
n_activity=4230840 dram_eff=0.3328
bk0: 18476a 6780600i bk1: 18409a 6786893i bk2: 18660a 6777080i bk3: 18617a 6762229i bk4: 18666a 6768266i bk5: 18594a 6777995i bk6: 18346a 6799228i bk7: 19238a 6689992i bk8: 18778a 6718200i bk9: 19157a 6702307i bk10: 18607a 6706974i bk11: 19406a 6645261i bk12: 19216a 6660688i bk13: 19115a 6676872i bk14: 18525a 6765120i bk15: 18791a 6750919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137115
Row_Buffer_Locality_read = 0.137165
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857620
Bank_Level_Parallism_Col = 2.656618
Bank_Level_Parallism_Ready = 1.234897
write_to_read_ratio_blp_rw_average = 0.193641
GrpLevelPara = 2.193741 

BW Util details:
bwutil = 0.149014 
total_CMD = 9449290 
util_bw = 1408076 
Wasted_Col = 2429401 
Wasted_Row = 205505 
Idle = 5406308 

BW Util Bottlenecks: 
RCDc_limit = 3998427 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9449290 
n_nop = 8610870 
Read = 300601 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292772 
n_pre = 292756 
n_ref = 0 
n_req = 339293 
total_req = 352019 

Dual Bus Interface Util: 
issued_total_row = 585528 
issued_total_col = 352019 
Row_Bus_Util =  0.061965 
CoL_Bus_Util = 0.037253 
Either_Row_CoL_Bus_Util = 0.088728 
Issued_on_Two_Bus_Simul_Util = 0.010490 
issued_two_Eff = 0.118231 
queue_avg = 15.579856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8604250 n_act=295082 n_pre=295066 n_ref_event=0 n_req=342774 n_rd=303843 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1506
n_activity=4238579 dram_eff=0.3357
bk0: 18705a 6726291i bk1: 19010a 6682955i bk2: 18691a 6733924i bk3: 19036a 6700546i bk4: 18991a 6715286i bk5: 19220a 6683846i bk6: 18587a 6729514i bk7: 18734a 6729528i bk8: 18707a 6718903i bk9: 18858a 6690265i bk10: 19482a 6605069i bk11: 19495a 6600038i bk12: 19010a 6657905i bk13: 19569a 6605325i bk14: 18808a 6695642i bk15: 18940a 6671529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139135
Row_Buffer_Locality_read = 0.139036
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031354
Bank_Level_Parallism_Col = 2.676388
Bank_Level_Parallism_Ready = 1.235917
write_to_read_ratio_blp_rw_average = 0.196289
GrpLevelPara = 2.206885 

BW Util details:
bwutil = 0.150571 
total_CMD = 9449290 
util_bw = 1422788 
Wasted_Col = 2432742 
Wasted_Row = 198776 
Idle = 5394984 

BW Util Bottlenecks: 
RCDc_limit = 4019033 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9449290 
n_nop = 8604250 
Read = 303843 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295082 
n_pre = 295066 
n_ref = 0 
n_req = 342774 
total_req = 355697 

Dual Bus Interface Util: 
issued_total_row = 590148 
issued_total_col = 355697 
Row_Bus_Util =  0.062454 
CoL_Bus_Util = 0.037643 
Either_Row_CoL_Bus_Util = 0.089429 
Issued_on_Two_Bus_Simul_Util = 0.010668 
issued_two_Eff = 0.119290 
queue_avg = 16.026619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0266
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9449290 n_nop=8604819 n_act=294236 n_pre=294220 n_ref_event=0 n_req=340732 n_rd=302229 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1497
n_activity=4227642 dram_eff=0.3345
bk0: 18689a 6762385i bk1: 19243a 6718812i bk2: 18261a 6787034i bk3: 18886a 6727645i bk4: 18081a 6796990i bk5: 18895a 6737811i bk6: 18503a 6770131i bk7: 19196a 6699793i bk8: 18933a 6715851i bk9: 19433a 6666612i bk10: 18510a 6732696i bk11: 19882a 6614639i bk12: 19255a 6674305i bk13: 19165a 6675100i bk14: 18535a 6784599i bk15: 18762a 6713569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136459
Row_Buffer_Locality_read = 0.136340
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887654
Bank_Level_Parallism_Col = 2.651537
Bank_Level_Parallism_Ready = 1.233567
write_to_read_ratio_blp_rw_average = 0.192949
GrpLevelPara = 2.194506 

BW Util details:
bwutil = 0.149666 
total_CMD = 9449290 
util_bw = 1414236 
Wasted_Col = 2439027 
Wasted_Row = 195339 
Idle = 5400688 

BW Util Bottlenecks: 
RCDc_limit = 4023495 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317388 
rwq = 0 
CCDLc_limit_alone = 221790 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9449290 
n_nop = 8604819 
Read = 302229 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294236 
n_pre = 294220 
n_ref = 0 
n_req = 340732 
total_req = 353559 

Dual Bus Interface Util: 
issued_total_row = 588456 
issued_total_col = 353559 
Row_Bus_Util =  0.062275 
CoL_Bus_Util = 0.037416 
Either_Row_CoL_Bus_Util = 0.089369 
Issued_on_Two_Bus_Simul_Util = 0.010323 
issued_two_Eff = 0.115509 
queue_avg = 15.549443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5494

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376397, Miss = 154623, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374723, Miss = 154880, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677910, Miss = 154918, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372088, Miss = 153645, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379115, Miss = 153176, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381591, Miss = 154051, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381379, Miss = 155568, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371327, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390941, Miss = 154417, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383924, Miss = 155817, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378007, Miss = 154898, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378229, Miss = 155242, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383241, Miss = 155002, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678127, Miss = 153166, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378265, Miss = 152670, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386138, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376102, Miss = 153253, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378892, Miss = 152390, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379807, Miss = 154423, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374431, Miss = 154093, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382985, Miss = 155967, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373875, Miss = 151871, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391918, Miss = 156572, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719402
L2_total_cache_misses = 3705245
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441943
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719402
icnt_total_pkts_simt_to_mem=9719402
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719402
Req_Network_cycles = 3684722
Req_Network_injected_packets_per_cycle =       2.6378 
Req_Network_conflicts_per_cycle =       1.6827
Req_Network_conflicts_per_cycle_util =       3.6273
Req_Bank_Level_Parallism =       5.6860
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4855
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7592

Reply_Network_injected_packets_num = 9719402
Reply_Network_cycles = 3684722
Reply_Network_injected_packets_per_cycle =        2.6378
Reply_Network_conflicts_per_cycle =        1.1263
Reply_Network_conflicts_per_cycle_util =       2.4212
Reply_Bank_Level_Parallism =       5.6706
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1330
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0879
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 36 sec (13536 sec)
gpgpu_simulation_rate = 4674 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 5018382x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 33: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 10857
gpu_sim_insn = 6348
gpu_ipc =       0.5847
gpu_tot_sim_cycle = 3695579
gpu_tot_sim_insn = 63285956
gpu_tot_ipc =      17.1248
gpu_tot_issued_cta = 2368
gpu_occupancy = 4.3403% 
gpu_tot_occupancy = 62.6296% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       2.6300
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7148
L2_BW  =       0.1247 GB/Sec
L2_BW_total  =     114.8791 GB/Sec
gpu_total_sim_rate=4671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343518, Miss = 285212, Miss_rate = 0.830, Pending_hits = 14344, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336431, Miss = 274173, Miss_rate = 0.815, Pending_hits = 14681, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355541, Miss = 293996, Miss_rate = 0.827, Pending_hits = 15969, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344147, Miss = 284120, Miss_rate = 0.826, Pending_hits = 15360, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343411, Miss = 282907, Miss_rate = 0.824, Pending_hits = 14893, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356516
	L1D_total_cache_misses = 8484565
	L1D_total_cache_miss_rate = 0.8192
	L1D_total_cache_pending_hits = 457344
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457344
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441945

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10183, 10214, 10532, 9312, 10018, 11252, 10180, 11116, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279623264
gpgpu_n_tot_w_icount = 8738227
gpgpu_n_stall_shd_mem = 9299241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277488
gpgpu_n_mem_write_global = 441945
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12582882
gpgpu_n_store_insn = 600493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4848640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8368998
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736698	W0_Idle:28422240	W0_Scoreboard:181711523	W1:2778789	W2:1239768	W3:759264	W4:494131	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:682373
single_issue_nums: WS0:2195412	WS1:2175640	WS2:2166509	WS3:2200666	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64511624 {8:8063953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677800 {40:441945,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48541400 {40:1213535,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322558120 {40:8063953,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535560 {8:441945,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48541400 {40:1213535,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962767 	23377 	50506 	109572 	212020 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353699 	2183254 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603909 	175134 	88246 	56733 	6279262 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757345 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1502 	1357 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155382  1.158865  1.161077  1.153198  1.166124  1.170223  1.166667  1.162034  1.162661  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150714  1.148122  1.162164  1.154607  1.154152  1.158765  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151936 
dram[2]:  1.144438  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162055  1.166443  1.162436  1.159226  1.152103  1.143909 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160819  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174883  1.165429  1.160154  1.165684  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152069  1.167208  1.161087  1.202339  1.170124  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159687  1.161215  1.156821  1.165273  1.160770  1.161081  1.181130  1.160790  1.167362  1.182279  1.167295  1.162705  1.162581  1.162531 
dram[7]:  1.157107  1.160743  1.148948  1.144486  1.159743  1.152476  1.143683  1.152511  1.159406  1.169142  1.169450  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173794  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151492  1.152080  1.156290  1.154834  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152837  1.169165  1.161111  1.159814  1.161988  1.164999 
dram[10]:  1.159048  1.157689  1.157744  1.162956  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159114  1.157852 
dram[11]:  1.145919  1.165406  1.147537  1.156160  1.144765  1.152969  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096272/3530309 = 1.160315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18729     18603     18756     18745     19044     19535     19023     19226     19647     18754     19031 
dram[1]:     18744     18623     18554     18580     18771     18543     18784     18718     19695     18809     19702     19674     18752     18909     18817     18702 
dram[2]:     18524     18714     18237     18483     18658     18884     18434     18556     18726     19148     19161     19137     19526     19594     18792     18423 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18885     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19857     19445     19252     18728     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18432     19103     19048     20322     19078     19571     19586     18587     18975 
dram[6]:     18587     18456     18833     19001     18590     18847     18856     18963     19687     18967     19273     19836     19446     19047     18885     18796 
dram[7]:     18661     18477     18434     18372     18944     18135     18274     18506     18929     19276     19417     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19282     19156     19122     18943     18572 
dram[9]:     18476     18409     18660     18618     18666     18594     18346     19238     18778     19157     18608     19406     19216     19115     18525     18792 
dram[10]:     18705     19010     18691     19036     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18809     18940 
dram[11]:     18689     19243     18261     18886     18081     18895     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630759
bank skew: 20322/18081 = 1.12
chip skew: 305708/299654 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3374      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3337      3442      3321      3302      3293      3309 
dram[7]:      3147      3130      3075      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619372
bank skew: 3479/2961 = 1.17
chip skew: 51859/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1309
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5546      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8631238 n_act=294884 n_pre=294868 n_ref_event=0 n_req=342518 n_rd=303312 n_rd_L2_A=0 n_write=0 n_wr_bk=51859 bw_util=0.1499
n_activity=4232629 dram_eff=0.3357
bk0: 18725a 6746461i bk1: 18763a 6722975i bk2: 18784a 6738990i bk3: 18791a 6742633i bk4: 19156a 6712203i bk5: 18729a 6745758i bk6: 18603a 6777620i bk7: 18756a 6754915i bk8: 18745a 6732615i bk9: 19044a 6717813i bk10: 19535a 6657937i bk11: 19023a 6695663i bk12: 19226a 6656333i bk13: 19647a 6619254i bk14: 18754a 6738403i bk15: 19031a 6706293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139076
Row_Buffer_Locality_read = 0.138850
Row_Buffer_Locality_write = 0.140820
Bank_Level_Parallism = 11.023834
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149907 
total_CMD = 9477130 
util_bw = 1420684 
Wasted_Col = 2432166 
Wasted_Row = 197116 
Idle = 5427164 

BW Util Bottlenecks: 
RCDc_limit = 4016351 
RCDWRc_limit = 277380 
WTRc_limit = 1392901 
RTWc_limit = 1348829 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291278 

Commands details: 
total_CMD = 9477130 
n_nop = 8631238 
Read = 303312 
Write = 0 
L2_Alloc = 0 
L2_WB = 51859 
n_act = 294884 
n_pre = 294868 
n_ref = 0 
n_req = 342518 
total_req = 355171 

Dual Bus Interface Util: 
issued_total_row = 589752 
issued_total_col = 355171 
Row_Bus_Util =  0.062229 
CoL_Bus_Util = 0.037477 
Either_Row_CoL_Bus_Util = 0.089256 
Issued_on_Two_Bus_Simul_Util = 0.010449 
issued_two_Eff = 0.117073 
queue_avg = 15.973683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9737
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8633627 n_act=294648 n_pre=294632 n_ref_event=0 n_req=341216 n_rd=302377 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1494
n_activity=4223586 dram_eff=0.3353
bk0: 18744a 6772344i bk1: 18623a 6779668i bk2: 18554a 6768561i bk3: 18580a 6749140i bk4: 18771a 6753754i bk5: 18543a 6770435i bk6: 18784a 6743035i bk7: 18718a 6762657i bk8: 19695a 6655613i bk9: 18809a 6719492i bk10: 19702a 6612240i bk11: 19674a 6642496i bk12: 18752a 6722027i bk13: 18909a 6703514i bk14: 18817a 6750058i bk15: 18702a 6755110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136477
Row_Buffer_Locality_read = 0.136558
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993458
Bank_Level_Parallism_Col = 2.671954
Bank_Level_Parallism_Ready = 1.236203
write_to_read_ratio_blp_rw_average = 0.195256
GrpLevelPara = 2.203631 

BW Util details:
bwutil = 0.149429 
total_CMD = 9477130 
util_bw = 1416156 
Wasted_Col = 2433455 
Wasted_Row = 193685 
Idle = 5433834 

BW Util Bottlenecks: 
RCDc_limit = 4021558 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9477130 
n_nop = 8633627 
Read = 302377 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294648 
n_pre = 294632 
n_ref = 0 
n_req = 341216 
total_req = 354039 

Dual Bus Interface Util: 
issued_total_row = 589280 
issued_total_col = 354039 
Row_Bus_Util =  0.062179 
CoL_Bus_Util = 0.037357 
Either_Row_CoL_Bus_Util = 0.089004 
Issued_on_Two_Bus_Simul_Util = 0.010532 
issued_two_Eff = 0.118335 
queue_avg = 15.777298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8634520 n_act=294516 n_pre=294500 n_ref_event=0 n_req=339645 n_rd=300997 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1488
n_activity=4241558 dram_eff=0.3324
bk0: 18524a 6822521i bk1: 18714a 6817446i bk2: 18237a 6860756i bk3: 18483a 6840673i bk4: 18658a 6827818i bk5: 18884a 6796540i bk6: 18434a 6835254i bk7: 18556a 6817409i bk8: 18726a 6774298i bk9: 19148a 6749817i bk10: 19161a 6716860i bk11: 19137a 6725168i bk12: 19526a 6699261i bk13: 19594a 6685705i bk14: 18792a 6782320i bk15: 18423a 6824884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132874
Row_Buffer_Locality_read = 0.133114
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729223
Bank_Level_Parallism_Col = 2.636826
Bank_Level_Parallism_Ready = 1.231962
write_to_read_ratio_blp_rw_average = 0.190588
GrpLevelPara = 2.182212 

BW Util details:
bwutil = 0.148753 
total_CMD = 9477130 
util_bw = 1409752 
Wasted_Col = 2448734 
Wasted_Row = 198131 
Idle = 5420513 

BW Util Bottlenecks: 
RCDc_limit = 4034581 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316406 
rwq = 0 
CCDLc_limit_alone = 221577 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9477130 
n_nop = 8634520 
Read = 300997 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294516 
n_pre = 294500 
n_ref = 0 
n_req = 339645 
total_req = 352438 

Dual Bus Interface Util: 
issued_total_row = 589016 
issued_total_col = 352438 
Row_Bus_Util =  0.062151 
CoL_Bus_Util = 0.037188 
Either_Row_CoL_Bus_Util = 0.088910 
Issued_on_Two_Bus_Simul_Util = 0.010430 
issued_two_Eff = 0.117307 
queue_avg = 14.603405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8633746 n_act=293902 n_pre=293886 n_ref_event=0 n_req=341235 n_rd=302410 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1494
n_activity=4232917 dram_eff=0.3346
bk0: 18645a 6762535i bk1: 18628a 6779144i bk2: 18839a 6769303i bk3: 18279a 6785845i bk4: 18935a 6729093i bk5: 18951a 6725666i bk6: 19158a 6698050i bk7: 18126a 6802641i bk8: 19169a 6700985i bk9: 18675a 6724296i bk10: 19359a 6658606i bk11: 19373a 6656548i bk12: 19458a 6643241i bk13: 19662a 6644160i bk14: 18885a 6727420i bk15: 18268a 6796521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003558
Bank_Level_Parallism_Col = 2.674311
Bank_Level_Parallism_Ready = 1.237837
write_to_read_ratio_blp_rw_average = 0.195695
GrpLevelPara = 2.206526 

BW Util details:
bwutil = 0.149435 
total_CMD = 9477130 
util_bw = 1416216 
Wasted_Col = 2429015 
Wasted_Row = 199960 
Idle = 5431939 

BW Util Bottlenecks: 
RCDc_limit = 4006770 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9477130 
n_nop = 8633746 
Read = 302410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293902 
n_pre = 293886 
n_ref = 0 
n_req = 341235 
total_req = 354054 

Dual Bus Interface Util: 
issued_total_row = 587788 
issued_total_col = 354054 
Row_Bus_Util =  0.062022 
CoL_Bus_Util = 0.037359 
Either_Row_CoL_Bus_Util = 0.088992 
Issued_on_Two_Bus_Simul_Util = 0.010389 
issued_two_Eff = 0.116742 
queue_avg = 16.166372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8633543 n_act=294679 n_pre=294663 n_ref_event=0 n_req=342714 n_rd=304013 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.15
n_activity=4236471 dram_eff=0.3357
bk0: 18203a 6795141i bk1: 19071a 6682344i bk2: 18820a 6717514i bk3: 18923a 6712471i bk4: 18760a 6734497i bk5: 18437a 6762082i bk6: 18965a 6699171i bk7: 19006a 6685826i bk8: 19084a 6687451i bk9: 19632a 6613975i bk10: 19303a 6619959i bk11: 19857a 6593742i bk12: 19445a 6627306i bk13: 19252a 6655462i bk14: 18728a 6719291i bk15: 18527a 6761473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121346
Bank_Level_Parallism_Col = 2.685355
Bank_Level_Parallism_Ready = 1.237905
write_to_read_ratio_blp_rw_average = 0.197066
GrpLevelPara = 2.214729 

BW Util details:
bwutil = 0.150050 
total_CMD = 9477130 
util_bw = 1422040 
Wasted_Col = 2428180 
Wasted_Row = 200686 
Idle = 5426224 

BW Util Bottlenecks: 
RCDc_limit = 4012421 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9477130 
n_nop = 8633543 
Read = 304013 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294679 
n_pre = 294663 
n_ref = 0 
n_req = 342714 
total_req = 355510 

Dual Bus Interface Util: 
issued_total_row = 589342 
issued_total_col = 355510 
Row_Bus_Util =  0.062186 
CoL_Bus_Util = 0.037512 
Either_Row_CoL_Bus_Util = 0.089013 
Issued_on_Two_Bus_Simul_Util = 0.010685 
issued_two_Eff = 0.120041 
queue_avg = 16.422451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4225
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8632029 n_act=294821 n_pre=294805 n_ref_event=0 n_req=344529 n_rd=305708 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1509
n_activity=4230342 dram_eff=0.338
bk0: 19164a 6640155i bk1: 18705a 6699044i bk2: 18866a 6675141i bk3: 18783a 6677904i bk4: 19209a 6666936i bk5: 19192a 6646304i bk6: 19087a 6671738i bk7: 18432a 6743064i bk8: 19103a 6651648i bk9: 19048a 6638940i bk10: 20322a 6528939i bk11: 19078a 6625977i bk12: 19571a 6571548i bk13: 19586a 6590511i bk14: 18587a 6690859i bk15: 18975a 6664431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144170
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.309014
Bank_Level_Parallism_Col = 2.704803
Bank_Level_Parallism_Ready = 1.242655
write_to_read_ratio_blp_rw_average = 0.198637
GrpLevelPara = 2.227602 

BW Util details:
bwutil = 0.150872 
total_CMD = 9477130 
util_bw = 1429836 
Wasted_Col = 2416372 
Wasted_Row = 198798 
Idle = 5432124 

BW Util Bottlenecks: 
RCDc_limit = 4000706 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325089 
rwq = 0 
CCDLc_limit_alone = 225149 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9477130 
n_nop = 8632029 
Read = 305708 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294821 
n_pre = 294805 
n_ref = 0 
n_req = 344529 
total_req = 357459 

Dual Bus Interface Util: 
issued_total_row = 589626 
issued_total_col = 357459 
Row_Bus_Util =  0.062216 
CoL_Bus_Util = 0.037718 
Either_Row_CoL_Bus_Util = 0.089173 
Issued_on_Two_Bus_Simul_Util = 0.010761 
issued_two_Eff = 0.120677 
queue_avg = 17.157124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8634151 n_act=294516 n_pre=294500 n_ref_event=0 n_req=342886 n_rd=304070 n_rd_L2_A=0 n_write=0 n_wr_bk=51694 bw_util=0.1502
n_activity=4230138 dram_eff=0.3364
bk0: 18587a 6753710i bk1: 18456a 6769762i bk2: 18833a 6733273i bk3: 19001a 6714979i bk4: 18590a 6757690i bk5: 18847a 6729583i bk6: 18856a 6719786i bk7: 18963a 6700102i bk8: 19687a 6633340i bk9: 18967a 6693062i bk10: 19273a 6660951i bk11: 19836a 6631608i bk12: 19446a 6642186i bk13: 19047a 6680342i bk14: 18885a 6712162i bk15: 18796a 6728814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141073
Row_Buffer_Locality_read = 0.140931
Row_Buffer_Locality_write = 0.142184
Bank_Level_Parallism = 11.088784
Bank_Level_Parallism_Col = 2.685246
Bank_Level_Parallism_Ready = 1.241436
write_to_read_ratio_blp_rw_average = 0.196171
GrpLevelPara = 2.210555 

BW Util details:
bwutil = 0.150157 
total_CMD = 9477130 
util_bw = 1423056 
Wasted_Col = 2424760 
Wasted_Row = 197402 
Idle = 5431912 

BW Util Bottlenecks: 
RCDc_limit = 4006342 
RCDWRc_limit = 274836 
WTRc_limit = 1384214 
RTWc_limit = 1351514 
CCDLc_limit = 324284 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293550 

Commands details: 
total_CMD = 9477130 
n_nop = 8634151 
Read = 304070 
Write = 0 
L2_Alloc = 0 
L2_WB = 51694 
n_act = 294516 
n_pre = 294500 
n_ref = 0 
n_req = 342886 
total_req = 355764 

Dual Bus Interface Util: 
issued_total_row = 589016 
issued_total_col = 355764 
Row_Bus_Util =  0.062151 
CoL_Bus_Util = 0.037539 
Either_Row_CoL_Bus_Util = 0.088949 
Issued_on_Two_Bus_Simul_Util = 0.010742 
issued_two_Eff = 0.120763 
queue_avg = 16.220482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2205
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8639946 n_act=292417 n_pre=292401 n_ref_event=0 n_req=338328 n_rd=299654 n_rd_L2_A=0 n_write=0 n_wr_bk=51453 bw_util=0.1482
n_activity=4222642 dram_eff=0.3326
bk0: 18661a 6801472i bk1: 18477a 6806793i bk2: 18434a 6824563i bk3: 18372a 6825156i bk4: 18944a 6771823i bk5: 18135a 6843220i bk6: 18274a 6816587i bk7: 18506a 6817940i bk8: 18929a 6752533i bk9: 19276a 6708693i bk10: 19417a 6672396i bk11: 18835a 6740663i bk12: 18884a 6733605i bk13: 19456a 6691772i bk14: 18525a 6786711i bk15: 18529a 6802608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135700
Row_Buffer_Locality_read = 0.135596
Row_Buffer_Locality_write = 0.136500
Bank_Level_Parallism = 10.825731
Bank_Level_Parallism_Col = 2.655182
Bank_Level_Parallism_Ready = 1.232515
write_to_read_ratio_blp_rw_average = 0.195290
GrpLevelPara = 2.191905 

BW Util details:
bwutil = 0.148191 
total_CMD = 9477130 
util_bw = 1404428 
Wasted_Col = 2430240 
Wasted_Row = 203030 
Idle = 5439432 

BW Util Bottlenecks: 
RCDc_limit = 3997799 
RCDWRc_limit = 277088 
WTRc_limit = 1377135 
RTWc_limit = 1328183 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272532 

Commands details: 
total_CMD = 9477130 
n_nop = 8639946 
Read = 299654 
Write = 0 
L2_Alloc = 0 
L2_WB = 51453 
n_act = 292417 
n_pre = 292401 
n_ref = 0 
n_req = 338328 
total_req = 351107 

Dual Bus Interface Util: 
issued_total_row = 584818 
issued_total_col = 351107 
Row_Bus_Util =  0.061708 
CoL_Bus_Util = 0.037048 
Either_Row_CoL_Bus_Util = 0.088337 
Issued_on_Two_Bus_Simul_Util = 0.010419 
issued_two_Eff = 0.117944 
queue_avg = 15.286268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8634310 n_act=293839 n_pre=293823 n_ref_event=0 n_req=340398 n_rd=301541 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1491
n_activity=4233476 dram_eff=0.3338
bk0: 18542a 6817937i bk1: 18393a 6818297i bk2: 18390a 6810253i bk3: 18340a 6816090i bk4: 18305a 6831425i bk5: 19102a 6748428i bk6: 18917a 6744357i bk7: 18675a 6783994i bk8: 19312a 6719166i bk9: 18655a 6769145i bk10: 19835a 6647347i bk11: 19282a 6687542i bk12: 19156a 6678020i bk13: 19122a 6711688i bk14: 18943a 6733172i bk15: 18572a 6771975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136778
Row_Buffer_Locality_read = 0.136691
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876410
Bank_Level_Parallism_Col = 2.659612
Bank_Level_Parallism_Ready = 1.236140
write_to_read_ratio_blp_rw_average = 0.193792
GrpLevelPara = 2.196139 

BW Util details:
bwutil = 0.149121 
total_CMD = 9477130 
util_bw = 1413240 
Wasted_Col = 2434422 
Wasted_Row = 199653 
Idle = 5429815 

BW Util Bottlenecks: 
RCDc_limit = 4012456 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9477130 
n_nop = 8634310 
Read = 301541 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293839 
n_pre = 293823 
n_ref = 0 
n_req = 340398 
total_req = 353310 

Dual Bus Interface Util: 
issued_total_row = 587662 
issued_total_col = 353310 
Row_Bus_Util =  0.062008 
CoL_Bus_Util = 0.037280 
Either_Row_CoL_Bus_Util = 0.088932 
Issued_on_Two_Bus_Simul_Util = 0.010357 
issued_two_Eff = 0.116457 
queue_avg = 15.425541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8638701 n_act=292775 n_pre=292759 n_ref_event=0 n_req=339296 n_rd=300604 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1486
n_activity=4231146 dram_eff=0.3328
bk0: 18476a 6808439i bk1: 18409a 6814733i bk2: 18660a 6804920i bk3: 18618a 6790020i bk4: 18666a 6796105i bk5: 18594a 6805835i bk6: 18346a 6827068i bk7: 19238a 6717832i bk8: 18778a 6746040i bk9: 19157a 6730147i bk10: 18608a 6734765i bk11: 19406a 6673099i bk12: 19216a 6688529i bk13: 19115a 6704713i bk14: 18525a 6792961i bk15: 18792a 6778711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137113
Row_Buffer_Locality_read = 0.137164
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857261
Bank_Level_Parallism_Col = 2.656587
Bank_Level_Parallism_Ready = 1.234896
write_to_read_ratio_blp_rw_average = 0.193637
GrpLevelPara = 2.193719 

BW Util details:
bwutil = 0.148577 
total_CMD = 9477130 
util_bw = 1408088 
Wasted_Col = 2429473 
Wasted_Row = 205577 
Idle = 5433992 

BW Util Bottlenecks: 
RCDc_limit = 3998499 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9477130 
n_nop = 8638701 
Read = 300604 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292775 
n_pre = 292759 
n_ref = 0 
n_req = 339296 
total_req = 352022 

Dual Bus Interface Util: 
issued_total_row = 585534 
issued_total_col = 352022 
Row_Bus_Util =  0.061784 
CoL_Bus_Util = 0.037144 
Either_Row_CoL_Bus_Util = 0.088469 
Issued_on_Two_Bus_Simul_Util = 0.010460 
issued_two_Eff = 0.118229 
queue_avg = 15.534088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5341
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8632087 n_act=295083 n_pre=295067 n_ref_event=0 n_req=342775 n_rd=303844 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1501
n_activity=4238681 dram_eff=0.3357
bk0: 18705a 6754130i bk1: 19010a 6710794i bk2: 18691a 6761763i bk3: 19036a 6728385i bk4: 18991a 6743126i bk5: 19220a 6711686i bk6: 18587a 6757354i bk7: 18734a 6757368i bk8: 18707a 6746743i bk9: 18858a 6718105i bk10: 19482a 6632910i bk11: 19495a 6627879i bk12: 19010a 6685746i bk13: 19569a 6633166i bk14: 18809a 6723434i bk15: 18940a 6699368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139135
Row_Buffer_Locality_read = 0.139035
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031232
Bank_Level_Parallism_Col = 2.676378
Bank_Level_Parallism_Ready = 1.235917
write_to_read_ratio_blp_rw_average = 0.196288
GrpLevelPara = 2.206877 

BW Util details:
bwutil = 0.150129 
total_CMD = 9477130 
util_bw = 1422792 
Wasted_Col = 2432766 
Wasted_Row = 198800 
Idle = 5422772 

BW Util Bottlenecks: 
RCDc_limit = 4019057 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9477130 
n_nop = 8632087 
Read = 303844 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295083 
n_pre = 295067 
n_ref = 0 
n_req = 342775 
total_req = 355698 

Dual Bus Interface Util: 
issued_total_row = 590150 
issued_total_col = 355698 
Row_Bus_Util =  0.062271 
CoL_Bus_Util = 0.037532 
Either_Row_CoL_Bus_Util = 0.089167 
Issued_on_Two_Bus_Simul_Util = 0.010637 
issued_two_Eff = 0.119290 
queue_avg = 15.979540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9795
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9477130 n_nop=8632659 n_act=294236 n_pre=294220 n_ref_event=0 n_req=340732 n_rd=302229 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1492
n_activity=4227642 dram_eff=0.3345
bk0: 18689a 6790225i bk1: 19243a 6746652i bk2: 18261a 6814874i bk3: 18886a 6755485i bk4: 18081a 6824830i bk5: 18895a 6765651i bk6: 18503a 6797971i bk7: 19196a 6727633i bk8: 18933a 6743691i bk9: 19433a 6694452i bk10: 18510a 6760536i bk11: 19882a 6642479i bk12: 19255a 6702145i bk13: 19165a 6702940i bk14: 18535a 6812439i bk15: 18762a 6741409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136459
Row_Buffer_Locality_read = 0.136340
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887654
Bank_Level_Parallism_Col = 2.651537
Bank_Level_Parallism_Ready = 1.233567
write_to_read_ratio_blp_rw_average = 0.192949
GrpLevelPara = 2.194506 

BW Util details:
bwutil = 0.149226 
total_CMD = 9477130 
util_bw = 1414236 
Wasted_Col = 2439027 
Wasted_Row = 195339 
Idle = 5428528 

BW Util Bottlenecks: 
RCDc_limit = 4023495 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317388 
rwq = 0 
CCDLc_limit_alone = 221790 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9477130 
n_nop = 8632659 
Read = 302229 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294236 
n_pre = 294220 
n_ref = 0 
n_req = 340732 
total_req = 353559 

Dual Bus Interface Util: 
issued_total_row = 588456 
issued_total_col = 353559 
Row_Bus_Util =  0.062092 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.089106 
Issued_on_Two_Bus_Simul_Util = 0.010293 
issued_two_Eff = 0.115509 
queue_avg = 15.503765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376398, Miss = 154623, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374723, Miss = 154880, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677913, Miss = 154919, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372090, Miss = 153646, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379119, Miss = 153178, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381591, Miss = 154051, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381380, Miss = 155568, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371327, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390941, Miss = 154417, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383925, Miss = 155817, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378007, Miss = 154898, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378230, Miss = 155242, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383242, Miss = 155002, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678131, Miss = 153167, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378269, Miss = 152672, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386140, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376102, Miss = 153253, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378894, Miss = 152391, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379810, Miss = 154425, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374432, Miss = 154094, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382985, Miss = 155967, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373875, Miss = 151871, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391919, Miss = 156572, Miss_rate = 0.400, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719433
L2_total_cache_misses = 3705256
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441945
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719433
icnt_total_pkts_simt_to_mem=9719433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719433
Req_Network_cycles = 3695579
Req_Network_injected_packets_per_cycle =       2.6300 
Req_Network_conflicts_per_cycle =       1.6778
Req_Network_conflicts_per_cycle_util =       3.6272
Req_Bank_Level_Parallism =       5.6859
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4753
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7452

Reply_Network_injected_packets_num = 9719433
Reply_Network_cycles = 3695579
Reply_Network_injected_packets_per_cycle =        2.6300
Reply_Network_conflicts_per_cycle =        1.1229
Reply_Network_conflicts_per_cycle_util =       2.4211
Reply_Bank_Level_Parallism =       5.6705
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1326
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0877
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 46 sec (13546 sec)
gpgpu_simulation_rate = 4671 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 5018382x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdbbda98c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdbbda970..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab30..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcdbbdab50..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d6396f517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 34: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 8962
gpu_sim_insn = 6294
gpu_ipc =       0.7023
gpu_tot_sim_cycle = 3704541
gpu_tot_sim_insn = 63292250
gpu_tot_ipc =      17.0850
gpu_tot_issued_cta = 2369
gpu_occupancy = 4.9061% 
gpu_tot_occupancy = 62.6256% 
max_total_param_size = 0
gpu_stall_dramfull = 4591429
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0018
partiton_level_parallism_total  =       2.6237
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7148
L2_BW  =       0.0780 GB/Sec
L2_BW_total  =     114.6014 GB/Sec
gpu_total_sim_rate=4669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 343518, Miss = 285212, Miss_rate = 0.830, Pending_hits = 14344, Reservation_fails = 516602
	L1D_cache_core[1]: Access = 336466, Miss = 274189, Miss_rate = 0.815, Pending_hits = 14691, Reservation_fails = 500310
	L1D_cache_core[2]: Access = 334207, Miss = 276626, Miss_rate = 0.828, Pending_hits = 14399, Reservation_fails = 497634
	L1D_cache_core[3]: Access = 337106, Miss = 275729, Miss_rate = 0.818, Pending_hits = 14647, Reservation_fails = 502970
	L1D_cache_core[4]: Access = 347953, Miss = 285538, Miss_rate = 0.821, Pending_hits = 15180, Reservation_fails = 495663
	L1D_cache_core[5]: Access = 356598, Miss = 288725, Miss_rate = 0.810, Pending_hits = 15916, Reservation_fails = 493960
	L1D_cache_core[6]: Access = 328709, Miss = 263534, Miss_rate = 0.802, Pending_hits = 14340, Reservation_fails = 493982
	L1D_cache_core[7]: Access = 364999, Miss = 301919, Miss_rate = 0.827, Pending_hits = 16040, Reservation_fails = 507942
	L1D_cache_core[8]: Access = 356729, Miss = 291635, Miss_rate = 0.818, Pending_hits = 16179, Reservation_fails = 508817
	L1D_cache_core[9]: Access = 356048, Miss = 290099, Miss_rate = 0.815, Pending_hits = 15534, Reservation_fails = 480587
	L1D_cache_core[10]: Access = 348483, Miss = 284892, Miss_rate = 0.818, Pending_hits = 15057, Reservation_fails = 498483
	L1D_cache_core[11]: Access = 332862, Miss = 267835, Miss_rate = 0.805, Pending_hits = 14692, Reservation_fails = 473002
	L1D_cache_core[12]: Access = 351370, Miss = 287828, Miss_rate = 0.819, Pending_hits = 15113, Reservation_fails = 510334
	L1D_cache_core[13]: Access = 351032, Miss = 284384, Miss_rate = 0.810, Pending_hits = 15583, Reservation_fails = 493073
	L1D_cache_core[14]: Access = 360538, Miss = 296737, Miss_rate = 0.823, Pending_hits = 16021, Reservation_fails = 512713
	L1D_cache_core[15]: Access = 341247, Miss = 279543, Miss_rate = 0.819, Pending_hits = 15368, Reservation_fails = 485332
	L1D_cache_core[16]: Access = 342112, Miss = 277162, Miss_rate = 0.810, Pending_hits = 15326, Reservation_fails = 504878
	L1D_cache_core[17]: Access = 343650, Miss = 280376, Miss_rate = 0.816, Pending_hits = 15299, Reservation_fails = 460044
	L1D_cache_core[18]: Access = 343792, Miss = 279280, Miss_rate = 0.812, Pending_hits = 14808, Reservation_fails = 492233
	L1D_cache_core[19]: Access = 344069, Miss = 282244, Miss_rate = 0.820, Pending_hits = 15503, Reservation_fails = 503743
	L1D_cache_core[20]: Access = 339544, Miss = 278817, Miss_rate = 0.821, Pending_hits = 15015, Reservation_fails = 500052
	L1D_cache_core[21]: Access = 341788, Miss = 282800, Miss_rate = 0.827, Pending_hits = 15792, Reservation_fails = 500859
	L1D_cache_core[22]: Access = 343341, Miss = 285219, Miss_rate = 0.831, Pending_hits = 14912, Reservation_fails = 509008
	L1D_cache_core[23]: Access = 337914, Miss = 277325, Miss_rate = 0.821, Pending_hits = 15179, Reservation_fails = 498548
	L1D_cache_core[24]: Access = 356106, Miss = 294378, Miss_rate = 0.827, Pending_hits = 16118, Reservation_fails = 518122
	L1D_cache_core[25]: Access = 334892, Miss = 275277, Miss_rate = 0.822, Pending_hits = 15151, Reservation_fails = 496859
	L1D_cache_core[26]: Access = 338379, Miss = 276255, Miss_rate = 0.816, Pending_hits = 14925, Reservation_fails = 518622
	L1D_cache_core[27]: Access = 355541, Miss = 293996, Miss_rate = 0.827, Pending_hits = 15969, Reservation_fails = 510346
	L1D_cache_core[28]: Access = 344147, Miss = 284120, Miss_rate = 0.826, Pending_hits = 15360, Reservation_fails = 501448
	L1D_cache_core[29]: Access = 343411, Miss = 282907, Miss_rate = 0.824, Pending_hits = 14893, Reservation_fails = 515077
	L1D_total_cache_accesses = 10356551
	L1D_total_cache_misses = 8484581
	L1D_total_cache_miss_rate = 0.8192
	L1D_total_cache_pending_hits = 457354
	L1D_total_cache_reservation_fails = 15001243
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1393283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 457354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7766383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15000369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 297586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 457354
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 153188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9914606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441945

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14261
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14174244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 837
ctas_completed 2369, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10183, 10214, 10532, 9312, 10018, 11252, 10180, 11116, 7797, 8412, 9838, 8936, 9789, 9448, 8904, 8982, 9961, 10598, 10597, 8532, 9104, 10149, 9853, 10499, 6681, 7259, 6956, 7125, 7651, 7725, 8482, 7956, 
gpgpu_n_tot_thrd_icount = 279632256
gpgpu_n_tot_w_icount = 8738508
gpgpu_n_stall_shd_mem = 9299243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9277504
gpgpu_n_mem_write_global = 441945
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12583169
gpgpu_n_store_insn = 600493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4850688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8369000
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 930243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11736748	W0_Idle:28433187	W0_Scoreboard:181716089	W1:2778825	W2:1239798	W3:759287	W4:494131	W5:344538	W6:255807	W7:195341	W8:162105	W9:142712	W10:128057	W11:119215	W12:118036	W13:111487	W14:107269	W15:106178	W16:99041	W17:95124	W18:94004	W19:90308	W20:94136	W21:89441	W22:79547	W23:73996	W24:60874	W25:52018	W26:44847	W27:37718	W28:32888	W29:24709	W30:16296	W31:8210	W32:682565
single_issue_nums: WS0:2195549	WS1:2175688	WS2:2166557	WS3:2200714	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64511752 {8:8063969,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17677800 {40:441945,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48541400 {40:1213535,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322558760 {40:8063969,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535560 {8:441945,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48541400 {40:1213535,}
maxmflatency = 8529 
max_icnt2mem_latency = 4863 
maxmrqlatency = 4804 
max_icnt2sh_latency = 101 
averagemflatency = 618 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 3 
mrq_lat_table:962777 	23377 	50506 	109572 	212020 	332862 	519849 	773772 	828703 	276074 	6226 	455 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4353707 	2183262 	1695409 	950036 	491933 	45097 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	603909 	175134 	88246 	56733 	6279278 	661927 	586554 	575872 	440317 	220437 	30993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7757361 	1408969 	425878 	110666 	15847 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1502 	1361 	434 	103 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        36        33        64        64        64        64        19        20         8        12         8         8        48        43 
dram[1]:        64        64        48        48        64        64        64        64        20        20        13        12         8         8        48        48 
dram[2]:        64        64        40        44        64        64        64        64        21        20        12        12        10         9        53        52 
dram[3]:        64        64        44        44        64        61        64        64        20        20        11        12         8         9        40        52 
dram[4]:        64        64        44        38        64        64        64        64        20        20         8        10        11         8        52        52 
dram[5]:        64        64        44        44        64        64        64        65        20        21        14        12         8         8        50        52 
dram[6]:        64        64        44        44        64        64        64        64        20        20        12        12         8         8        52        52 
dram[7]:        64        64        44        44        64        64        64        64        20        20        15        16         9         9        52        52 
dram[8]:        64        64        44        44        64        64        64        64        16        18         9         8         8        15        52        52 
dram[9]:        64        64        37        44        64        64        64        64        16        16        12         8         8        18        52        52 
dram[10]:        64        64        44        44        64        50        64        64        17        17         8        10         8         8        52        52 
dram[11]:        64        64        44        44        64        64        64        64        16        16         8         9         6         7        52        46 
maximum service time to same row:
dram[0]:     90200     36174     97790     86202    101421    123573    220915     49367    112332     72064     76211    178786    238887     76242     94738     98975 
dram[1]:     24333    147591    179184    239640    168860     42602     98063    146414     97764    171205     72955    162995    152219    158187     89863    171524 
dram[2]:     39570    196630     47576     82417     82437    193468    124799    165224    103452     96109     77505    139245    106037    118825     76598    176299 
dram[3]:    185137    101098    220975    138556    224400    130944    109924    148043    144433     93050    136983     62360    182274    133214    136066     82120 
dram[4]:    116245    110600     83935     79922     96760    166561    193970     62008     47815    104733     99661    109981    115348    196641     77406     78018 
dram[5]:     90413    102507    101647     91786     56112     52164    186519    107135    167607     79223    113619    117077    147033     68722     90492     68301 
dram[6]:    119929     79883    122095    145009    105908     94856     80553    111032    131406    102438     73266    179673    253155    134295    103850     53369 
dram[7]:     90889    195339     89511    195482     73808    103044     96245    166035     87064    130133    160103     69614    114081     92324    113544    145499 
dram[8]:    119256    142980    110941     69530    182520    141610    214346    124653    173910     82158    110426     80830    128143    119194     94380     64957 
dram[9]:    125454    132997     96371     98726     98211    125869     82802     88929     99974     75175     94278     98050     66879    178955    121117     86428 
dram[10]:    136487     85766     89708     58745    205583    132347     82868    139634     93775     86623    132986     93400    122780     80333    102378    117912 
dram[11]:    100165    196428    116234    136932    105707     48364    110645     73153    110278     97538    135859     87349     73912    179792    123040    133734 
average row accesses per activate:
dram[0]:  1.159501  1.159128  1.156156  1.160026  1.162482  1.155382  1.158865  1.161069  1.153198  1.166124  1.170223  1.166667  1.162034  1.162661  1.165018  1.165691 
dram[1]:  1.161251  1.154550  1.150714  1.148122  1.162164  1.154607  1.154152  1.158765  1.173655  1.157036  1.171180  1.173986  1.150599  1.149581  1.154966  1.151936 
dram[2]:  1.144438  1.152845  1.142794  1.142794  1.153563  1.152469  1.145831  1.152480  1.151153  1.165613  1.162055  1.166443  1.162436  1.159226  1.152103  1.143909 
dram[3]:  1.153884  1.164170  1.158142  1.144062  1.155759  1.165609  1.161796  1.145083  1.165750  1.158949  1.171086  1.181276  1.159438  1.178951  1.160819  1.150142 
dram[4]:  1.149235  1.167907  1.156305  1.160862  1.162506  1.149839  1.162333  1.162022  1.165492  1.176837  1.170676  1.174883  1.165429  1.160154  1.165684  1.156310 
dram[5]:  1.178679  1.161831  1.158847  1.157098  1.172848  1.172538  1.163570  1.152060  1.167208  1.161087  1.202339  1.170124  1.171196  1.176853  1.158775  1.170502 
dram[6]:  1.158389  1.156564  1.159678  1.161215  1.156821  1.165273  1.160770  1.161081  1.181130  1.160790  1.167354  1.182279  1.167295  1.162705  1.162581  1.162531 
dram[7]:  1.157107  1.160743  1.148940  1.144486  1.159743  1.152476  1.143683  1.152511  1.159397  1.169133  1.169450  1.155815  1.155043  1.173177  1.156634  1.152100 
dram[8]:  1.153051  1.158844  1.141586  1.150671  1.150853  1.160084  1.159289  1.152228  1.171200  1.154549  1.178143  1.173794  1.152980  1.163140  1.152791  1.160330 
dram[9]:  1.151483  1.152080  1.156290  1.154834  1.156669  1.157153  1.150317  1.165840  1.155227  1.171674  1.152837  1.169165  1.161111  1.159814  1.161988  1.164999 
dram[10]:  1.159048  1.157689  1.157735  1.162956  1.161605  1.170281  1.148803  1.157837  1.154733  1.156247  1.177215  1.180379  1.157092  1.166264  1.159114  1.157852 
dram[11]:  1.145919  1.165406  1.147529  1.156160  1.144765  1.152969  1.147867  1.162926  1.159588  1.168338  1.152176  1.188806  1.167291  1.154817  1.157583  1.154098 
average row locality = 4096282/3530319 = 1.160315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18725     18763     18784     18791     19156     18729     18603     18757     18745     19044     19535     19023     19226     19647     18754     19031 
dram[1]:     18744     18623     18554     18580     18771     18543     18784     18718     19695     18809     19702     19674     18752     18909     18817     18702 
dram[2]:     18524     18714     18237     18483     18658     18884     18434     18556     18726     19148     19161     19137     19526     19594     18792     18423 
dram[3]:     18645     18628     18839     18279     18935     18951     19158     18126     19169     18675     19359     19373     19458     19662     18885     18268 
dram[4]:     18203     19071     18820     18923     18760     18437     18965     19006     19084     19632     19303     19857     19445     19252     18728     18527 
dram[5]:     19164     18705     18866     18783     19209     19192     19087     18433     19103     19048     20322     19078     19571     19586     18587     18975 
dram[6]:     18587     18456     18834     19001     18590     18847     18856     18963     19687     18967     19273     19836     19446     19047     18885     18796 
dram[7]:     18661     18477     18434     18372     18944     18135     18274     18506     18930     19277     19417     18835     18884     19456     18525     18529 
dram[8]:     18542     18393     18390     18340     18305     19102     18917     18675     19312     18655     19835     19282     19156     19122     18943     18572 
dram[9]:     18477     18409     18660     18618     18666     18594     18346     19238     18778     19157     18608     19406     19216     19115     18525     18792 
dram[10]:     18705     19010     18692     19036     18991     19220     18587     18734     18707     18858     19482     19495     19010     19569     18809     18940 
dram[11]:     18689     19243     18262     18886     18081     18895     18503     19196     18933     19433     18510     19882     19255     19165     18535     18762 
total dram reads = 3630767
bank skew: 20322/18081 = 1.12
chip skew: 305709/299656 = 1.02
number of total write accesses:
dram[0]:      3174      3189      3090      3077      3238      3281      3180      3133      3238      3221      3391      3328      3359      3374      3260      3326 
dram[1]:      3149      3160      3064      3116      3206      3188      3159      3233      3288      3249      3383      3456      3358      3247      3219      3187 
dram[2]:      3145      3121      3032      3068      3216      3160      3080      3109      3204      3221      3409      3422      3385      3368      3249      3252 
dram[3]:      3170      3146      3083      3049      3211      3215      3097      3087      3237      3224      3374      3457      3324      3401      3263      3306 
dram[4]:      3055      3219      3065      3082      3224      3116      3135      3251      3238      3294      3320      3361      3335      3294      3266      3242 
dram[5]:      3220      3138      3044      3051      3181      3275      3145      3117      3288      3194      3479      3347      3322      3429      3274      3247 
dram[6]:      3139      3128      3070      3118      3230      3133      3176      3145      3312      3239      3338      3442      3321      3302      3293      3309 
dram[7]:      3147      3130      3076      3007      3266      3172      3054      3157      3243      3274      3435      3294      3368      3380      3208      3243 
dram[8]:      3122      3105      3038      3046      3129      3218      3158      3149      3317      3278      3410      3430      3444      3369      3287      3269 
dram[9]:      3151      3135      3065      2961      3222      3169      3090      3221      3211      3291      3337      3391      3316      3366      3254      3238 
dram[10]:      3124      3132      3052      3078      3233      3290      3094      3158      3211      3311      3430      3445      3302      3394      3305      3295 
dram[11]:      3164      3157      3016      3055      3121      3170      3128      3139      3263      3289      3298      3414      3374      3317      3224      3201 
total dram writes = 619374
bank skew: 3479/2961 = 1.17
chip skew: 51859/51330 = 1.01
average mf latency per bank:
dram[0]:       1273      1304      1267      1344      1314      1321      1243      1322      1245      1312      1290      1314      1298      1341      1311      1340
dram[1]:       1538      1296      1423      1296      1417      1322      1380      1288      5642      1314      1459      1341      1362      1277      1471      1309
dram[2]:       1247      1321      1343      1261      1316      1290      1265      1272      1269      1328      1267      1326      1300      1280      1289      1351
dram[3]:       1353      1322      1379      1308      1376      1352      1369      1309      1366      1314      1493      1347      1402      1380      1451      1350
dram[4]:       1351      1525      1393      1491      1392      1500      1324      1425      1358      1524      1373      1500      1350      1493      1390      1482
dram[5]:       1539      1468      1569      1455      1616      1477      1513      1410      1444      1439      1585      1444      1477      1433      1538      1490
dram[6]:       1436      1310      1469      1330      1431      1381      1463      1330      1512      1331      1460      1400      1469      1366      1504      1348
dram[7]:       1315      1347      5545      1300      1327      1297      1284      1351      1295      1356      1303      1310      1297      1327      1383      1345
dram[8]:       1357      1294      1424      1326      1359      1323      1395      1298      1372      1278      1368      1401      1325      1317      1396      1384
dram[9]:       1335      1341      1387      1421      1333      1384      1383      1438      1398      1442      1320      1384      1362      1372      1418      1405
dram[10]:       1304      1391      1326      1416      1293      1395      1282      1404      1270      1381      1326      1421      1292      1387      1297      1394
dram[11]:       1260      1428      1285      1404      1277      1452      1252      1427      1329      1437      1293      1507      1276      1436      1306      1441
maximum mf latency per bank:
dram[0]:       6318      6133      6590      5751      6078      5692      6266      5762      6681      5738      6457      6344      6072      6537      6609      6335
dram[1]:       6150      5827      6289      5579      6344      5724      6225      8378      6601      5635      7428      5571      6231      5803      6382      5474
dram[2]:       6322      7072      5992      7150      6367      6570      5789      6940      6514      7543      6535      7239      5949      6699      5939      7296
dram[3]:       5823      5978      5591      5939      5389      5828      5589      7942      5747      5948      5412      6055      6008      5700      5588      5625
dram[4]:       6045      6783      8054      7055      5969      6872      6224      7081      5691      6199      5915      6895      6249      6518      5751      6795
dram[5]:       6190      5621      6061      6103      5952      5802      5707      5891      5807      5725      5811      6054      6083      6031      6697      5630
dram[6]:       6617      5758      6688      5517      5629      5354      8529      5408      6331      5544      5759      5270      6040      5508      6398      5268
dram[7]:       5589      7054      5304      6266      5937      6289      5347      6660      5352      6672      5841      6165      5328      6448      6433      6618
dram[8]:       6020      5817      6021      6139      5728      6090      5905      5433      5274      5708      5815      6457      5658      7553      5420      6432
dram[9]:       5846      6827      6497      7001      6118      6646      5955      6179      5905      6740      6002      6319      6181      6277      6001      6482
dram[10]:       8421      6990      5911      6445      6236      6500      5787      6451      5614      5880      6103      6333      6040      7148      6251      6531
dram[11]:       5224      6530      5448      6173      7439      6343      5672      6629      5558      6609      5219      6674      5579      7827      5380      6424

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8654216 n_act=294885 n_pre=294869 n_ref_event=0 n_req=342519 n_rd=303313 n_rd_L2_A=0 n_write=0 n_wr_bk=51859 bw_util=0.1495
n_activity=4232731 dram_eff=0.3356
bk0: 18725a 6769442i bk1: 18763a 6745957i bk2: 18784a 6761972i bk3: 18791a 6765615i bk4: 19156a 6735185i bk5: 18729a 6768740i bk6: 18603a 6800602i bk7: 18757a 6777848i bk8: 18745a 6755595i bk9: 19044a 6740793i bk10: 19535a 6680917i bk11: 19023a 6718643i bk12: 19226a 6679313i bk13: 19647a 6642234i bk14: 18754a 6761383i bk15: 19031a 6729274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139076
Row_Buffer_Locality_read = 0.138850
Row_Buffer_Locality_write = 0.140820
Bank_Level_Parallism = 11.023712
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.236258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149544 
total_CMD = 9500111 
util_bw = 1420688 
Wasted_Col = 2432190 
Wasted_Row = 197140 
Idle = 5450093 

BW Util Bottlenecks: 
RCDc_limit = 4016375 
RCDWRc_limit = 277380 
WTRc_limit = 1392901 
RTWc_limit = 1348829 
CCDLc_limit = 320106 
rwq = 0 
CCDLc_limit_alone = 222309 
WTRc_limit_alone = 1352655 
RTWc_limit_alone = 1291278 

Commands details: 
total_CMD = 9500111 
n_nop = 8654216 
Read = 303313 
Write = 0 
L2_Alloc = 0 
L2_WB = 51859 
n_act = 294885 
n_pre = 294869 
n_ref = 0 
n_req = 342519 
total_req = 355172 

Dual Bus Interface Util: 
issued_total_row = 589754 
issued_total_col = 355172 
Row_Bus_Util =  0.062079 
CoL_Bus_Util = 0.037386 
Either_Row_CoL_Bus_Util = 0.089041 
Issued_on_Two_Bus_Simul_Util = 0.010424 
issued_two_Eff = 0.117072 
queue_avg = 15.935042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8656608 n_act=294648 n_pre=294632 n_ref_event=0 n_req=341216 n_rd=302377 n_rd_L2_A=0 n_write=0 n_wr_bk=51662 bw_util=0.1491
n_activity=4223586 dram_eff=0.3353
bk0: 18744a 6795325i bk1: 18623a 6802649i bk2: 18554a 6791542i bk3: 18580a 6772121i bk4: 18771a 6776735i bk5: 18543a 6793416i bk6: 18784a 6766016i bk7: 18718a 6785638i bk8: 19695a 6678594i bk9: 18809a 6742473i bk10: 19702a 6635221i bk11: 19674a 6665477i bk12: 18752a 6745008i bk13: 18909a 6726495i bk14: 18817a 6773039i bk15: 18702a 6778091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136477
Row_Buffer_Locality_read = 0.136558
Row_Buffer_Locality_write = 0.135843
Bank_Level_Parallism = 10.993458
Bank_Level_Parallism_Col = 2.671954
Bank_Level_Parallism_Ready = 1.236203
write_to_read_ratio_blp_rw_average = 0.195256
GrpLevelPara = 2.203631 

BW Util details:
bwutil = 0.149067 
total_CMD = 9500111 
util_bw = 1416156 
Wasted_Col = 2433455 
Wasted_Row = 193685 
Idle = 5456815 

BW Util Bottlenecks: 
RCDc_limit = 4021558 
RCDWRc_limit = 277434 
WTRc_limit = 1393561 
RTWc_limit = 1340211 
CCDLc_limit = 318657 
rwq = 0 
CCDLc_limit_alone = 221479 
WTRc_limit_alone = 1352756 
RTWc_limit_alone = 1283838 

Commands details: 
total_CMD = 9500111 
n_nop = 8656608 
Read = 302377 
Write = 0 
L2_Alloc = 0 
L2_WB = 51662 
n_act = 294648 
n_pre = 294632 
n_ref = 0 
n_req = 341216 
total_req = 354039 

Dual Bus Interface Util: 
issued_total_row = 589280 
issued_total_col = 354039 
Row_Bus_Util =  0.062029 
CoL_Bus_Util = 0.037267 
Either_Row_CoL_Bus_Util = 0.088789 
Issued_on_Two_Bus_Simul_Util = 0.010507 
issued_two_Eff = 0.118335 
queue_avg = 15.739132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7391
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8657501 n_act=294516 n_pre=294500 n_ref_event=0 n_req=339645 n_rd=300997 n_rd_L2_A=0 n_write=0 n_wr_bk=51441 bw_util=0.1484
n_activity=4241558 dram_eff=0.3324
bk0: 18524a 6845502i bk1: 18714a 6840427i bk2: 18237a 6883737i bk3: 18483a 6863654i bk4: 18658a 6850799i bk5: 18884a 6819521i bk6: 18434a 6858235i bk7: 18556a 6840390i bk8: 18726a 6797279i bk9: 19148a 6772798i bk10: 19161a 6739841i bk11: 19137a 6748149i bk12: 19526a 6722242i bk13: 19594a 6708686i bk14: 18792a 6805301i bk15: 18423a 6847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132874
Row_Buffer_Locality_read = 0.133114
Row_Buffer_Locality_write = 0.131003
Bank_Level_Parallism = 10.729223
Bank_Level_Parallism_Col = 2.636826
Bank_Level_Parallism_Ready = 1.231962
write_to_read_ratio_blp_rw_average = 0.190588
GrpLevelPara = 2.182212 

BW Util details:
bwutil = 0.148393 
total_CMD = 9500111 
util_bw = 1409752 
Wasted_Col = 2448734 
Wasted_Row = 198131 
Idle = 5443494 

BW Util Bottlenecks: 
RCDc_limit = 4034581 
RCDWRc_limit = 278284 
WTRc_limit = 1391390 
RTWc_limit = 1295291 
CCDLc_limit = 316406 
rwq = 0 
CCDLc_limit_alone = 221577 
WTRc_limit_alone = 1351077 
RTWc_limit_alone = 1240775 

Commands details: 
total_CMD = 9500111 
n_nop = 8657501 
Read = 300997 
Write = 0 
L2_Alloc = 0 
L2_WB = 51441 
n_act = 294516 
n_pre = 294500 
n_ref = 0 
n_req = 339645 
total_req = 352438 

Dual Bus Interface Util: 
issued_total_row = 589016 
issued_total_col = 352438 
Row_Bus_Util =  0.062001 
CoL_Bus_Util = 0.037098 
Either_Row_CoL_Bus_Util = 0.088695 
Issued_on_Two_Bus_Simul_Util = 0.010405 
issued_two_Eff = 0.117307 
queue_avg = 14.568079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8656727 n_act=293902 n_pre=293886 n_ref_event=0 n_req=341235 n_rd=302410 n_rd_L2_A=0 n_write=0 n_wr_bk=51644 bw_util=0.1491
n_activity=4232917 dram_eff=0.3346
bk0: 18645a 6785516i bk1: 18628a 6802125i bk2: 18839a 6792284i bk3: 18279a 6808826i bk4: 18935a 6752074i bk5: 18951a 6748647i bk6: 19158a 6721031i bk7: 18126a 6825622i bk8: 19169a 6723966i bk9: 18675a 6747277i bk10: 19359a 6681587i bk11: 19373a 6679529i bk12: 19458a 6666222i bk13: 19662a 6667141i bk14: 18885a 6750401i bk15: 18268a 6819502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138711
Row_Buffer_Locality_read = 0.138729
Row_Buffer_Locality_write = 0.138571
Bank_Level_Parallism = 11.003558
Bank_Level_Parallism_Col = 2.674311
Bank_Level_Parallism_Ready = 1.237837
write_to_read_ratio_blp_rw_average = 0.195695
GrpLevelPara = 2.206526 

BW Util details:
bwutil = 0.149074 
total_CMD = 9500111 
util_bw = 1416216 
Wasted_Col = 2429015 
Wasted_Row = 199960 
Idle = 5454920 

BW Util Bottlenecks: 
RCDc_limit = 4006770 
RCDWRc_limit = 277065 
WTRc_limit = 1392622 
RTWc_limit = 1345539 
CCDLc_limit = 320153 
rwq = 0 
CCDLc_limit_alone = 222704 
WTRc_limit_alone = 1352093 
RTWc_limit_alone = 1288619 

Commands details: 
total_CMD = 9500111 
n_nop = 8656727 
Read = 302410 
Write = 0 
L2_Alloc = 0 
L2_WB = 51644 
n_act = 293902 
n_pre = 293886 
n_ref = 0 
n_req = 341235 
total_req = 354054 

Dual Bus Interface Util: 
issued_total_row = 587788 
issued_total_col = 354054 
Row_Bus_Util =  0.061872 
CoL_Bus_Util = 0.037268 
Either_Row_CoL_Bus_Util = 0.088776 
Issued_on_Two_Bus_Simul_Util = 0.010364 
issued_two_Eff = 0.116742 
queue_avg = 16.127266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8656524 n_act=294679 n_pre=294663 n_ref_event=0 n_req=342714 n_rd=304013 n_rd_L2_A=0 n_write=0 n_wr_bk=51497 bw_util=0.1497
n_activity=4236471 dram_eff=0.3357
bk0: 18203a 6818122i bk1: 19071a 6705325i bk2: 18820a 6740495i bk3: 18923a 6735452i bk4: 18760a 6757478i bk5: 18437a 6785063i bk6: 18965a 6722152i bk7: 19006a 6708807i bk8: 19084a 6710432i bk9: 19632a 6636956i bk10: 19303a 6642940i bk11: 19857a 6616723i bk12: 19445a 6650287i bk13: 19252a 6678443i bk14: 18728a 6742272i bk15: 18527a 6784454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140161
Row_Buffer_Locality_read = 0.140353
Row_Buffer_Locality_write = 0.138653
Bank_Level_Parallism = 11.121346
Bank_Level_Parallism_Col = 2.685355
Bank_Level_Parallism_Ready = 1.237905
write_to_read_ratio_blp_rw_average = 0.197066
GrpLevelPara = 2.214729 

BW Util details:
bwutil = 0.149687 
total_CMD = 9500111 
util_bw = 1422040 
Wasted_Col = 2428180 
Wasted_Row = 200686 
Idle = 5449205 

BW Util Bottlenecks: 
RCDc_limit = 4012421 
RCDWRc_limit = 275098 
WTRc_limit = 1384788 
RTWc_limit = 1366303 
CCDLc_limit = 323400 
rwq = 0 
CCDLc_limit_alone = 224829 
WTRc_limit_alone = 1344337 
RTWc_limit_alone = 1308183 

Commands details: 
total_CMD = 9500111 
n_nop = 8656524 
Read = 304013 
Write = 0 
L2_Alloc = 0 
L2_WB = 51497 
n_act = 294679 
n_pre = 294663 
n_ref = 0 
n_req = 342714 
total_req = 355510 

Dual Bus Interface Util: 
issued_total_row = 589342 
issued_total_col = 355510 
Row_Bus_Util =  0.062035 
CoL_Bus_Util = 0.037422 
Either_Row_CoL_Bus_Util = 0.088798 
Issued_on_Two_Bus_Simul_Util = 0.010659 
issued_two_Eff = 0.120041 
queue_avg = 16.382725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8655007 n_act=294822 n_pre=294806 n_ref_event=0 n_req=344530 n_rd=305709 n_rd_L2_A=0 n_write=0 n_wr_bk=51751 bw_util=0.1505
n_activity=4230444 dram_eff=0.338
bk0: 19164a 6663136i bk1: 18705a 6722025i bk2: 18866a 6698122i bk3: 18783a 6700885i bk4: 19209a 6689917i bk5: 19192a 6669285i bk6: 19087a 6694720i bk7: 18433a 6765997i bk8: 19103a 6674628i bk9: 19048a 6661920i bk10: 20322a 6551920i bk11: 19078a 6648958i bk12: 19571a 6594529i bk13: 19586a 6613492i bk14: 18587a 6713840i bk15: 18975a 6687412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144281
Row_Buffer_Locality_read = 0.144170
Row_Buffer_Locality_write = 0.145153
Bank_Level_Parallism = 11.308890
Bank_Level_Parallism_Col = 2.704792
Bank_Level_Parallism_Ready = 1.242654
write_to_read_ratio_blp_rw_average = 0.198636
GrpLevelPara = 2.227595 

BW Util details:
bwutil = 0.150508 
total_CMD = 9500111 
util_bw = 1429840 
Wasted_Col = 2416396 
Wasted_Row = 198822 
Idle = 5455053 

BW Util Bottlenecks: 
RCDc_limit = 4000730 
RCDWRc_limit = 272733 
WTRc_limit = 1381788 
RTWc_limit = 1384052 
CCDLc_limit = 325089 
rwq = 0 
CCDLc_limit_alone = 225149 
WTRc_limit_alone = 1341788 
RTWc_limit_alone = 1324112 

Commands details: 
total_CMD = 9500111 
n_nop = 8655007 
Read = 305709 
Write = 0 
L2_Alloc = 0 
L2_WB = 51751 
n_act = 294822 
n_pre = 294806 
n_ref = 0 
n_req = 344530 
total_req = 357460 

Dual Bus Interface Util: 
issued_total_row = 589628 
issued_total_col = 357460 
Row_Bus_Util =  0.062065 
CoL_Bus_Util = 0.037627 
Either_Row_CoL_Bus_Util = 0.088957 
Issued_on_Two_Bus_Simul_Util = 0.010735 
issued_two_Eff = 0.120676 
queue_avg = 17.115620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1156
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8657126 n_act=294518 n_pre=294502 n_ref_event=0 n_req=342888 n_rd=304071 n_rd_L2_A=0 n_write=0 n_wr_bk=51695 bw_util=0.1498
n_activity=4230252 dram_eff=0.3364
bk0: 18587a 6776691i bk1: 18456a 6792743i bk2: 18834a 6756206i bk3: 19001a 6737959i bk4: 18590a 6780671i bk5: 18847a 6752564i bk6: 18856a 6742767i bk7: 18963a 6723084i bk8: 19687a 6656322i bk9: 18967a 6716044i bk10: 19273a 6683864i bk11: 19836a 6654588i bk12: 19446a 6665166i bk13: 19047a 6703322i bk14: 18885a 6735142i bk15: 18796a 6751795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141072
Row_Buffer_Locality_read = 0.140931
Row_Buffer_Locality_write = 0.142180
Bank_Level_Parallism = 11.088618
Bank_Level_Parallism_Col = 2.685229
Bank_Level_Parallism_Ready = 1.241435
write_to_read_ratio_blp_rw_average = 0.196176
GrpLevelPara = 2.210541 

BW Util details:
bwutil = 0.149794 
total_CMD = 9500111 
util_bw = 1423064 
Wasted_Col = 2424802 
Wasted_Row = 197426 
Idle = 5454819 

BW Util Bottlenecks: 
RCDc_limit = 4006366 
RCDWRc_limit = 274848 
WTRc_limit = 1384214 
RTWc_limit = 1351532 
CCDLc_limit = 324286 
rwq = 0 
CCDLc_limit_alone = 225641 
WTRc_limit_alone = 1343535 
RTWc_limit_alone = 1293566 

Commands details: 
total_CMD = 9500111 
n_nop = 8657126 
Read = 304071 
Write = 0 
L2_Alloc = 0 
L2_WB = 51695 
n_act = 294518 
n_pre = 294502 
n_ref = 0 
n_req = 342888 
total_req = 355766 

Dual Bus Interface Util: 
issued_total_row = 589020 
issued_total_col = 355766 
Row_Bus_Util =  0.062001 
CoL_Bus_Util = 0.037449 
Either_Row_CoL_Bus_Util = 0.088734 
Issued_on_Two_Bus_Simul_Util = 0.010716 
issued_two_Eff = 0.120763 
queue_avg = 16.181244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1812
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8662918 n_act=292420 n_pre=292404 n_ref_event=0 n_req=338331 n_rd=299656 n_rd_L2_A=0 n_write=0 n_wr_bk=51454 bw_util=0.1478
n_activity=4222858 dram_eff=0.3326
bk0: 18661a 6824455i bk1: 18477a 6829776i bk2: 18434a 6847477i bk3: 18372a 6848136i bk4: 18944a 6794804i bk5: 18135a 6866201i bk6: 18274a 6839569i bk7: 18506a 6840922i bk8: 18930a 6775467i bk9: 19277a 6731623i bk10: 19417a 6695374i bk11: 18835a 6763641i bk12: 18884a 6756585i bk13: 19456a 6714753i bk14: 18525a 6809692i bk15: 18529a 6825590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135698
Row_Buffer_Locality_read = 0.135595
Row_Buffer_Locality_write = 0.136496
Bank_Level_Parallism = 10.825449
Bank_Level_Parallism_Col = 2.655155
Bank_Level_Parallism_Ready = 1.232513
write_to_read_ratio_blp_rw_average = 0.195294
GrpLevelPara = 2.191886 

BW Util details:
bwutil = 0.147834 
total_CMD = 9500111 
util_bw = 1404440 
Wasted_Col = 2430306 
Wasted_Row = 203078 
Idle = 5462287 

BW Util Bottlenecks: 
RCDc_limit = 3997847 
RCDWRc_limit = 277100 
WTRc_limit = 1377135 
RTWc_limit = 1328201 
CCDLc_limit = 314792 
rwq = 0 
CCDLc_limit_alone = 219552 
WTRc_limit_alone = 1337546 
RTWc_limit_alone = 1272550 

Commands details: 
total_CMD = 9500111 
n_nop = 8662918 
Read = 299656 
Write = 0 
L2_Alloc = 0 
L2_WB = 51454 
n_act = 292420 
n_pre = 292404 
n_ref = 0 
n_req = 338331 
total_req = 351110 

Dual Bus Interface Util: 
issued_total_row = 584824 
issued_total_col = 351110 
Row_Bus_Util =  0.061560 
CoL_Bus_Util = 0.036959 
Either_Row_CoL_Bus_Util = 0.088125 
Issued_on_Two_Bus_Simul_Util = 0.010394 
issued_two_Eff = 0.117943 
queue_avg = 15.249290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2493
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8657291 n_act=293839 n_pre=293823 n_ref_event=0 n_req=340398 n_rd=301541 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.1488
n_activity=4233476 dram_eff=0.3338
bk0: 18542a 6840918i bk1: 18393a 6841278i bk2: 18390a 6833234i bk3: 18340a 6839071i bk4: 18305a 6854406i bk5: 19102a 6771409i bk6: 18917a 6767338i bk7: 18675a 6806975i bk8: 19312a 6742147i bk9: 18655a 6792126i bk10: 19835a 6670328i bk11: 19282a 6710523i bk12: 19156a 6701001i bk13: 19122a 6734669i bk14: 18943a 6756153i bk15: 18572a 6794956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136778
Row_Buffer_Locality_read = 0.136691
Row_Buffer_Locality_write = 0.137453
Bank_Level_Parallism = 10.876410
Bank_Level_Parallism_Col = 2.659612
Bank_Level_Parallism_Ready = 1.236140
write_to_read_ratio_blp_rw_average = 0.193792
GrpLevelPara = 2.196139 

BW Util details:
bwutil = 0.148760 
total_CMD = 9500111 
util_bw = 1413240 
Wasted_Col = 2434422 
Wasted_Row = 199653 
Idle = 5452796 

BW Util Bottlenecks: 
RCDc_limit = 4012456 
RCDWRc_limit = 277451 
WTRc_limit = 1392565 
RTWc_limit = 1320482 
CCDLc_limit = 318173 
rwq = 0 
CCDLc_limit_alone = 221480 
WTRc_limit_alone = 1351706 
RTWc_limit_alone = 1264648 

Commands details: 
total_CMD = 9500111 
n_nop = 8657291 
Read = 301541 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 293839 
n_pre = 293823 
n_ref = 0 
n_req = 340398 
total_req = 353310 

Dual Bus Interface Util: 
issued_total_row = 587662 
issued_total_col = 353310 
Row_Bus_Util =  0.061858 
CoL_Bus_Util = 0.037190 
Either_Row_CoL_Bus_Util = 0.088717 
Issued_on_Two_Bus_Simul_Util = 0.010332 
issued_two_Eff = 0.116457 
queue_avg = 15.388227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8661679 n_act=292776 n_pre=292760 n_ref_event=0 n_req=339297 n_rd=300605 n_rd_L2_A=0 n_write=0 n_wr_bk=51418 bw_util=0.1482
n_activity=4231248 dram_eff=0.3328
bk0: 18477a 6831372i bk1: 18409a 6837713i bk2: 18660a 6827900i bk3: 18618a 6813000i bk4: 18666a 6819085i bk5: 18594a 6828816i bk6: 18346a 6850049i bk7: 19238a 6740813i bk8: 18778a 6769021i bk9: 19157a 6753128i bk10: 18608a 6757746i bk11: 19406a 6696080i bk12: 19216a 6711510i bk13: 19115a 6727695i bk14: 18525a 6815943i bk15: 18792a 6801693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137113
Row_Buffer_Locality_read = 0.137163
Row_Buffer_Locality_write = 0.136721
Bank_Level_Parallism = 10.857141
Bank_Level_Parallism_Col = 2.656576
Bank_Level_Parallism_Ready = 1.234895
write_to_read_ratio_blp_rw_average = 0.193636
GrpLevelPara = 2.193711 

BW Util details:
bwutil = 0.148218 
total_CMD = 9500111 
util_bw = 1408092 
Wasted_Col = 2429497 
Wasted_Row = 205601 
Idle = 5456921 

BW Util Bottlenecks: 
RCDc_limit = 3998523 
RCDWRc_limit = 277636 
WTRc_limit = 1379451 
RTWc_limit = 1318835 
CCDLc_limit = 318341 
rwq = 0 
CCDLc_limit_alone = 222418 
WTRc_limit_alone = 1339522 
RTWc_limit_alone = 1262841 

Commands details: 
total_CMD = 9500111 
n_nop = 8661679 
Read = 300605 
Write = 0 
L2_Alloc = 0 
L2_WB = 51418 
n_act = 292776 
n_pre = 292760 
n_ref = 0 
n_req = 339297 
total_req = 352023 

Dual Bus Interface Util: 
issued_total_row = 585536 
issued_total_col = 352023 
Row_Bus_Util =  0.061635 
CoL_Bus_Util = 0.037055 
Either_Row_CoL_Bus_Util = 0.088255 
Issued_on_Two_Bus_Simul_Util = 0.010434 
issued_two_Eff = 0.118229 
queue_avg = 15.496511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8655065 n_act=295084 n_pre=295068 n_ref_event=0 n_req=342776 n_rd=303845 n_rd_L2_A=0 n_write=0 n_wr_bk=51854 bw_util=0.1498
n_activity=4238783 dram_eff=0.3357
bk0: 18705a 6777112i bk1: 19010a 6733776i bk2: 18692a 6784696i bk3: 19036a 6751365i bk4: 18991a 6766106i bk5: 19220a 6734666i bk6: 18587a 6780335i bk7: 18734a 6780349i bk8: 18707a 6769724i bk9: 18858a 6741086i bk10: 19482a 6655891i bk11: 19495a 6650860i bk12: 19010a 6708727i bk13: 19569a 6656147i bk14: 18809a 6746415i bk15: 18940a 6722349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139135
Row_Buffer_Locality_read = 0.139035
Row_Buffer_Locality_write = 0.139914
Bank_Level_Parallism = 11.031110
Bank_Level_Parallism_Col = 2.676367
Bank_Level_Parallism_Ready = 1.235916
write_to_read_ratio_blp_rw_average = 0.196287
GrpLevelPara = 2.206869 

BW Util details:
bwutil = 0.149766 
total_CMD = 9500111 
util_bw = 1422796 
Wasted_Col = 2432790 
Wasted_Row = 198824 
Idle = 5445701 

BW Util Bottlenecks: 
RCDc_limit = 4019081 
RCDWRc_limit = 277033 
WTRc_limit = 1385782 
RTWc_limit = 1349192 
CCDLc_limit = 322480 
rwq = 0 
CCDLc_limit_alone = 225213 
WTRc_limit_alone = 1345886 
RTWc_limit_alone = 1291821 

Commands details: 
total_CMD = 9500111 
n_nop = 8655065 
Read = 303845 
Write = 0 
L2_Alloc = 0 
L2_WB = 51854 
n_act = 295084 
n_pre = 295068 
n_ref = 0 
n_req = 342776 
total_req = 355699 

Dual Bus Interface Util: 
issued_total_row = 590152 
issued_total_col = 355699 
Row_Bus_Util =  0.062121 
CoL_Bus_Util = 0.037442 
Either_Row_CoL_Bus_Util = 0.088951 
Issued_on_Two_Bus_Simul_Util = 0.010611 
issued_two_Eff = 0.119289 
queue_avg = 15.940885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9409
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9500111 n_nop=8655637 n_act=294237 n_pre=294221 n_ref_event=0 n_req=340733 n_rd=302230 n_rd_L2_A=0 n_write=0 n_wr_bk=51330 bw_util=0.1489
n_activity=4227744 dram_eff=0.3345
bk0: 18689a 6813207i bk1: 19243a 6769634i bk2: 18262a 6837807i bk3: 18886a 6778465i bk4: 18081a 6847810i bk5: 18895a 6788631i bk6: 18503a 6820951i bk7: 19196a 6750613i bk8: 18933a 6766672i bk9: 19433a 6717433i bk10: 18510a 6783517i bk11: 19882a 6665460i bk12: 19255a 6725126i bk13: 19165a 6725921i bk14: 18535a 6835421i bk15: 18762a 6764391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136459
Row_Buffer_Locality_read = 0.136340
Row_Buffer_Locality_write = 0.137392
Bank_Level_Parallism = 10.887534
Bank_Level_Parallism_Col = 2.651527
Bank_Level_Parallism_Ready = 1.233567
write_to_read_ratio_blp_rw_average = 0.192948
GrpLevelPara = 2.194498 

BW Util details:
bwutil = 0.148866 
total_CMD = 9500111 
util_bw = 1414240 
Wasted_Col = 2439051 
Wasted_Row = 195363 
Idle = 5451457 

BW Util Bottlenecks: 
RCDc_limit = 4023519 
RCDWRc_limit = 275820 
WTRc_limit = 1390699 
RTWc_limit = 1314147 
CCDLc_limit = 317388 
rwq = 0 
CCDLc_limit_alone = 221790 
WTRc_limit_alone = 1350406 
RTWc_limit_alone = 1258842 

Commands details: 
total_CMD = 9500111 
n_nop = 8655637 
Read = 302230 
Write = 0 
L2_Alloc = 0 
L2_WB = 51330 
n_act = 294237 
n_pre = 294221 
n_ref = 0 
n_req = 340733 
total_req = 353560 

Dual Bus Interface Util: 
issued_total_row = 588458 
issued_total_col = 353560 
Row_Bus_Util =  0.061942 
CoL_Bus_Util = 0.037216 
Either_Row_CoL_Bus_Util = 0.088891 
Issued_on_Two_Bus_Simul_Util = 0.010268 
issued_two_Eff = 0.115509 
queue_avg = 15.466262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376398, Miss = 154623, Miss_rate = 0.411, Pending_hits = 2700, Reservation_fails = 10299
L2_cache_bank[1]: Access = 374724, Miss = 154881, Miss_rate = 0.413, Pending_hits = 2849, Reservation_fails = 12225
L2_cache_bank[2]: Access = 677913, Miss = 154919, Miss_rate = 0.229, Pending_hits = 2637, Reservation_fails = 16085
L2_cache_bank[3]: Access = 372091, Miss = 153646, Miss_rate = 0.413, Pending_hits = 2613, Reservation_fails = 10189
L2_cache_bank[4]: Access = 379120, Miss = 153178, Miss_rate = 0.404, Pending_hits = 2497, Reservation_fails = 12613
L2_cache_bank[5]: Access = 381591, Miss = 154051, Miss_rate = 0.404, Pending_hits = 2631, Reservation_fails = 11138
L2_cache_bank[6]: Access = 381381, Miss = 155568, Miss_rate = 0.408, Pending_hits = 2916, Reservation_fails = 11790
L2_cache_bank[7]: Access = 371327, Miss = 153078, Miss_rate = 0.412, Pending_hits = 2761, Reservation_fails = 13473
L2_cache_bank[8]: Access = 390941, Miss = 154417, Miss_rate = 0.395, Pending_hits = 3104, Reservation_fails = 11846
L2_cache_bank[9]: Access = 383925, Miss = 155817, Miss_rate = 0.406, Pending_hits = 3250, Reservation_fails = 11281
L2_cache_bank[10]: Access = 389990, Miss = 157013, Miss_rate = 0.403, Pending_hits = 3229, Reservation_fails = 9543
L2_cache_bank[11]: Access = 378008, Miss = 154899, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 12069
L2_cache_bank[12]: Access = 378231, Miss = 155243, Miss_rate = 0.410, Pending_hits = 3003, Reservation_fails = 11431
L2_cache_bank[13]: Access = 383242, Miss = 155002, Miss_rate = 0.404, Pending_hits = 2922, Reservation_fails = 7318
L2_cache_bank[14]: Access = 678133, Miss = 153168, Miss_rate = 0.226, Pending_hits = 2697, Reservation_fails = 12912
L2_cache_bank[15]: Access = 378272, Miss = 152673, Miss_rate = 0.404, Pending_hits = 2869, Reservation_fails = 11203
L2_cache_bank[16]: Access = 386141, Miss = 154512, Miss_rate = 0.400, Pending_hits = 2960, Reservation_fails = 10377
L2_cache_bank[17]: Access = 376102, Miss = 153253, Miss_rate = 0.407, Pending_hits = 2828, Reservation_fails = 17067
L2_cache_bank[18]: Access = 378895, Miss = 152392, Miss_rate = 0.402, Pending_hits = 2751, Reservation_fails = 9909
L2_cache_bank[19]: Access = 379810, Miss = 154425, Miss_rate = 0.407, Pending_hits = 2896, Reservation_fails = 13153
L2_cache_bank[20]: Access = 374433, Miss = 154095, Miss_rate = 0.412, Pending_hits = 2663, Reservation_fails = 13341
L2_cache_bank[21]: Access = 382985, Miss = 155967, Miss_rate = 0.407, Pending_hits = 2969, Reservation_fails = 11229
L2_cache_bank[22]: Access = 373876, Miss = 151872, Miss_rate = 0.406, Pending_hits = 2566, Reservation_fails = 8869
L2_cache_bank[23]: Access = 391920, Miss = 156572, Miss_rate = 0.399, Pending_hits = 2965, Reservation_fails = 14303
L2_total_cache_accesses = 9719449
L2_total_cache_misses = 3705264
L2_total_cache_miss_rate = 0.3812
L2_total_cache_pending_hits = 68279
L2_total_cache_reservation_fails = 283663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5578458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2648506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 283663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 982261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68279
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 367448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9277504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 441945
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17113
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 266544
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9719449
icnt_total_pkts_simt_to_mem=9719449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9719449
Req_Network_cycles = 3704541
Req_Network_injected_packets_per_cycle =       2.6237 
Req_Network_conflicts_per_cycle =       1.6737
Req_Network_conflicts_per_cycle_util =       3.6272
Req_Bank_Level_Parallism =       5.6859
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4668
Req_Network_out_buffer_full_per_cycle =       0.0007
Req_Network_out_buffer_avg_util =       4.7337

Reply_Network_injected_packets_num = 9719449
Reply_Network_cycles = 3704541
Reply_Network_injected_packets_per_cycle =        2.6237
Reply_Network_conflicts_per_cycle =        1.1202
Reply_Network_conflicts_per_cycle_util =       2.4211
Reply_Bank_Level_Parallism =       5.6704
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1323
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0875
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 54 sec (13554 sec)
gpgpu_simulation_rate = 4669 (inst/sec)
gpgpu_simulation_rate = 273 (cycle/sec)
gpgpu_silicon_slowdown = 5000000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 33.
	runtime [cuda_linear_base] = 13541584.524000 ms.
Verifying...
	runtime [serial] = 237.560000 ms.
Correct
GPGPU-Sim: *** exit detected ***
