Shuvra S. Bhattacharyya , Praveen K. Murthy , Edward A. Lee, Synthesis of Embedded Software from Synchronous Dataflow Specifications, Journal of VLSI Signal Processing Systems, v.21 n.2, p.151-166, June 1999[doi>10.1023/A:1008052406396]
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
E. A. de Kock, Multiprocessor mapping of process networks: a JPEG decoding case study, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581216]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Hoes, R. 2004. Predictable dynamic behavior in NoC-based MPSoC. www.es.ele.tue.nl/epicurus/.
HOL. 2007. Head-of-line blocking. http://en.wikipedia.org/wiki/Head-of-line\_blocking.
Jerraya, A. and Wolf, W. 2004. Multiprocessor Systems-on-Chips. Morgan Kaufmann, San Francisco, CA.
Yujia Jin , Nadathur Satish , Kaushik Ravindran , Kurt Keutzer, An automated exploration framework for FPGA-based soft multiprocessor systems, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084903]
Kahn, G. 1974. The semantics of a simple language for parallel programming. Inf. Process. 74, 471--475.
Kumar, A., Fernando, S., Ha, Y., Mesman, B., and Corporaal, H. 2007a. Multi-Processor system-level synthesis for multiple applications on platform FPGA. In Proceedings of the 17th International Conference on Field Programmable Logic and Applications, 92--97.
Akash Kumar , Andreas Hansson , Jos Huisken , Henk Corporaal, Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Akash Kumar , Bart Mesman , Henk Corporaal , Jef van Meerbergen , Ha Yajun, Global Analysis of Resource Arbitration for MPSoC, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.71-78, August 30-September 01, 2006[doi>10.1109/DSD.2006.57]
A. Kumar , B. Mesman , B. Theelen , H. Corporaal , H. Yajun, Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip, Proceedings of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, p.33-38, October 26-27, 2006[doi>10.1109/ESTMED.2006.321271]
Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987[doi>10.1109/TC.1987.5009446]
Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th annual Design Automation Conference, p.518-523, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379015]
MAMPS. 2007. Multiple applications mutli-processor synthesis. Username: todaes, Password: guest. http://www.es.ele.tue.nl/mamps/.
Srinivasan Murali , Martijn Coenen , Andrei Radulescu , Kees Goossens , Giovanni De Micheli, A methodology for mapping multiple use-cases onto networks on chips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Hristo Nikolov , Todor Stefanov , Ed Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176306]
JoAnn M. Paul , Donald E. Thomas , Alex Bobrek, Scenario-oriented design for single-chip heterogeneous multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.8, p.868-880, August 2006[doi>10.1109/TVLSI.2006.878474]
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Sander Stuijk , Marc Geilen , Twan Basten, SDF^3: SDF For Free, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.276-278, June 28-30, 2006[doi>10.1109/ACSD.2006.23]
B. D. Theelen , O. Florescu , M. C. W. Geilen , J. Huang , P. H. A. van der Putten , J. P. M. Voeten, Software/Hardware Engineering with the Parallel Object-Oriented Specification Language, Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign, p.139-148, May 30-June 02, 2007[doi>10.1109/MEMCOD.2007.371231]
Xilinx. 2007. Xilinx resource page. http://www.xilinx.com.
