[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 415 products, 37 sources, 6 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/hw/spinal/dandriscv/super_scalar/IssueQueue.scala, ${BASE}/hw/spinal/dandriscv/ip/ICache.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/LsuPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/DCache.scala, ${BASE}/hw/spinal/dandriscv/plugin/Plugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ControlPlugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/FetchPlugin.scala, ${BASE}/hw/spinal/dandriscv/gensoc/GenDandSocSimple.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSmallest.scala, ${BASE}/hw/spinal/dandriscv/Riscv.scala, ${BASE}/hw/spinal/dandriscv/Services.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/ICache.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/AluPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/ApbTimer.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/Mult.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/Alu.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/DCachePlugin.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSimple.scala, ${BASE}/hw/spinal/dandriscv/ip/Predictor.scala, ${BASE}/hw/spinal/dandriscv/DandRiscvCpu.scala, ${BASE}/hw/spinal/dandriscv/Stage.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSimpleForYsyx3rd.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ExcepPlugin.scala, ${BASE}/hw/spinal/sim/Config.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/DecodePlugin.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/Interfaces.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ICachePlugin.scala, ${BASE}/hw/spinal/sim/SimICache.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/Config.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/BPUPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/Uart.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/Div.scala, ${BASE}/hw/spinal/dandriscv/Pipeline.scala, ${BASE}/hw/spinal/dandriscv/ip/SramBanks.scala, ${BASE}/hw/spinal/dandriscv/DandRiscvSimple.scala, ${BASE}/hw/spinal/dandriscv/ip/FIFO.scala, ${BASE}/hw/spinal/dandriscv/super_scalar/ReorderBuffer.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(${BASE}/hw/spinal/dandriscv/super_scalar/ReorderBuffer.scala), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes:[0m
[0m[[0m[0mdebug[0m] [0m[0m	removed: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(${BASE}/hw/spinal/dandriscv/super_scalar/ReorderBuffer.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(dandriscv.super_scalar.GenROB, dandriscv.super_scalar.ReorderBuffer)[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(dandriscv.super_scalar.GenROB, dandriscv.super_scalar.ReorderBuffer)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(${BASE}/hw/spinal/dandriscv/super_scalar/ReorderBuffer.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dandriscv.super_scalar.GenROB, dandriscv.super_scalar.ReorderBuffer[0m
[0m[[0m[0mdebug[0m] [0m[0mcompilation cycle 1[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to D:\MyWork\DandRiscvSoC\target\scala-2.13\classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.13:1.6.0:compile for Scala 2.13.11[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 234f4f3c for Scala compiler version 2.13.11[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-idsl-plugin_2.13\1.8.1\spinalhdl-idsl-plugin_2.13-1.8.1.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	C:\Program Files\Java\jdk-1.8\jre\lib\resources.jar;C:\Program Files\Java\jdk-1.8\jre\lib\rt.jar;C:\Program Files\Java\jdk-1.8\jre\lib\jsse.jar;C:\Program Files\Java\jdk-1.8\jre\lib\jce.jar;C:\Program Files\Java\jdk-1.8\jre\lib\charsets.jar;C:\Program Files\Java\jdk-1.8\jre\lib\jfr.jar;C:\Program Files\Java\jdk-1.8\jre\classes;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-library\2.13.11\scala-library-2.13.11.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	D:\MyWork\DandRiscvSoC\target\scala-2.13\classes;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-core_2.13\1.8.1\spinalhdl-core_2.13-1.8.1.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-lib_2.13\1.8.1\spinalhdl-lib_2.13-1.8.1.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-idsl-plugin_2.13\1.8.1\spinalhdl-idsl-plugin_2.13-1.8.1.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-sim_2.13\1.8.1\spinalhdl-sim_2.13-1.8.1.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-reflect\2.13.11\scala-reflect-2.13.11.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\scopt\scopt_2.13\4.1.0\scopt_2.13-4.1.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\sourcecode_2.13\0.3.0\sourcecode_2.13-0.3.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\commons-io\commons-io\2.11.0\commons-io-2.11.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-compiler\2.13.11\scala-compiler-2.13.11.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\spinalhdl\spinalhdl-idsl-payload_2.13\1.8.1\spinalhdl-idsl-payload_2.13-1.8.1.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\net\openhft\affinity\3.23.2\affinity-3.23.2.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\slf4j\slf4j-simple\2.0.5\slf4j-simple-2.0.5.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\oshi\oshi-core\6.4.0\oshi-core-6.4.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\io\github\java-diff-utils\java-diff-utils\4.12\java-diff-utils-4.12.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\jline\jline\3.22.0\jline-3.22.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\net\java\dev\jna\jna\5.13.0\jna-5.13.0.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\slf4j\slf4j-api\2.0.5\slf4j-api-2.0.5.jar;C:\Users\TsinghuaIC\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\net\java\dev\jna\jna-platform\5.12.1\jna-platform-5.12.1.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dandriscv.super_scalar.ReorderBuffer...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dandriscv.super_scalar.ReorderBuffer[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dandriscv.super_scalar.ReorderBuffer)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dandriscv.super_scalar.ReorderBuffer,ModifiedNames(changes = UsedName(iq_rd_addr,[Default]), UsedName(flush_start_ptr,[Default]), UsedName(exe_rd_addr,[Default]), UsedName(flush_ptr,[Default]), UsedName(iq_rob_ptr,[Default]), UsedName(exe_rob_ptr,[Default]))) invalidates 1 classes due to The dandriscv.super_scalar.ReorderBuffer has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(iq_rd_addr,[Default]), UsedName(flush_start_ptr,[Default]), UsedName(exe_rd_addr,[Default]), UsedName(flush_ptr,[Default]), UsedName(iq_rob_ptr,[Default]), UsedName(exe_rob_ptr,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m  > by transitive inheritance: Set(dandriscv.super_scalar.ReorderBuffer)[0m
[0m[[0m[0mdebug[0m] [0m[0m  > [0m
[0m[[0m[0mdebug[0m] [0m[0m  > [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: [0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mFinal step, transitive dependencies:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNo classes were invalidated.[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 1.9242114 s[0m
[0m[[0m[0mdebug[0m] [0m[0mdone compiling[0m
