
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 465.441 ; gain = 184.859
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/redpitaya_guide-master/tmp/cores'.
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:max_min_calculator:1.0 found in user repository c:/Bode_gain_calculator_Baruch/Bode_gain_calculator/Bode_gain_calculator 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:theta_data_test:1.0 found in user repository c:/Bode_gain_calculator_Baruch/Bode_gain_calculator/Bode_gain_calculator 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Bode_gain_calculator_Baruch/Bode_gain_calculator/Bode_gain_calculator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0.dcp' for cell 'system_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp' for cell 'system_i/axis_red_pitaya_dac_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_blk_mem_gen_1_0/system_blk_mem_gen_1_0.dcp' for cell 'system_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0.dcp' for cell 'system_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_max_min_calculator_0_1/system_max_min_calculator_0_1.dcp' for cell 'system_i/max_min_calculator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_max_min_calculator_1_0/system_max_min_calculator_1_0.dcp' for cell 'system_i/max_min_calculator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.dcp' for cell 'system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_theta_data_test_0_0/system_theta_data_test_0_0.dcp' for cell 'system_i/theta_data_test_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_tp_0_0/system_tp_0_0.dcp' for cell 'system_i/tp_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 971.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.516 ; gain = 535.195
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/bd_919a_sarn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/bd_919a_srn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:85]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:107]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc:107]
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/bd_919a_sawn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/bd_919a_swn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/bd_919a_swn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/bd_919a_sbn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/bd_919a_sbn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/bd_919a_m00arn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/bd_919a_m00arn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/bd_919a_m00rn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/bd_919a_m00rn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/bd_919a_m00awn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/bd_919a_m00awn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/bd_919a_m00wn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/bd_919a_m00wn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/bd_919a_m00bn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/bd_919a_m00bn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/bd_919a_m01arn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/bd_919a_m01arn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/bd_919a_m01rn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/bd_919a_m01rn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/bd_919a_m01awn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/bd_919a_m01awn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/bd_919a_m01wn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/bd_919a_m01wn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/bd_919a_m01bn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/bd_919a_m01bn_0_clocks.xdc] for cell 'system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.gen/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [C:/redpitaya_guide-master/cfg/clocks.xdc]
Finished Parsing XDC File [C:/redpitaya_guide-master/cfg/clocks.xdc]
Parsing XDC File [C:/redpitaya_guide-master/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/redpitaya_guide-master/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/redpitaya_guide-master/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/redpitaya_guide-master/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/redpitaya_guide-master/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/redpitaya_guide-master/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/redpitaya_guide-master/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/redpitaya_guide-master/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/redpitaya_guide-master/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/redpitaya_guide-master/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/redpitaya_guide-master/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/redpitaya_guide-master/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/redpitaya_guide-master/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/redpitaya_guide-master/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/redpitaya_guide-master/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/redpitaya_guide-master/cfg/ports.xdc]
INFO: [Project 1-1714] 59 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-1687] 659 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1685.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 116 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

The system cannot find the path specified.
34 Infos, 142 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1685.516 ; gain = 1172.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1685.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 161c70816

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1685.516 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 161c70816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2046.500 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 161c70816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2046.500 ; gain = 0.000
Phase 1 Initialization | Checksum: 161c70816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2046.500 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 161c70816

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2046.500 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 161c70816

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 2046.500 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 161c70816

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2046.500 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 22 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 171 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17c602ef3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 2046.500 ; gain = 0.000
Retarget | Checksum: 17c602ef3
INFO: [Opt 31-389] Phase Retarget created 61 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Retarget, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ce9ad270

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2046.500 ; gain = 0.000
Constant propagation | Checksum: 1ce9ad270
INFO: [Opt 31-389] Phase Constant propagation created 200 cells and removed 417 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: fa4d841b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
Sweep | Checksum: fa4d841b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2482 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: fa4d841b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
BUFG optimization | Checksum: fa4d841b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[21].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[22].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[23].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[24].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[25].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[27].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[28].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[29].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[30].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[34].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[37].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: fa4d841b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
Shift Register Optimization | Checksum: fa4d841b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 57576b97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
Post Processing Netlist | Checksum: 57576b97
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d5a181ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2046.500 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d5a181ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d5a181ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              61  |              87  |                                             62  |
|  Constant propagation         |             200  |             417  |                                             60  |
|  Sweep                        |               0  |            2482  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d5a181ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2046.500 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2046.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 7f8f984e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2217.457 ; gain = 0.000
Ending Power Optimization Task | Checksum: 7f8f984e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.457 ; gain = 170.957

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7f8f984e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2217.457 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 7f8f984e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 242 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2217.457 ; gain = 531.941
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.457 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2217.457 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2217.457 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 70858b2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2217.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b9d52403

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b063f1d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b063f1d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b063f1d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 221e58f91

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 206b93c38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2097f0229

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12312ff9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 407 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 157 nets or LUTs. Breaked 0 LUT, combined 157 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2217.457 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            157  |                   157  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            157  |                   157  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 137946249

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 18b1b1b21

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18b1b1b21

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1182a45c3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ea2866c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2541590b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1db004012

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29b2f84f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21d394d77

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c3709052

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2505d61b2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2085af440

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2085af440

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 289abc416

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.748 | TNS=-313.169 |
Phase 1 Physical Synthesis Initialization | Checksum: 19bb09c24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.588 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19bb09c24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 289abc416

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.160. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20d062b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20d062b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20d062b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20d062b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 20d062b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18f68bc78

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000
Ending Placer Task | Checksum: b5e4e240

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2217.457 ; gain = 0.000
108 Infos, 242 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:00 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.457 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2217.457 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 1.81s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.327 | TNS=-303.507 |
Phase 1 Physical Synthesis Initialization | Checksum: c97195c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: c97195c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.327 | TNS=-303.507 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data0_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.278 | TNS=-302.316 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 175490fe8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 54 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[0].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[1]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_3
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[2]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[4].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[5]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[10].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[11]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[11].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[12]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[13].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[14]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[2].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[3]
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[7].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[8]
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[8].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[9]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[15].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[16]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[3].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[4]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[9].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[10]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[6].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[7]
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[12].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[13]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[5].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[6]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[14].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[15]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[16].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[17]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[17].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[18]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[18].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[19]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[26].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[27]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[27].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[28]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[28].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[29]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[29].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[30]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[30].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[31]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[19].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[20]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[20].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[21]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[21].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[22]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[22].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[23]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[23].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[24]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[24].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[25]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[25].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[26]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_1
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.216 | TNS=-300.458 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 241066397

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 54 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2/O
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_4/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_3/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.216 | TNS=-304.032 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 207f8e2f3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 6 Rewire | Checksum: 207f8e2f3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 19 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.208 | TNS=-303.534 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: eb2fa006

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data0_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/mult_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: eb2fa006

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 55 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[0].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[1]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[2]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[4].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[5]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[10].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[11]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[11].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[12]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[13].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[14]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[2].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[3]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[15].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[16]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[3].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[4]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[9].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[10]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[6].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[7]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[5].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[6]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[8].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[9]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[14].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[15]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[7].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[8]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[12].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[13]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[16].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[17]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[17].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[18]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[18].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[19]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[26].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[27]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[27].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[28]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[28].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[29]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[29].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[30]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[30].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[31]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0_repN.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_4_replica
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[19].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[20]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[20].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[21]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[21].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[22]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[22].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[23]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[23].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[24]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[24].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[25]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[25].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[26]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_3
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_1
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_1
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.208 | TNS=-301.920 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: fffdc9e5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 55 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4_replica/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2/O
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_4/O
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.208 | TNS=-302.297 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 10f910955

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0_repN. Rewired (signal push) system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.208 | TNS=-301.903 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 11 Rewire | Checksum: ee0997fb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: ee0997fb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: ee0997fb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: ee0997fb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[0].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[1]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[2]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[4].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[5]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[10].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[11]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[11].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[12]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[13].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[14]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[2].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[3]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[15].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[16]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[3].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[4]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[9].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[10]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[6].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[7]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[5].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[6]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[8].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[9]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[14].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[15]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[7].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[8]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[12].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[13]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[16].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[17]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[17].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[18]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[18].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[19]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[26].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[27]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[27].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[28]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[28].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[29]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[29].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[30]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[30].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[31]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[19].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[20]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[20].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[21]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[21].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[22]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[22].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[23]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[23].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[24]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[24].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[25]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[25].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[26]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_1
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.208 | TNS=-301.763 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_3/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:20 ; elapsed = 00:00:47 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 17 Rewire | Checksum: 1a0623612

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-572] Net system_i/theta_data_test_0/inst/theta_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1a0623612

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 9 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 86 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 86 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.951 | TNS=-282.774 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 138b29237

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 138b29237

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 55 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_1
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[0].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[1]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[2]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[4].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[5]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[10].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[11]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[11].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[12]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[13].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[14]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[2].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[3]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[15].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[16]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[3].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[4]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[9].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[10]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[6].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[7]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[5].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[6]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[8].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[9]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[14].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[15]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[7].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[8]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[12].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[13]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry_i_1
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[16].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[17]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[17].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[18]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[18].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[19]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[26].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[27]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[27].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[28]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[28].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[29]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[29].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[30]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[30].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[31]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__0_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__0_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_4
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[19].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[20]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[20].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[21]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[21].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[22]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[22].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[23]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[23].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[24]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[24].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[25]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[25].  Did not re-place instance system_i/theta_data_test_0/inst/theta_data_reg[26]
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__1_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__1_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_1
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/mult_carry__2_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/mult_carry__2_i_2
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_4
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.850 | TNS=-279.239 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: d232c72f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 55 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_4/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_3/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[31]_i_2/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_1/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_3/O
INFO: [Physopt 32-662] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0.  Did not re-place instance system_i/theta_data_test_0/inst/theta_data[1]_i_4/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: d232c72f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: d232c72f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.850 | TNS=-279.239 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.735 | TNS=-275.674 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.710 | TNS=-275.271 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.572 | TNS=-270.993 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica/O
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.528 | TNS=-274.652 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica_comp
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.478 | TNS=-270.901 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3/O
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-270.810 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[31]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.387 | TNS=-266.113 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-264.854 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.284 | TNS=-265.155 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.270 | TNS=-269.821 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire_comp.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.266 | TNS=-269.993 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.178 | TNS=-263.607 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.128 | TNS=-263.557 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.102 | TNS=-263.531 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-263.501 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.060 | TNS=-263.482 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica_comp
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.053 | TNS=-259.390 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_5.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_replica_comp_2
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.989 | TNS=-259.326 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.989 | TNS=-259.326 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 1741ecc84

Time (s): cpu = 00:01:49 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.989 | TNS=-259.326 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire_comp_1.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.975 | TNS=-259.312 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-259.286 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[16].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[17]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-258.810 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[17].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[18]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-258.334 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[18].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[19]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-257.858 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[26].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[27]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-257.382 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[27].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[28]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-256.906 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[28].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[29]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-256.430 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[29].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[30]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-255.954 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[30].  Re-placed instance system_i/theta_data_test_0/inst/theta_data_reg[31]
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.949 | TNS=-255.478 |
INFO: [Physopt 32-710] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell system_i/theta_data_test_0/inst/theta_data[1]_i_2_rewire_comp.
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.938 | TNS=-255.374 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[1]_i_3_comp
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.928 | TNS=-255.364 |
INFO: [Physopt 32-663] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0.  Re-placed instance system_i/theta_data_test_0/inst/theta_data[31]_i_2_comp_1
INFO: [Physopt 32-735] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.928 | TNS=-255.220 |
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data[31]_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/mult_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/theta_data_test_0/inst/theta_data0_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.928 | TNS=-255.220 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2217.457 ; gain = 0.000
Phase 33 Critical Path Optimization | Checksum: 1741ecc84

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1741ecc84

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-2.928 | TNS=-255.220 | WHS=-1.076 | THS=-63.374 |
INFO: [Physopt 32-45] Identified 6 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 1 net. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 1 buffer.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-2.928 | TNS=-255.220 | WHS=-0.233 | THS=-11.063 |
Phase 35 Hold Fix Optimization | Checksum: 1741ecc84

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2217.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.928 | TNS=-255.220 | WHS=-0.233 | THS=-11.063 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.049  |          3.573  |            1  |              0  |                     1  |           0  |           3  |  00:00:01  |
|  Single Cell Placement   |          0.163  |          7.147  |            0  |              0  |                    13  |           0  |           4  |  00:00:11  |
|  Multi Cell Placement    |          0.000  |         -4.705  |            0  |              0  |                     3  |           0  |           4  |  00:00:04  |
|  Rewire                  |          0.000  |          0.788  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.008  |          1.494  |            1  |              0  |                     1  |           0  |           3  |  00:00:33  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.257  |         18.989  |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.922  |         24.019  |            1  |              0  |                    31  |           0  |           2  |  00:00:17  |
|  Total                   |          1.399  |         51.305  |            3  |              0  |                    57  |           0  |          33  |  00:01:08  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.843  |         52.312  |           1  |          0  |               1  |           0  |           1  |  00:00:00  |
|  Total                      |          0.843  |         52.312  |           1  |          0  |               1  |           0  |           1  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2217.457 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2bb377a38

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
654 Infos, 242 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.457 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2217.457 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2217.457 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e3f68850 ConstDB: 0 ShapeSum: e64ed88c RouteDB: 0
Post Restoration Checksum: NetGraph: 9691a8f9 | NumContArr: e2774af6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fe5ae929

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fe5ae929

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.457 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fe5ae929

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.457 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a9299f18

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.875 | TNS=-251.886| WHS=-0.335 | THS=-264.140|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7694
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7694
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2818c08c6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2238.793 ; gain = 21.336

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2818c08c6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2238.793 ; gain = 21.336

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2322a08c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2248.840 ; gain = 31.383
Phase 3 Initial Routing | Checksum: 2322a08c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2248.840 ; gain = 31.383
INFO: [Route 35-580] Design has 66 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult/RSTB       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__0/RSTA    |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__1/RSTB    |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[13]/R |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[14]/R |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1025
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.315 | TNS=-274.720| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20e96c2ed

Time (s): cpu = 00:01:49 ; elapsed = 00:01:33 . Memory (MB): peak = 2270.355 ; gain = 52.898

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.321 | TNS=-280.263| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b85bb50

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145
Phase 4 Rip-up And Reroute | Checksum: 16b85bb50

Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 172cc4021

Time (s): cpu = 00:02:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.200 | TNS=-262.410| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 224a01638

Time (s): cpu = 00:02:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 224a01638

Time (s): cpu = 00:02:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145
Phase 5 Delay and Skew Optimization | Checksum: 224a01638

Time (s): cpu = 00:02:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dc558df0

Time (s): cpu = 00:02:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2276.602 ; gain = 59.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.181 | TNS=-261.029| WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 289a4162c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 2c76d0512

Time (s): cpu = 00:02:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2276.602 ; gain = 59.145
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	system_i/theta_data_test_0/inst/mult__1/RSTB
	system_i/theta_data_test_0/inst/mult/RSTB

Phase 6 Post Hold Fix | Checksum: 2c76d0512

Time (s): cpu = 00:02:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2c8ada63c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:51 . Memory (MB): peak = 2276.602 ; gain = 59.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.181 | TNS=-261.029| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 2c8ada63c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.4513 %
  Global Horizontal Routing Utilization  = 4.55951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2c8ada63c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c8ada63c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 38f7ba945

Time (s): cpu = 00:02:12 ; elapsed = 00:01:51 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2276.602 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.155. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 157de2434

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2276.602 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 157de2434

Time (s): cpu = 00:02:41 ; elapsed = 00:02:17 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 12 Build RT Design
Checksum: PlaceDB: 3b4a5f63 ConstDB: 0 ShapeSum: 55bb9987 RouteDB: c6d82b4a
Post Restoration Checksum: NetGraph: 45fe4257 | NumContArr: d46b142a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 12 Build RT Design | Checksum: 29fbb4bbb

Time (s): cpu = 00:02:46 ; elapsed = 00:02:20 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 29fbb4bbb

Time (s): cpu = 00:02:46 ; elapsed = 00:02:20 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 37ee0e3a2

Time (s): cpu = 00:02:46 ; elapsed = 00:02:20 . Memory (MB): peak = 2276.602 ; gain = 59.145
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 2034ca76f

Time (s): cpu = 00:02:54 ; elapsed = 00:02:23 . Memory (MB): peak = 2276.602 ; gain = 59.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.222 | TNS=-253.858| WHS=-0.327 | THS=-265.842|


Router Utilization Summary
  Global Vertical Routing Utilization    = 3.43342 %
  Global Horizontal Routing Utilization  = 4.54182 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 101
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40
  Number of Partially Routed Nets     = 61
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 2e0c2e393

Time (s): cpu = 00:02:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 2e0c2e393

Time (s): cpu = 00:02:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2276.602 ; gain = 59.145

Phase 14.2 Initial Net Routing
Phase 14.2 Initial Net Routing | Checksum: 268bff879

Time (s): cpu = 00:02:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2284.105 ; gain = 66.648
Phase 14 Initial Routing | Checksum: 268bff879

Time (s): cpu = 00:02:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2284.105 ; gain = 66.648
INFO: [Route 35-580] Design has 111 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                  |
+====================+===================+======================================================+
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__1/RSTB         |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult/RSTB            |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[14]/R |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[12]/R |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__0/RSTA         |
+--------------------+-------------------+------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.494 | TNS=-276.221| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2f689691d

Time (s): cpu = 00:03:52 ; elapsed = 00:03:18 . Memory (MB): peak = 2304.316 ; gain = 86.859

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.360 | TNS=-280.935| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 222ab4cb4

Time (s): cpu = 00:04:41 ; elapsed = 00:04:07 . Memory (MB): peak = 2315.859 ; gain = 98.402

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.684 | TNS=-296.804| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 22277d3b9

Time (s): cpu = 00:05:09 ; elapsed = 00:04:34 . Memory (MB): peak = 2316.410 ; gain = 98.953
Phase 15 Rip-up And Reroute | Checksum: 22277d3b9

Time (s): cpu = 00:05:09 ; elapsed = 00:04:34 . Memory (MB): peak = 2316.410 ; gain = 98.953

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 21cbb0a76

Time (s): cpu = 00:05:10 ; elapsed = 00:04:35 . Memory (MB): peak = 2316.410 ; gain = 98.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.245 | TNS=-268.480| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 2c63194a9

Time (s): cpu = 00:05:10 ; elapsed = 00:04:35 . Memory (MB): peak = 2316.410 ; gain = 98.953

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2c63194a9

Time (s): cpu = 00:05:10 ; elapsed = 00:04:35 . Memory (MB): peak = 2316.410 ; gain = 98.953
Phase 16 Delay and Skew Optimization | Checksum: 2c63194a9

Time (s): cpu = 00:05:10 ; elapsed = 00:04:35 . Memory (MB): peak = 2316.410 ; gain = 98.953

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 25fb24b3e

Time (s): cpu = 00:05:11 ; elapsed = 00:04:36 . Memory (MB): peak = 2316.410 ; gain = 98.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.245 | TNS=-267.960| WHS=0.048  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 30372c54f

Time (s): cpu = 00:05:11 ; elapsed = 00:04:36 . Memory (MB): peak = 2316.410 ; gain = 98.953
Phase 17 Post Hold Fix | Checksum: 30372c54f

Time (s): cpu = 00:05:11 ; elapsed = 00:04:36 . Memory (MB): peak = 2316.410 ; gain = 98.953

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 30372c54f

Time (s): cpu = 00:05:14 ; elapsed = 00:04:37 . Memory (MB): peak = 2316.410 ; gain = 98.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.245 | TNS=-267.960| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 30372c54f

Time (s): cpu = 00:05:14 ; elapsed = 00:04:37 . Memory (MB): peak = 2316.410 ; gain = 98.953

Phase 19 Reset Design
INFO: [Route 35-307] 7704 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 1d3357f | NumContArr: 88f21425 | Constraints: c2a8fa9d | Timing: eeb059b2

Phase 19.1 Create Timer
Phase 19.1 Create Timer | Checksum: 23c1e9df3

Time (s): cpu = 00:05:15 ; elapsed = 00:04:37 . Memory (MB): peak = 2316.410 ; gain = 98.953
Phase 19 Reset Design | Checksum: 23c1e9df3

Time (s): cpu = 00:05:16 ; elapsed = 00:04:38 . Memory (MB): peak = 2323.395 ; gain = 105.938

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.184 | TNS=-261.260| WHS=0.050  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 1576e52c1

Time (s): cpu = 00:05:20 ; elapsed = 00:04:40 . Memory (MB): peak = 2323.395 ; gain = 105.938
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Phase 21 Post-Route Event Processing
Phase 21 Post-Route Event Processing | Checksum: 15b396393

Time (s): cpu = 00:05:21 ; elapsed = 00:04:40 . Memory (MB): peak = 2323.395 ; gain = 105.938
Ending Routing Task | Checksum: 15b396393

Time (s): cpu = 00:05:21 ; elapsed = 00:04:40 . Memory (MB): peak = 2323.395 ; gain = 105.938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
686 Infos, 243 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:25 ; elapsed = 00:04:43 . Memory (MB): peak = 2323.395 ; gain = 105.938
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
696 Infos, 243 Warnings, 34 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2323.395 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.921 . Memory (MB): peak = 2323.395 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2323.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2323.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2323.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2323.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/theta_data_test_0/inst/mult input system_i/theta_data_test_0/inst/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/theta_data_test_0/inst/mult__0 input system_i/theta_data_test_0/inst/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult output system_i/theta_data_test_0/inst/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult__0 output system_i/theta_data_test_0/inst/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult__1 output system_i/theta_data_test_0/inst/mult__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult multiplier stage system_i/theta_data_test_0/inst/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult__0 multiplier stage system_i/theta_data_test_0/inst/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/theta_data_test_0/inst/mult__1 multiplier stage system_i/theta_data_test_0/inst/mult__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2648.535 ; gain = 325.141
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 14:54:27 2024...
