#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 23 20:25:26 2022
# Process ID: 24292
# Current directory: C:/formation_hls/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34200 C:\formation_hls\tp2_p1\tp2_p1.xpr
# Log file: C:/formation_hls/tp2_p1/vivado.log
# Journal file: C:/formation_hls/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/formation_hls/tp2_p1/tp2_p1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_im_load_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 877.527 ; gain = 180.898
update_compile_order -fileset sources_1
open_bd_design {C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:hls:im_load:1.0 - im_load_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Successfully read diagram <design_1> from BD file <C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.285 ; gain = 86.844
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/tp2_p1/hls/im_load'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:im_load:1.1 [get_ips  design_1_im_load_0_0] -log ip_upgrade.log
Upgrading 'C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_im_load_0_0 from Im_load 1.0 to Im_load 1.1
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'video'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_axis_video' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_im_load_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'video_TDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'video_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'video_TREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'video_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'video_TVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_video_TVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_im_load_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_im_load_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/formation_hls/tp2_p1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\formation_hls\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/formation_hls/tp2_p1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_im_load_0_0] -no_script -sync -force -quiet
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video_ctrl/video_in_stream] [get_bd_intf_pins im_load_0/m_axis_video]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
generate_target all [get_files  C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\formation_hls\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_load_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.406 ; gain = 128.605
export_ip_user_files -of_objects [get_files C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/formation_hls/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/formation_hls/tp2_p1/tp2_p1.ip_user_files/sim_scripts -ip_user_files_dir C:/formation_hls/tp2_p1/tp2_p1.ip_user_files -ipstatic_source_dir C:/formation_hls/tp2_p1/tp2_p1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/formation_hls/tp2_p1/tp2_p1.cache/compile_simlib/modelsim} {questa=C:/formation_hls/tp2_p1/tp2_p1.cache/compile_simlib/questa} {riviera=C:/formation_hls/tp2_p1/tp2_p1.cache/compile_simlib/riviera} {activehdl=C:/formation_hls/tp2_p1/tp2_p1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb 23 20:30:08 2022] Launched synth_1...
Run output will be captured here: C:/formation_hls/tp2_p1/tp2_p1.runs/synth_1/runme.log
[Wed Feb 23 20:30:08 2022] Launched impl_1...
Run output will be captured here: C:/formation_hls/tp2_p1/tp2_p1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248452841" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248452841" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248452841
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2516.500 ; gain = 1239.137
set_property PROGRAM.FILE {C:/formation_hls/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/formation_hls/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 20:39:35 2022...
