// Seed: 1521619376
module module_0 (
    output wire id_0,
    input  wire id_1
    , id_3, id_4
);
  logic id_5;
  ;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wor   id_3,
    output tri   id_4
);
  logic [1  ==  1 : -1 'h0] id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wand id_3;
  output wire id_2;
  input wire id_1;
  assign #id_4 id_3 = id_4;
  assign id_3 = 1;
endmodule
