Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o J:/Documents/320/Lab8/Lab8/tx_testbench_isim_beh.exe -prj J:/Documents/320/Lab8/Lab8/tx_testbench_beh.prj tx_testbench 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "J:/Documents/320/Lab8/Lab8/tx.vhd" into library work
Parsing VHDL file "J:/Documents/320/Lab8/Lab8/tx_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity tx [\tx(50000000,19200)\]
Compiling architecture behavioral of entity tx_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable J:/Documents/320/Lab8/Lab8/tx_testbench_isim_beh.exe
Fuse Memory Usage: 35032 KB
Fuse CPU Usage: 1060 ms
