{"Instruction Set Architecture _ISA_": {"RISC": {"name": "RISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "CISC": {"name": "CISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "VLIW": {"name": "VLIW", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "SIMD": {"name": "SIMD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "name": "Instruction Set Architecture _ISA_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "Microarchitecture": {"Pipelining": {"name": "Pipelining", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Superscalar": {"name": "Superscalar", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Out_of_Order Execution": {"name": "Out_of_Order Execution", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Branch Prediction": {"name": "Branch Prediction", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "name": "Microarchitecture", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "Multicore Processors": {"Symmetric Multiprocessing _SMP_": {"name": "Symmetric Multiprocessing _SMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Asymmetric Multiprocessing _AMP_": {"name": "Asymmetric Multiprocessing _AMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Chip Multiprocessing _CMP_": {"name": "Chip Multiprocessing _CMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Heterogeneous Processing": {"name": "Heterogeneous Processing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "name": "Multicore Processors", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "name": "Processor Design", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}