<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Power Management Controller<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Power management controller registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Power Management Controller:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_pmc.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__pmc_map">
<map name="group____xg__nut__arch__arm__at91__pmc_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>System Clock Enable, Disable and Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc57935782ff7a5f9fa5a901c53807896">PMC_SCER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock enable register offset.  <a href="#gc57935782ff7a5f9fa5a901c53807896"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock enable register address.  <a href="#gacd36b77ddfa06bec89a6cd95c831e92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gdc651075be14efbb6c4e24830e3c6684">PMC_SCDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock disable register offset.  <a href="#gdc651075be14efbb6c4e24830e3c6684"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock disable register address.  <a href="#ga4807f134f3d0d90daa37f59220f6a83"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gced1a9af18e26cc854bb85095753097a">PMC_SCSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock status register offset.  <a href="#gced1a9af18e26cc854bb85095753097a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock status register address.  <a href="#g72b837f4a2dfe540e16e049c3a20155f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g231dbe6d97f96039000feedc2364415e">PMC_PCK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Processor clock.  <a href="#g231dbe6d97f96039000feedc2364415e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g38d188153a095ec483ec11b0f5f576f4">PMC_UHP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB host port clock.  <a href="#g38d188153a095ec483ec11b0f5f576f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g415e799232b39768bd0c00d917ac2871">PMC_UDP</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port clock.  <a href="#g415e799232b39768bd0c00d917ac2871"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga0d5ba135cd6fa930e2bb9a8fae678ba">PMC_PCK0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output.  <a href="#ga0d5ba135cd6fa930e2bb9a8fae678ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb60e79e01deabe71e820fad4153ee777">PMC_PCK1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output.  <a href="#gb60e79e01deabe71e820fad4153ee777"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g426f2a3aad4007c77a873725f15cef77">PMC_PCK2</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 output.  <a href="#g426f2a3aad4007c77a873725f15cef77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd594924b666bb6e41649f70a1adb8e58">PMC_PCK3</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 output.  <a href="#gd594924b666bb6e41649f70a1adb8e58"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Peripheral Clock Enable, Disable and Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf9563c43bdc85dad3052f2ce567c76b9">PMC_PCER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock enable register offset.  <a href="#gf9563c43bdc85dad3052f2ce567c76b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock enable register address.  <a href="#g17654b41c5f9f88c153bad07eaaf9afc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8de5fe3cd0b081ad1d13dec0fbc74c76">PMC_PCDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock disable register offset.  <a href="#g8de5fe3cd0b081ad1d13dec0fbc74c76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock disable register address.  <a href="#g68bfc3402ba2db05d42f9daceeb6c1c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gabfa2c6457737acc4cec8fb299b3fe73">PMC_PCSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock status register offset.  <a href="#gabfa2c6457737acc4cec8fb299b3fe73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ge9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral clock status register address.  <a href="#ge9434030020f0c439e6e27c3e1295fb2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Clock Generator Main Oscillator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g7b9a68c57d873b011eb0cb8a6c85b8f7">CKGR_MOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator register offset.  <a href="#g7b9a68c57d873b011eb0cb8a6c85b8f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator register address.  <a href="#g108629f56688058183fff4032ed2a7dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd12a037416ff39c363bfd31910f101c8">CKGR_MOSCEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator enable.  <a href="#gd12a037416ff39c363bfd31910f101c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8cb06fba344393bf706c608b4be020ac">CKGR_OSCBYPASS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator bypass.  <a href="#g8cb06fba344393bf706c608b4be020ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g19d316e4bbc007d8c8dde78419bdb7b4">CKGR_OSCOUNT</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator start-up time mask.  <a href="#g19d316e4bbc007d8c8dde78419bdb7b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g954f78a08d163230cdfd9e1629c7302c">CKGR_OSCOUNT_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator start-up time LSB.  <a href="#g954f78a08d163230cdfd9e1629c7302c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Clock Generator Main Clock Frequency Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gcad3f8a799063831eed5fc02d5a9ce6c">CKGR_MCFR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency register offset.  <a href="#gcad3f8a799063831eed5fc02d5a9ce6c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MCFR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency register address.  <a href="#gc41ecef7cbcca0567b1bdf0bcbd1e745"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e9a30de723832248ffb483317d08330">CKGR_MAINF</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency mask mask.  <a href="#g5e9a30de723832248ffb483317d08330"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga2c5c33db829153347e5fd293124cd66">CKGR_MAINF_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock frequency mask LSB.  <a href="#ga2c5c33db829153347e5fd293124cd66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g04cfe66750f0e975677569ebb0e8ca18">CKGR_MAINRDY</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock ready.  <a href="#g04cfe66750f0e975677569ebb0e8ca18"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PLL Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g39c7069b529173a1c7c8ffe32f25a656">CKGR_PLLR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock generator PLL register offset.  <a href="#g39c7069b529173a1c7c8ffe32f25a656"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc3306a289bc7223f867537a5dde62dbd">CKGR_PLLR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_PLLR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock generator PLL register address.  <a href="#gc3306a289bc7223f867537a5dde62dbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4141aa5f6878d0b8a9c6381b10779f6e">CKGR_DIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider.  <a href="#g4141aa5f6878d0b8a9c6381b10779f6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8bf13eac143ebef08a8a61e3b55af6b9">CKGR_DIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of the divider.  <a href="#g8bf13eac143ebef08a8a61e3b55af6b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8f00eb252e9977c93298bfa77a2e95ad">CKGR_DIV_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is 0.  <a href="#g8f00eb252e9977c93298bfa77a2e95ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4795930651d935982c7a71c9c164eec2">CKGR_DIV_BYPASS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider is bypassed.  <a href="#g4795930651d935982c7a71c9c164eec2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g02c71a08624534f143b4519ae92acb1e">CKGR_PLLCOUNT</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL counter mask.  <a href="#g02c71a08624534f143b4519ae92acb1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g207131d589346cc391c6e4b9a01fef13">CKGR_PLLCOUNT_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL counter LSB.  <a href="#g207131d589346cc391c6e4b9a01fef13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g6cfb7f252dad39fc4aea123eeebd706f">CKGR_OUT</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output frequency range.  <a href="#g6cfb7f252dad39fc4aea123eeebd706f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g6b5d32e0843a443249e5d81a0adff39c">CKGR_OUT_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="#g6b5d32e0843a443249e5d81a0adff39c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e69640ceb2aed51469cb575bd24e131">CKGR_OUT_1</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="#g5e69640ceb2aed51469cb575bd24e131"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga7daf47ca8ae90dc6034005294700e90">CKGR_OUT_2</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="#ga7daf47ca8ae90dc6034005294700e90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2459429323b83909d06cfc0b78f76c65">CKGR_OUT_3</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Please refer to the PLL datasheet.  <a href="#g2459429323b83909d06cfc0b78f76c65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g7527362f9a7c474fb55b5c2178aeb527">CKGR_MUL</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL multiplier.  <a href="#g7527362f9a7c474fb55b5c2178aeb527"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2e5e167bef0ffe61d3e022f9a6858013">CKGR_MUL_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of the PLL multiplier.  <a href="#g2e5e167bef0ffe61d3e022f9a6858013"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g0f87987e0283ad40c1b69d7d6b40ec59">CKGR_USBDIV</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider for USB clocks.  <a href="#g0f87987e0283ad40c1b69d7d6b40ec59"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd36bc14a5e01dabeb8cc09b1f97b9319">CKGR_USBDIV_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output.  <a href="#gd36bc14a5e01dabeb8cc09b1f97b9319"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g15c28f8322cd1c4e02dbc0b7e9adae86">CKGR_USBDIV_2</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output divided by 2.  <a href="#g15c28f8322cd1c4e02dbc0b7e9adae86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8fb7cc9264ac0b19e9017afa6ee7f4f3">CKGR_USBDIV_4</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divider output is PLL clock output divided by 4.  <a href="#g8fb7cc9264ac0b19e9017afa6ee7f4f3"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Master Clock Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb8cf62f8e73b4c8c9fcc0aa84cebcc87">PMC_MCKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock register offset.  <a href="#gb8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_MCKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock register address.  <a href="#g314a6e99b335233bb6335868cf5ea446"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8b70ee6fa11debde6a39968c86949ae0">PMC_ACKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Application clock register offset.  <a href="#g8b70ee6fa11debde6a39968c86949ae0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gc7cf5e4a7585750d0750e3a10ff7ae18">PMC_ACKR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_ACKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Application clock register address.  <a href="#gc7cf5e4a7585750d0750e3a10ff7ae18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga11f95ad6deb066934f7c0bf0948d98a">PMC_PCKR0_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 register offset.  <a href="#ga11f95ad6deb066934f7c0bf0948d98a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd31f77d25d3c1063ab6cca30ad6d1dbe">PMC_PCKR0</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR0_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 register address.  <a href="#gd31f77d25d3c1063ab6cca30ad6d1dbe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gccd7ec86a2159b1d15e610383f558f9f">PMC_PCKR1_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 register offset.  <a href="#gccd7ec86a2159b1d15e610383f558f9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g5e6a6aab5584f20b4e170d3fb15567ff">PMC_PCKR1</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR1_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 register address.  <a href="#g5e6a6aab5584f20b4e170d3fb15567ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8b27052db01fc1f943a50cd3cac8bf14">PMC_PCKR2_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 register offset.  <a href="#g8b27052db01fc1f943a50cd3cac8bf14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb86dfa5ccdc9662180fcd241d056baf4">PMC_PCKR2</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR2_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 register address.  <a href="#gb86dfa5ccdc9662180fcd241d056baf4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb18696eccfbd5051e39d13168c8e902e">PMC_PCKR3_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 register offset.  <a href="#gb18696eccfbd5051e39d13168c8e902e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g49c30d6a41bd1e64041ae8905c30995d">PMC_PCKR3</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR3_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 register address.  <a href="#g49c30d6a41bd1e64041ae8905c30995d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g2a61262b212707a38d072e79b2ab9fe8">PMC_CSS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="#g2a61262b212707a38d072e79b2ab9fe8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga9f243eea8a3e887e33ce99aebecc54d">PMC_CSS_SLOW_CLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slow clock selected.  <a href="#ga9f243eea8a3e887e33ce99aebecc54d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga13c221a8f7c7978a2d346201ee5f4b2">PMC_CSS_MAIN_CLK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock selected.  <a href="#ga13c221a8f7c7978a2d346201ee5f4b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g683456f2f6594cb145d0af36d988bbc0">PMC_CSS_PLL_CLK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL clock selected.  <a href="#g683456f2f6594cb145d0af36d988bbc0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf1017816b63e6df11cf1ba1e1e8537d5">PMC_PRES</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock prescaler mask.  <a href="#gf1017816b63e6df11cf1ba1e1e8537d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g8f88ddbbc6e0b989f1b84a642255d7db">PMC_PRES_LSB</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock prescaler LSB.  <a href="#g8f88ddbbc6e0b989f1b84a642255d7db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g52527e7f8dd43fe8e2853461b181c333">PMC_PRES_CLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock, not divided.  <a href="#g52527e7f8dd43fe8e2853461b181c333"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf348fd821a415503c338b1bbf235a484">PMC_PRES_CLK_2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 2.  <a href="#gf348fd821a415503c338b1bbf235a484"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gaf2ecdd58b45a04c5ca5416239e8a171">PMC_PRES_CLK_4</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 4.  <a href="#gaf2ecdd58b45a04c5ca5416239e8a171"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gf2666304fed2bb4bc083b237f8593f4f">PMC_PRES_CLK_8</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 8.  <a href="#gf2666304fed2bb4bc083b237f8593f4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gb6c3f3b307a0b0717d45f7b42430a980">PMC_PRES_CLK_16</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 16.  <a href="#gb6c3f3b307a0b0717d45f7b42430a980"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g79ca75b522171320b471294eef2cc0ff">PMC_PRES_CLK_32</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 32.  <a href="#g79ca75b522171320b471294eef2cc0ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g57b41d94b32255e8054bcd333721a4b7">PMC_PRES_CLK_64</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selected clock divided by 64.  <a href="#g57b41d94b32255e8054bcd333721a4b7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Power Management Status and Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga296bf2932d0b15f2a34a80fec65e473">PMC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="#ga296bf2932d0b15f2a34a80fec65e473"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="#g4c2d24c6c42778ac54cffb0b264c641f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g159dcfa85d83a98c45edcb340596a7e1">PMC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000064</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="#g159dcfa85d83a98c45edcb340596a7e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ge23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="#ge23a907cb7ef6560bf055246a7465722"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g10b621b2f1370008816dd0f520ec95fe">PMC_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000068</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="#g10b621b2f1370008816dd0f520ec95fe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#ga809adcd1690770e60a2395914c18887">PMC_SR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#ga809adcd1690770e60a2395914c18887"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g82850084e926bad22ee439d84d02ab00">PMC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000006C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#g82850084e926bad22ee439d84d02ab00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="#g59741d665166a51370dad4f6bc48431c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g31b32a734f2343d70cc38a757465dd86">PMC_MOSCS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main oscillator.  <a href="#g31b32a734f2343d70cc38a757465dd86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g3a858de0a8069c7dcbb734b4f6509878">PMC_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL lock.  <a href="#g3a858de0a8069c7dcbb734b4f6509878"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#gd8f13ab6bfcbea061e9cba769451922c">PMC_MCKRDY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock ready.  <a href="#gd8f13ab6bfcbea061e9cba769451922c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g9ea1523d5ea5d4e96be664f89943f83b">PMC_OSC_SEL</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz external slow clock.  <a href="#g9ea1523d5ea5d4e96be664f89943f83b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g67041b38199ca237da64ae011be2f3d5">PMC_PCKRDY0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 ready.  <a href="#g67041b38199ca237da64ae011be2f3d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g75692fa03f715930ce1f5608e6926716">PMC_PCKRDY1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 ready.  <a href="#g75692fa03f715930ce1f5608e6926716"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g74dde1449f9a560230d349dfc428c6da">PMC_PCKRDY2</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 2 ready.  <a href="#g74dde1449f9a560230d349dfc428c6da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pmc.html#g422ea4db77e02f449f6b334d2b200cac">PMC_PCKRDY3</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 3 ready.  <a href="#g422ea4db77e02f449f6b334d2b200cac"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Power management controller registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="gc57935782ff7a5f9fa5a901c53807896"></a><!-- doxytag: member="at91_pmc.h::PMC_SCER_OFF" ref="gc57935782ff7a5f9fa5a901c53807896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_OFF&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00084">84</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gacd36b77ddfa06bec89a6cd95c831e92"></a><!-- doxytag: member="at91_pmc.h::PMC_SCER" ref="gacd36b77ddfa06bec89a6cd95c831e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00085">85</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdc651075be14efbb6c4e24830e3c6684"></a><!-- doxytag: member="at91_pmc.h::PMC_SCDR_OFF" ref="gdc651075be14efbb6c4e24830e3c6684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_OFF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock disable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00086">86</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga4807f134f3d0d90daa37f59220f6a83"></a><!-- doxytag: member="at91_pmc.h::PMC_SCDR" ref="ga4807f134f3d0d90daa37f59220f6a83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00087">87</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gced1a9af18e26cc854bb85095753097a"></a><!-- doxytag: member="at91_pmc.h::PMC_SCSR_OFF" ref="gced1a9af18e26cc854bb85095753097a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_OFF&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00088">88</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g72b837f4a2dfe540e16e049c3a20155f"></a><!-- doxytag: member="at91_pmc.h::PMC_SCSR" ref="g72b837f4a2dfe540e16e049c3a20155f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SCSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System clock status register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00089">89</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g231dbe6d97f96039000feedc2364415e"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK" ref="g231dbe6d97f96039000feedc2364415e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Processor clock. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00091">91</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g38d188153a095ec483ec11b0f5f576f4"></a><!-- doxytag: member="at91_pmc.h::PMC_UHP" ref="g38d188153a095ec483ec11b0f5f576f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_UHP&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB host port clock. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00092">92</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g415e799232b39768bd0c00d917ac2871"></a><!-- doxytag: member="at91_pmc.h::PMC_UDP" ref="g415e799232b39768bd0c00d917ac2871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_UDP&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB device port clock. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00093">93</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga0d5ba135cd6fa930e2bb9a8fae678ba"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK0" ref="ga0d5ba135cd6fa930e2bb9a8fae678ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK0&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 0 output. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00094">94</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb60e79e01deabe71e820fad4153ee777"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK1" ref="gb60e79e01deabe71e820fad4153ee777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK1&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 1 output. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00095">95</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g426f2a3aad4007c77a873725f15cef77"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK2" ref="g426f2a3aad4007c77a873725f15cef77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK2&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 2 output. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00096">96</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd594924b666bb6e41649f70a1adb8e58"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK3" ref="gd594924b666bb6e41649f70a1adb8e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK3&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 3 output. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00097">97</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf9563c43bdc85dad3052f2ce567c76b9"></a><!-- doxytag: member="at91_pmc.h::PMC_PCER_OFF" ref="gf9563c43bdc85dad3052f2ce567c76b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER_OFF&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00102">102</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g17654b41c5f9f88c153bad07eaaf9afc"></a><!-- doxytag: member="at91_pmc.h::PMC_PCER" ref="g17654b41c5f9f88c153bad07eaaf9afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00103">103</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c-source.html#l00229">ADCInit()</a>, <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, <a class="el" href="at91__spi_8c-source.html#l00096">At91Spi0Init()</a>, <a class="el" href="spibus0at91_8c-source.html#l00185">At91SpiBus0Select()</a>, <a class="el" href="gpio__at91_8c-source.html#l00475">GpioPortConfigSet()</a>, <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>, and <a class="el" href="at91__twi_8c-source.html#l00503">TwInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8de5fe3cd0b081ad1d13dec0fbc74c76"></a><!-- doxytag: member="at91_pmc.h::PMC_PCDR_OFF" ref="g8de5fe3cd0b081ad1d13dec0fbc74c76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR_OFF&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock disable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00104">104</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g68bfc3402ba2db05d42f9daceeb6c1c1"></a><!-- doxytag: member="at91_pmc.h::PMC_PCDR" ref="g68bfc3402ba2db05d42f9daceeb6c1c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00105">105</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gabfa2c6457737acc4cec8fb299b3fe73"></a><!-- doxytag: member="at91_pmc.h::PMC_PCSR_OFF" ref="gabfa2c6457737acc4cec8fb299b3fe73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR_OFF&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00106">106</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge9434030020f0c439e6e27c3e1295fb2"></a><!-- doxytag: member="at91_pmc.h::PMC_PCSR" ref="ge9434030020f0c439e6e27c3e1295fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock status register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00107">107</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7b9a68c57d873b011eb0cb8a6c85b8f7"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOR_OFF" ref="g7b9a68c57d873b011eb0cb8a6c85b8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_OFF&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00112">112</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g108629f56688058183fff4032ed2a7dd"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOR" ref="g108629f56688058183fff4032ed2a7dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MOR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00113">113</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd12a037416ff39c363bfd31910f101c8"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOSCEN" ref="gd12a037416ff39c363bfd31910f101c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOSCEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator enable. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00115">115</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8cb06fba344393bf706c608b4be020ac"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCBYPASS" ref="g8cb06fba344393bf706c608b4be020ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OSCBYPASS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator bypass. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00116">116</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g19d316e4bbc007d8c8dde78419bdb7b4"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCOUNT" ref="g19d316e4bbc007d8c8dde78419bdb7b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OSCOUNT&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator start-up time mask. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00117">117</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g954f78a08d163230cdfd9e1629c7302c"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCOUNT_LSB" ref="g954f78a08d163230cdfd9e1629c7302c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OSCOUNT_LSB&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator start-up time LSB. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00118">118</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcad3f8a799063831eed5fc02d5a9ce6c"></a><!-- doxytag: member="at91_pmc.h::CKGR_MCFR_OFF" ref="gcad3f8a799063831eed5fc02d5a9ce6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_OFF&nbsp;&nbsp;&nbsp;0x00000024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock frequency register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00123">123</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc41ecef7cbcca0567b1bdf0bcbd1e745"></a><!-- doxytag: member="at91_pmc.h::CKGR_MCFR" ref="gc41ecef7cbcca0567b1bdf0bcbd1e745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_MCFR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock frequency register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00124">124</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e9a30de723832248ffb483317d08330"></a><!-- doxytag: member="at91_pmc.h::CKGR_MAINF" ref="g5e9a30de723832248ffb483317d08330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MAINF&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock frequency mask mask. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00126">126</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2c5c33db829153347e5fd293124cd66"></a><!-- doxytag: member="at91_pmc.h::CKGR_MAINF_OFF" ref="ga2c5c33db829153347e5fd293124cd66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MAINF_OFF&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock frequency mask LSB. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00127">127</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g04cfe66750f0e975677569ebb0e8ca18"></a><!-- doxytag: member="at91_pmc.h::CKGR_MAINRDY" ref="g04cfe66750f0e975677569ebb0e8ca18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MAINRDY&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00128">128</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39c7069b529173a1c7c8ffe32f25a656"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLR_OFF" ref="g39c7069b529173a1c7c8ffe32f25a656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_OFF&nbsp;&nbsp;&nbsp;0x0000002C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock generator PLL register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00139">139</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc3306a289bc7223f867537a5dde62dbd"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLR" ref="gc3306a289bc7223f867537a5dde62dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR&nbsp;&nbsp;&nbsp;(PMC_BASE + CKGR_PLLR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock generator PLL register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00140">140</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4141aa5f6878d0b8a9c6381b10779f6e"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV" ref="g4141aa5f6878d0b8a9c6381b10779f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_DIV&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00143">143</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8bf13eac143ebef08a8a61e3b55af6b9"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_LSB" ref="g8bf13eac143ebef08a8a61e3b55af6b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_DIV_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of the divider. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00144">144</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f00eb252e9977c93298bfa77a2e95ad"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_0" ref="g8f00eb252e9977c93298bfa77a2e95ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_DIV_0&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider output is 0. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00145">145</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4795930651d935982c7a71c9c164eec2"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_BYPASS" ref="g4795930651d935982c7a71c9c164eec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_DIV_BYPASS&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider is bypassed. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00146">146</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02c71a08624534f143b4519ae92acb1e"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLCOUNT" ref="g02c71a08624534f143b4519ae92acb1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLCOUNT&nbsp;&nbsp;&nbsp;0x00003F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL counter mask. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00147">147</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g207131d589346cc391c6e4b9a01fef13"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLCOUNT_LSB" ref="g207131d589346cc391c6e4b9a01fef13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLCOUNT_LSB&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL counter LSB. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00148">148</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6cfb7f252dad39fc4aea123eeebd706f"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT" ref="g6cfb7f252dad39fc4aea123eeebd706f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OUT&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL output frequency range. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00149">149</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6b5d32e0843a443249e5d81a0adff39c"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_0" ref="g6b5d32e0843a443249e5d81a0adff39c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OUT_0&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Please refer to the PLL datasheet. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00150">150</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e69640ceb2aed51469cb575bd24e131"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_1" ref="g5e69640ceb2aed51469cb575bd24e131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OUT_1&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Please refer to the PLL datasheet. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00151">151</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga7daf47ca8ae90dc6034005294700e90"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_2" ref="ga7daf47ca8ae90dc6034005294700e90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OUT_2&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Please refer to the PLL datasheet. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00152">152</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2459429323b83909d06cfc0b78f76c65"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_3" ref="g2459429323b83909d06cfc0b78f76c65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_OUT_3&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Please refer to the PLL datasheet. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00153">153</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7527362f9a7c474fb55b5c2178aeb527"></a><!-- doxytag: member="at91_pmc.h::CKGR_MUL" ref="g7527362f9a7c474fb55b5c2178aeb527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MUL&nbsp;&nbsp;&nbsp;0x07FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL multiplier. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00154">154</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e5e167bef0ffe61d3e022f9a6858013"></a><!-- doxytag: member="at91_pmc.h::CKGR_MUL_LSB" ref="g2e5e167bef0ffe61d3e022f9a6858013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MUL_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of the PLL multiplier. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00155">155</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0f87987e0283ad40c1b69d7d6b40ec59"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV" ref="g0f87987e0283ad40c1b69d7d6b40ec59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_USBDIV&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider for USB clocks. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00156">156</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd36bc14a5e01dabeb8cc09b1f97b9319"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_1" ref="gd36bc14a5e01dabeb8cc09b1f97b9319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_USBDIV_1&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider output is PLL clock output. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00157">157</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g15c28f8322cd1c4e02dbc0b7e9adae86"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_2" ref="g15c28f8322cd1c4e02dbc0b7e9adae86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_USBDIV_2&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider output is PLL clock output divided by 2. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00158">158</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8fb7cc9264ac0b19e9017afa6ee7f4f3"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_4" ref="g8fb7cc9264ac0b19e9017afa6ee7f4f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_USBDIV_4&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divider output is PLL clock output divided by 4. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00159">159</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKR_OFF" ref="gb8cf62f8e73b4c8c9fcc0aa84cebcc87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_OFF&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master clock register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00164">164</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g314a6e99b335233bb6335868cf5ea446"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKR" ref="g314a6e99b335233bb6335868cf5ea446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_MCKR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master clock register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00165">165</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8b70ee6fa11debde6a39968c86949ae0"></a><!-- doxytag: member="at91_pmc.h::PMC_ACKR_OFF" ref="g8b70ee6fa11debde6a39968c86949ae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_ACKR_OFF&nbsp;&nbsp;&nbsp;0x00000034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Application clock register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00166">166</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc7cf5e4a7585750d0750e3a10ff7ae18"></a><!-- doxytag: member="at91_pmc.h::PMC_ACKR" ref="gc7cf5e4a7585750d0750e3a10ff7ae18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_ACKR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_ACKR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Application clock register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00167">167</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga11f95ad6deb066934f7c0bf0948d98a"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR0_OFF" ref="ga11f95ad6deb066934f7c0bf0948d98a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR0_OFF&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 0 register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00168">168</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd31f77d25d3c1063ab6cca30ad6d1dbe"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR0" ref="gd31f77d25d3c1063ab6cca30ad6d1dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR0&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR0_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 0 register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00169">169</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gccd7ec86a2159b1d15e610383f558f9f"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR1_OFF" ref="gccd7ec86a2159b1d15e610383f558f9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR1_OFF&nbsp;&nbsp;&nbsp;0x00000044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 1 register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00170">170</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e6a6aab5584f20b4e170d3fb15567ff"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR1" ref="g5e6a6aab5584f20b4e170d3fb15567ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR1&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR1_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 1 register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00171">171</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8b27052db01fc1f943a50cd3cac8bf14"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR2_OFF" ref="g8b27052db01fc1f943a50cd3cac8bf14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR2_OFF&nbsp;&nbsp;&nbsp;0x00000048          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 2 register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00172">172</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb86dfa5ccdc9662180fcd241d056baf4"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR2" ref="gb86dfa5ccdc9662180fcd241d056baf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR2&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR2_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 2 register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00173">173</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb18696eccfbd5051e39d13168c8e902e"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR3_OFF" ref="gb18696eccfbd5051e39d13168c8e902e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR3_OFF&nbsp;&nbsp;&nbsp;0x0000004C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 3 register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00174">174</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g49c30d6a41bd1e64041ae8905c30995d"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR3" ref="g49c30d6a41bd1e64041ae8905c30995d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKR3&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_PCKR3_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 3 register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00175">175</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2a61262b212707a38d072e79b2ab9fe8"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS" ref="g2a61262b212707a38d072e79b2ab9fe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_CSS&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00177">177</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga9f243eea8a3e887e33ce99aebecc54d"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_SLOW_CLK" ref="ga9f243eea8a3e887e33ce99aebecc54d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_CSS_SLOW_CLK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slow clock selected. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00178">178</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga13c221a8f7c7978a2d346201ee5f4b2"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_MAIN_CLK" ref="ga13c221a8f7c7978a2d346201ee5f4b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_CSS_MAIN_CLK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main clock selected. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00179">179</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g683456f2f6594cb145d0af36d988bbc0"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_PLL_CLK" ref="g683456f2f6594cb145d0af36d988bbc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_CSS_PLL_CLK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL clock selected. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00184">184</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf1017816b63e6df11cf1ba1e1e8537d5"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES" ref="gf1017816b63e6df11cf1ba1e1e8537d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES&nbsp;&nbsp;&nbsp;0x0000001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock prescaler mask. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00186">186</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f88ddbbc6e0b989f1b84a642255d7db"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_LSB" ref="g8f88ddbbc6e0b989f1b84a642255d7db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_LSB&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock prescaler LSB. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00187">187</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g52527e7f8dd43fe8e2853461b181c333"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK" ref="g52527e7f8dd43fe8e2853461b181c333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock, not divided. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00188">188</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf348fd821a415503c338b1bbf235a484"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_2" ref="gf348fd821a415503c338b1bbf235a484" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_2&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 2. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00189">189</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf2ecdd58b45a04c5ca5416239e8a171"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_4" ref="gaf2ecdd58b45a04c5ca5416239e8a171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_4&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 4. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00190">190</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf2666304fed2bb4bc083b237f8593f4f"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_8" ref="gf2666304fed2bb4bc083b237f8593f4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_8&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 8. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00191">191</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6c3f3b307a0b0717d45f7b42430a980"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_16" ref="gb6c3f3b307a0b0717d45f7b42430a980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_16&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 16. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00192">192</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g79ca75b522171320b471294eef2cc0ff"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_32" ref="g79ca75b522171320b471294eef2cc0ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_32&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 32. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00193">193</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g57b41d94b32255e8054bcd333721a4b7"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_64" ref="g57b41d94b32255e8054bcd333721a4b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PRES_CLK_64&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selected clock divided by 64. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00194">194</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga296bf2932d0b15f2a34a80fec65e473"></a><!-- doxytag: member="at91_pmc.h::PMC_IER_OFF" ref="ga296bf2932d0b15f2a34a80fec65e473" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_OFF&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00205">205</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4c2d24c6c42778ac54cffb0b264c641f"></a><!-- doxytag: member="at91_pmc.h::PMC_IER" ref="g4c2d24c6c42778ac54cffb0b264c641f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00206">206</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g159dcfa85d83a98c45edcb340596a7e1"></a><!-- doxytag: member="at91_pmc.h::PMC_IDR_OFF" ref="g159dcfa85d83a98c45edcb340596a7e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_OFF&nbsp;&nbsp;&nbsp;0x00000064          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00207">207</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge23a907cb7ef6560bf055246a7465722"></a><!-- doxytag: member="at91_pmc.h::PMC_IDR" ref="ge23a907cb7ef6560bf055246a7465722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00208">208</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g10b621b2f1370008816dd0f520ec95fe"></a><!-- doxytag: member="at91_pmc.h::PMC_SR_OFF" ref="g10b621b2f1370008816dd0f520ec95fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_OFF&nbsp;&nbsp;&nbsp;0x00000068          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00209">209</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga809adcd1690770e60a2395914c18887"></a><!-- doxytag: member="at91_pmc.h::PMC_SR" ref="ga809adcd1690770e60a2395914c18887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_SR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00210">210</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g82850084e926bad22ee439d84d02ab00"></a><!-- doxytag: member="at91_pmc.h::PMC_IMR_OFF" ref="g82850084e926bad22ee439d84d02ab00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_OFF&nbsp;&nbsp;&nbsp;0x0000006C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register offset. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00211">211</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g59741d665166a51370dad4f6bc48431c"></a><!-- doxytag: member="at91_pmc.h::PMC_IMR" ref="g59741d665166a51370dad4f6bc48431c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR&nbsp;&nbsp;&nbsp;(PMC_BASE + PMC_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00212">212</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g31b32a734f2343d70cc38a757465dd86"></a><!-- doxytag: member="at91_pmc.h::PMC_MOSCS" ref="g31b32a734f2343d70cc38a757465dd86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MOSCS&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00214">214</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3a858de0a8069c7dcbb734b4f6509878"></a><!-- doxytag: member="at91_pmc.h::PMC_LOCK" ref="g3a858de0a8069c7dcbb734b4f6509878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_LOCK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL lock. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00219">219</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd8f13ab6bfcbea061e9cba769451922c"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKRDY" ref="gd8f13ab6bfcbea061e9cba769451922c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKRDY&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master clock ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00221">221</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9ea1523d5ea5d4e96be664f89943f83b"></a><!-- doxytag: member="at91_pmc.h::PMC_OSC_SEL" ref="g9ea1523d5ea5d4e96be664f89943f83b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OSC_SEL&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
32 kHz external slow clock. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00222">222</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g67041b38199ca237da64ae011be2f3d5"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY0" ref="g67041b38199ca237da64ae011be2f3d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKRDY0&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 0 ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00223">223</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g75692fa03f715930ce1f5608e6926716"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY1" ref="g75692fa03f715930ce1f5608e6926716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKRDY1&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 1 ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00224">224</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g74dde1449f9a560230d349dfc428c6da"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY2" ref="g74dde1449f9a560230d349dfc428c6da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKRDY2&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 2 ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00225">225</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g422ea4db77e02f449f6b334d2b200cac"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY3" ref="g422ea4db77e02f449f6b334d2b200cac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKRDY3&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Programmable clock 3 ready. 
<p>

<p>Definition at line <a class="el" href="at91__pmc_8h-source.html#l00226">226</a> of file <a class="el" href="at91__pmc_8h-source.html">at91_pmc.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
