0.6
2019.1
May 24 2019
15:06:07
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd,1583742801,vhdl,,,,top_level_tb,,,,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1583708677,verilog,,,,clk_wiz_0,,,../../../../Addressable_Strips.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1583708676,verilog,,C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Addressable_Strips.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd,1583743290,vhdl,C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd,,,led_strip_control,,,,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd,1583695253,vhdl,C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd,,,spi_master,,,,,,,,
C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd,1583741938,vhdl,C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Remaking_SPI/Addressable_Strips.srcs/sim_1/new/Top_Level_TB.vhd,,,top_level,,,,,,,,
