
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec  6 19:57:32 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 592.875 ; gain = 237.984
Command: read_checkpoint -auto_incremental -incremental C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/utils_1/imports/synth_1/system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.035 ; gain = 448.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/ClockDivider.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/hexto7segment.v:28]
INFO: [Synth 8-11241] undeclared symbol 'an0', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an1', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an2', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an3', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6157] synthesizing module 'uart_system' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_system.v:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/baud_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/baud_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_system' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_system.v:3]
ERROR: [Synth 8-7213] Expression condition using operand 'data_valid' does not match with the corresponding edges used in event control [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:88]
ERROR: [Synth 8-462] no clock signal specified in event control [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:85]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1556.109 ; gain = 559.879
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 19:57:46 2024...
