v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 900 -860 1210 -860 {
lab=comp_m}
N 1210 -1050 1210 -980 {
lab=comp_p}
N 1210 -940 1210 -860 {
lab=comp_m}
N 900 -1050 1210 -1050 {
lab=comp_p}
N 1210 -980 1320 -980 {
lab=comp_p}
N 1210 -940 1320 -940 {
lab=comp_m}
N -2500 -290 -2500 -280 {
lab=GND}
N -2560 -410 -2560 -390 {
lab=vcm}
N -2500 -390 -2440 -390 {
lab=vcm}
N -2440 -410 -2440 -390 {
lab=vcm}
N -2500 -390 -2500 -350 {
lab=vcm}
N -2560 -390 -2500 -390 {
lab=vcm}
N 1720 -990 1730 -990 {
lab=vdd}
N 1720 -950 1730 -950 {
lab=vss}
N 1410 -990 1420 -990 {
lab=ibn_1u}
N 1410 -970 1420 -970 {
lab=comp_p}
N 1410 -950 1420 -950 {
lab=comp_m}
N 1410 -930 1420 -930 {
lab=latch}
N 1720 -970 1730 -970 {
lab=comp_out}
N 1320 -980 1320 -970 {
lab=comp_p}
N 1320 -970 1410 -970 {
lab=comp_p}
N 1320 -950 1320 -940 {
lab=comp_m}
N 1320 -950 1410 -950 {
lab=comp_m}
N -2730 -480 -2730 -470 {
lab=vdd}
N -2730 -410 -2730 -400 {
lab=ibn_1u}
N -1220 -1180 -1220 -1160 {
lab=data[7..0]}
N -1220 -1080 -1220 -1040 {
lab=#net1}
N -1220 -980 -1060 -980 {
lab=#net1}
N -1220 -1040 -1220 -980 {
lab=#net1}
N -940 -1160 -900 -1160 {
lab=#net2}
N -820 -1160 -780 -1160 {
lab=#net3}
N -700 -1160 -670 -1160 {
lab=#net4}
N -940 -1000 -900 -1000 {
lab=#net5}
N -820 -1000 -780 -1000 {
lab=#net6}
N -700 -1000 -670 -1000 {
lab=#net7}
N -590 -1000 -550 -1000 {
lab=d[7..0]}
N -580 -1160 -580 -1130 {
lab=dn[7..0]}
N -1090 -1040 -580 -1130 {
lab=dn[7..0]}
N -1090 -1040 -1090 -1020 {
lab=dn[7..0]}
N -1090 -1020 -1060 -1020 {
lab=dn[7..0]}
N -580 -1030 -580 -1000 {
lab=d[7..0]}
N -1090 -1120 -580 -1030 {
lab=d[7..0]}
N -1090 -1140 -1090 -1120 {
lab=d[7..0]}
N -1090 -1140 -1060 -1140 {
lab=d[7..0]}
N -1220 -1180 -1070 -1180 {
lab=data[7..0]}
N -1250 -1180 -1220 -1180 {
lab=data[7..0]}
N -1070 -1180 -1060 -1180 {
lab=data[7..0]}
N -410 -790 -400 -790 {
lab=#net8}
N -1150 -180 -1130 -180 {
lab=#net9}
N -1050 -180 -1030 -180 {
lab=#net9}
N -950 -180 -930 -180 {
lab=#net10}
N -850 -180 -840 -180 {
lab=#net11}
N -760 -180 -750 -180 {
lab=latch}
N -1140 -180 -1140 -130 {
lab=#net9}
N -940 -180 -940 -130 {
lab=#net10}
N -1170 -90 -1170 -80 {
lab=GND}
N -1170 -80 -1110 -80 {
lab=GND}
N -1110 -90 -1110 -80 {
lab=GND}
N -1140 -90 -1140 -80 {
lab=GND}
N -970 -90 -970 -80 {
lab=GND}
N -970 -80 -910 -80 {
lab=GND}
N -910 -90 -910 -80 {
lab=GND}
N -940 -90 -940 -80 {
lab=GND}
N -1130 -180 -1050 -180 {
lab=#net9}
N -1220 -340 -1220 -320 {
lab=sample}
N -1220 -460 -1220 -420 {
lab=#net12}
N -1220 -520 -1220 -460 {
lab=#net12}
N -1090 -480 -1090 -460 {
lab=#net13}
N -1090 -480 -1060 -480 {
lab=#net13}
N -1090 -380 -1090 -360 {
lab=#net14}
N -1090 -360 -1060 -360 {
lab=#net14}
N -1220 -320 -1070 -320 {
lab=sample}
N -1250 -320 -1220 -320 {
lab=sample}
N -1070 -320 -1060 -320 {
lab=sample}
N -940 -340 -930 -340 {
lab=#net15}
N -850 -340 -840 -340 {
lab=#net16}
N -760 -340 -750 -340 {
lab=#net17}
N -670 -340 -660 -340 {
lab=#net18}
N -180 -370 -180 -340 {
lab=#net13}
N -180 -500 -180 -470 {
lab=#net14}
N -940 -500 -930 -500 {
lab=#net19}
N -850 -500 -840 -500 {
lab=#net20}
N -760 -500 -750 -500 {
lab=#net21}
N -670 -500 -660 -500 {
lab=#net22}
N -180 -500 -170 -500 {
lab=#net14}
N -180 -340 -170 -340 {
lab=#net13}
N -1220 -520 -1060 -520 {
lab=#net12}
N -410 -680 -400 -680 {
lab=#net23}
N -580 -500 -570 -500 {
lab=#net24}
N -490 -500 -480 -500 {
lab=#net25}
N -580 -340 -570 -340 {
lab=#net26}
N -490 -340 -480 -340 {
lab=#net27}
N -200 -500 -180 -500 {
lab=#net14}
N -200 -340 -180 -340 {
lab=#net13}
N -400 -500 -390 -500 {
lab=#net28}
N -310 -500 -300 -500 {
lab=#net29}
N -400 -340 -390 -340 {
lab=#net30}
N -310 -340 -300 -340 {
lab=#net31}
N -220 -500 -200 -500 {
lab=#net14}
N -220 -340 -200 -340 {
lab=#net13}
N -1090 -460 -180 -370 {
lab=#net13}
N -1090 -380 -180 -470 {
lab=#net14}
N -590 -1160 -560 -1160 {
lab=dn[7..0]}
N -560 -1160 -520 -1160 {
lab=dn[7..0]}
N -550 -1000 -500 -1000 {
lab=d[7..0]}
C {vsource.sym} -1570 -380 0 0 {name=Vdd8 value="pulse(1.8 0 1n 1n 1n 50n 100u 1)" savecurrent=false}
C {gnd.sym} -1570 -350 0 0 {name=l6 lab=GND}
C {vsource.sym} -1780 -380 0 0 {name=Vdd4 value="pulse(0 1.8 0.1n 0.1n 1n 500n 1u)" savecurrent=false}
C {gnd.sym} -1780 -350 0 0 {name=l7 lab=GND}
C {lab_pin.sym} -1780 -410 1 0 {name=p98 sig_type=std_logic lab=clk}
C {lab_pin.sym} -1570 -410 1 0 {name=p99 sig_type=std_logic lab=rst_n}
C {devices/code.sym} -2400 -810 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval(@value )"
value=".lib $::SKYWATER_MODELS/sky130.lib.spice tt
.include $::SKYWATER_STDCELLS/sky130_fd_sc_hd.spice
"
spice_ignore=false
place=header}
C {devices/code_shown.sym} -2240 -970 0 0 {name=STIMULI
only_toplevel=true
value="
.tran 10n 10u
.save all
.param vcc = 1.8
.param vdd = 1.8
.param vdiff = 200m
vvcc vcc 0 dc vcc
vvdd vdd 0 dc vdd
vvss vss 0 0
.control

run
plot comp_p comp_m
plot d0+2 d1+4 d2+6 d3+8 d4+10 d5+12 d6+14 d7+16 data_rdy+18
plot x2.net21 x2.net2+2 x2.net10+4 x2.net19+6
write sar_tb1.raw comp_p comp_m
set wr_singlescale
set wr_vecnames
wrdata sar1.txt comp_p comp_m d0 d1 d2 d3 d4 d5 d6 d7 data_rdy vinp vinm
.endc
"}
C {code.sym} -2540 -810 0 0 {name=SWITCH1 only_toplevel=false value=".model SWITCH1 sw vt=0.9 vh=0 ron=1 roff =100G"}
C {vsource.sym} -2020 -380 0 0 {name=Vdd1 value=1.8 savecurrent=false}
C {gnd.sym} -2020 -350 0 0 {name=l3 lab=GND}
C {lab_pin.sym} -2020 -410 1 0 {name=p107 sig_type=std_logic lab=vref}
C {lab_pin.sym} 1210 -1050 0 1 {name=p111 sig_type=std_logic lab=comp_p}
C {lab_pin.sym} 1210 -860 0 1 {name=p112 sig_type=std_logic lab=comp_m}
C {lab_pin.sym} 1730 -970 2 0 {name=p110 sig_type=std_logic lab=comp_out}
C {/foss/designs/test/design/sar_controller.sym} -1090 -720 0 0 {name=x2}
C {lab_pin.sym} -1240 -780 0 0 {name=p1 sig_type=std_logic lab=clk}
C {lab_pin.sym} -1240 -760 0 0 {name=p4 sig_type=std_logic lab=rst_n}
C {lab_pin.sym} -1240 -740 0 0 {name=p5 sig_type=std_logic lab=comp_out}
C {lab_pin.sym} -940 -780 2 0 {name=p6 sig_type=std_logic lab=data_rdy}
C {lab_pin.sym} -940 -760 2 0 {name=p9 sig_type=std_logic lab=sample}
C {lab_pin.sym} -940 -740 2 0 {name=p10 sig_type=std_logic lab=sample_n}
C {lab_pin.sym} -940 -700 2 0 {name=p13 sig_type=std_logic lab=supply}
C {lab_pin.sym} -940 -680 2 0 {name=p14 sig_type=std_logic lab=data[7..0]}
C {lab_pin.sym} -940 -660 2 0 {name=p17 sig_type=std_logic lab=data_n[7..0]}
C {gnd.sym} -940 -720 3 0 {name=l18 lab=GND}
C {vsource.sym} -2110 -380 0 0 {name=Vdd5 value=1.8 savecurrent=false}
C {gnd.sym} -2110 -350 0 0 {name=l19 lab=GND}
C {lab_pin.sym} -2110 -410 1 0 {name=p18 sig_type=std_logic lab=supply}
C {devices/vsource.sym} -2500 -320 0 0 {name=V_VCM_2 value=0.9}
C {devices/gnd.sym} -2500 -280 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} -2500 -360 0 0 {name=l11 sig_type=std_logic lab=vcm}
C {devices/vsource.sym} -2560 -440 0 0 {name=V_VCM_1 value=0.1}
C {devices/vsource.sym} -2440 -440 2 1 {name=V_VCM_3 value=0.1}
C {lab_pin.sym} -2440 -470 1 0 {name=p21 sig_type=std_logic lab=vinm}
C {lab_pin.sym} -2560 -470 1 0 {name=p22 sig_type=std_logic lab=vinp}
C {/foss/designs/test/design/adc_comp.sym} 1570 -960 0 0 {name=x1}
C {iopin.sym} 1730 -990 0 0 {name=p25 lab=vdd}
C {iopin.sym} 1730 -950 0 0 {name=p29 lab=vss}
C {lab_wire.sym} 1410 -990 0 0 {name=p34 sig_type=std_logic lab=ibn_1u

}
C {lab_pin.sym} 1410 -930 0 0 {name=p53 sig_type=std_logic lab=latch}
C {isource.sym} -2730 -440 0 0 {name=I0 value=1u}
C {lab_wire.sym} -2730 -480 1 0 {name=p46 sig_type=std_logic lab=vdd

}
C {lab_wire.sym} -2730 -400 2 0 {name=p50 sig_type=std_logic lab=ibn_1u

}
C {lab_pin.sym} 900 -1030 2 0 {name=p2 sig_type=std_logic lab=supply}
C {gnd.sym} 900 -900 3 0 {name=l1 lab=GND}
C {lab_pin.sym} 900 -880 2 0 {name=p7 sig_type=std_logic lab=supply}
C {gnd.sym} 900 -1010 3 0 {name=l8 lab=GND}
C {gnd.sym} 900 -990 3 0 {name=l12 lab=GND}
C {gnd.sym} 900 -920 3 0 {name=l13 lab=GND}
C {lab_pin.sym} 600 -1030 0 0 {name=p90 sig_type=std_logic lab=vinp}
C {lab_pin.sym} 600 -920 0 0 {name=p3 sig_type=std_logic lab=vinm}
C {lab_pin.sym} 600 -1110 0 0 {name=p8 sig_type=std_logic lab=vref}
C {lab_pin.sym} 600 -780 0 0 {name=p11 sig_type=std_logic lab=vref}
C {lab_pin.sym} 600 -720 0 0 {name=p12 sig_type=std_logic lab=vcm}
C {lab_pin.sym} 600 -1190 0 0 {name=p15 sig_type=std_logic lab=vcm}
C {lab_pin.sym} 600 -1010 0 0 {name=p16 sig_type=std_logic lab=sphi1}
C {lab_pin.sym} 600 -900 0 0 {name=p19 sig_type=std_logic lab=sphi1}
C {lab_pin.sym} 600 -820 0 0 {name=p20 sig_type=std_logic lab=sphi1_n}
C {lab_pin.sym} 600 -1070 0 0 {name=p23 sig_type=std_logic lab=sphi1_n}
C {lab_pin.sym} 600 -740 0 0 {name=p24 sig_type=std_logic lab=sphi2}
C {lab_pin.sym} 600 -1150 0 0 {name=p27 sig_type=std_logic lab=sphi2}
C {lab_pin.sym} 600 -1210 0 0 {name=p28 sig_type=std_logic lab=sphi2_n}
C {lab_pin.sym} 600 -700 0 0 {name=p31 sig_type=std_logic lab=sphi2_n}
C {lab_pin.sym} 600 -990 0 0 {name=p32 sig_type=std_logic lab=phi1x[7..0]}
C {lab_pin.sym} 600 -1050 0 0 {name=p35 sig_type=std_logic lab=phi1x_n[7..0]}
C {lab_pin.sym} 600 -1230 0 0 {name=p36 sig_type=std_logic lab=phi2x_n[7..0]}
C {lab_pin.sym} 600 -1130 0 0 {name=p39 sig_type=std_logic lab=phi2x[7..0]}
C {lab_pin.sym} 600 -880 0 0 {name=p40 sig_type=std_logic lab=phi2[7..0]}
C {lab_pin.sym} 600 -840 0 0 {name=p43 sig_type=std_logic lab=phi2_n[7..0]}
C {lab_pin.sym} 600 -760 0 0 {name=p44 sig_type=std_logic lab=phi1[7..0]}
C {lab_pin.sym} 600 -680 0 0 {name=p47 sig_type=std_logic lab=phi1_n[7..0]}
C {lab_pin.sym} -1250 -1180 0 0 {name=p48 sig_type=std_logic lab=data[7..0]}
C {sky130_stdcells/inv_2.sym} -1220 -1120 1 0 {name=x2[7:0] VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/nor2_1.sym} -1000 -1160 0 0 {name=x6[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/nor2_1.sym} -1000 -1000 0 0 {name=x16[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -860 -1160 0 0 {name=x17[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -740 -1160 0 0 {name=x35[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -630 -1160 0 0 {name=x36[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -860 -1000 0 0 {name=x37[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -740 -1000 0 0 {name=x38[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -630 -1000 0 0 {name=x39[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -100 -1000 2 0 {name=p51 sig_type=std_logic lab=phi1_n[7..0]}
C {lab_pin.sym} -200 -1160 1 0 {name=p52 sig_type=std_logic lab=phi2[7..0]}
C {lab_pin.sym} -120 -1160 2 0 {name=p55 sig_type=std_logic lab=phi2_n[7..0]}
C {sky130_stdcells/or2_2.sym} -470 -790 0 0 {name=x5[7] VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -80 -790 1 0 {name=p56 sig_type=std_logic lab=phi1x7}
C {lab_pin.sym} 0 -790 2 0 {name=p59 sig_type=std_logic lab=phi1x_n7}
C {sky130_stdcells/and2_2.sym} -470 -1360 0 0 {name=x1[6:0] VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -90 -1360 3 0 {name=p60 sig_type=std_logic lab=phi2x[6..0]}
C {lab_pin.sym} -1230 -180 0 0 {name=p63 sig_type=std_logic lab=clk}
C {sky130_stdcells/buf_1.sym} -1190 -180 0 0 {name=x42 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -990 -180 0 0 {name=x43 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_2.sym} -800 -180 0 0 {name=x44 VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -750 -180 2 0 {name=p64 sig_type=std_logic lab=latch}
C {sky130_fd_pr/nfet_01v8.sym} -1140 -110 1 0 {name=M2
L=5
W=5
nf=1
mult=2
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {gnd.sym} -1110 -80 0 0 {name=l2 lab=GND}
C {sky130_fd_pr/nfet_01v8.sym} -940 -110 1 0 {name=M3
L=5
W=5
nf=1
mult=2
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {gnd.sym} -910 -80 0 0 {name=l14 lab=GND}
C {sky130_stdcells/buf_1.sym} -890 -180 0 0 {name=x45 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -1250 -320 2 1 {name=p67 sig_type=std_logic lab=sample}
C {sky130_stdcells/inv_2.sym} -1220 -380 1 1 {name=x46 VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/nor2_1.sym} -1000 -340 2 1 {name=x47 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/nor2_1.sym} -1000 -500 2 1 {name=x48 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -890 -340 2 1 {name=x49 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -800 -340 2 1 {name=x50 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -710 -340 2 1 {name=x51 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -890 -500 2 1 {name=x52 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -800 -500 2 1 {name=x53 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -710 -500 2 1 {name=x54 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -620 -340 2 1 {name=x55 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -620 -500 2 1 {name=x56 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 150 -340 1 1 {name=p68 sig_type=std_logic lab=sphi2
}
C {lab_pin.sym} 150 -500 3 1 {name=p76 sig_type=std_logic lab=sphi1

}
C {lab_pin.sym} -530 -1380 0 0 {name=p79 sig_type=std_logic lab=sample_n}
C {lab_pin.sym} -530 -770 0 0 {name=p80 sig_type=std_logic lab=sphi1}
C {lab_pin.sym} -180 -1000 3 0 {name=p82 sig_type=std_logic lab=phi1[7..0]}
C {sky130_stdcells/or2_2.sym} -470 -680 0 0 {name=x41[6:0] VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -80 -680 3 0 {name=p84 sig_type=std_logic lab=phi1x[6..0]}
C {lab_pin.sym} 0 -680 2 0 {name=p85 sig_type=std_logic lab=phi1x_n[6..0]}
C {lab_pin.sym} -530 -660 0 0 {name=p86 sig_type=std_logic lab=sample}
C {sky130_stdcells/and2_2.sym} -470 -1470 0 0 {name=x57 VGND=vss VNB=vss VPB=vcc VPWR=vcc prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -90 -1470 1 0 {name=p87 sig_type=std_logic lab=phi2x7}
C {lab_pin.sym} -530 -1490 0 0 {name=p88 sig_type=std_logic lab=sphi2}
C {sky130_stdcells/buf_1.sym} -530 -500 2 1 {name=x58 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -440 -500 2 1 {name=x59 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -530 -340 2 1 {name=x60 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_6.sym} -440 -340 2 1 {name=x61 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -530 -700 0 0 {name=p89 sig_type=std_logic lab=d[6..0]}
C {lab_pin.sym} -530 -810 0 0 {name=p91 sig_type=std_logic lab=d7}
C {lab_pin.sym} -530 -1340 0 0 {name=p92 sig_type=std_logic lab=dn[6..0]}
C {lab_pin.sym} -530 -1450 0 0 {name=p93 sig_type=std_logic lab=dn7}
C {sky130_stdcells/buf_1.sym} -350 -500 2 1 {name=x62 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -260 -500 2 1 {name=x63 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -350 -340 2 1 {name=x64 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -260 -340 2 1 {name=x65 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -460 -1000 0 0 {name=x43[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -380 -1000 0 0 {name=x44[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -300 -1000 0 0 {name=x45[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -220 -1000 0 0 {name=x46[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -480 -1160 0 0 {name=x47[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -400 -1160 0 0 {name=x48[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -320 -1160 0 0 {name=x49[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -240 -1160 0 0 {name=x50[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -160 -1160 0 0 {name=x51[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -140 -1000 0 0 {name=x52[7:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -550 -1000 3 0 {name=p94 sig_type=std_logic lab=d[7..0]}
C {lab_pin.sym} -550 -1160 1 0 {name=p95 sig_type=std_logic lab=dn[7..0]}
C {sky130_stdcells/buf_1.sym} -360 -790 0 0 {name=x66 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -280 -790 0 0 {name=x67 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -200 -790 0 0 {name=x71 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -120 -790 0 0 {name=x73 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -360 -680 0 0 {name=x53[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -280 -680 0 0 {name=x54[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -200 -680 0 0 {name=x55[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -120 -680 0 0 {name=x56[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -370 -1360 0 0 {name=x57[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -290 -1360 0 0 {name=x58[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -210 -1360 0 0 {name=x59[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -130 -1360 0 0 {name=x60[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -370 -1470 0 0 {name=x74 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -290 -1470 0 0 {name=x75 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} -210 -1470 0 0 {name=x76 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} -130 -1470 0 0 {name=x78 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -50 -1470 0 0 {name=x79 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -50 -1360 0 0 {name=x61[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -40 -790 0 0 {name=x80 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} -40 -680 0 0 {name=x62[6:0] VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} -10 -1360 2 0 {name=p96 sig_type=std_logic lab=phi2x_n[6..0]}
C {lab_pin.sym} -10 -1470 2 0 {name=p97 sig_type=std_logic lab=phi2x_n7}
C {sky130_stdcells/buf_1.sym} -130 -500 0 0 {name=x81 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -50 -500 0 0 {name=x82 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} 30 -500 0 0 {name=x83 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} 110 -500 0 0 {name=x84 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_1.sym} -130 -340 0 0 {name=x85 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_2.sym} -50 -340 0 0 {name=x86 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_4.sym} 30 -340 0 0 {name=x87 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/buf_8.sym} 110 -340 0 0 {name=x88 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} 190 -500 0 0 {name=x89 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_8.sym} 190 -340 0 0 {name=x90 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 230 -500 0 1 {name=p100 sig_type=std_logic lab=sphi1_n


}
C {lab_pin.sym} 230 -340 0 1 {name=p101 sig_type=std_logic lab=sphi2_n
}
C {lab_pin.sym} 600 -860 0 0 {name=p26 sig_type=std_logic lab=sample}
C {lab_pin.sym} 600 -1090 0 0 {name=p30 sig_type=std_logic lab=sample}
C {lab_pin.sym} 600 -800 0 0 {name=p33 sig_type=std_logic lab=sample_n}
C {lab_pin.sym} 600 -1170 0 0 {name=p37 sig_type=std_logic lab=sample_n}
C {/foss/designs/test/design/capdac_p.sym} 750 -1110 2 1 {name=x3}
C {/foss/designs/test/design/capdac_m.sym} 750 -800 0 0 {name=x4}
