-- VHDL for IBM SMS ALD page 14.30.05.1
-- Title: ADDRESS MODIFICATION FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/27/2023 1:31:00 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_30_05_1_ADDRESS_MODIFICATION_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_WRAP_AROUND_MODE:	 in STD_LOGIC;
		MY_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MY_MEM_AR_TTHP8B:	 in STD_LOGIC;
		MY_MEM_AR_TTHP2B:	 in STD_LOGIC;
		MY_LOGIC_GATE_E:	 in STD_LOGIC;
		MY_1401_MODE_1:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_1_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_4_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_2_BIT:	 in STD_LOGIC;
		MY_MODIFY_BY_MINUS_ONE:	 in STD_LOGIC;
		MY_MODIFY_BY_PLUS_ONE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_0_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_8_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_04_BIT:	 out STD_LOGIC;
		PY_1401_INSERT_14_BIT:	 out STD_LOGIC;
		PY_1401_INSERT_48_BIT:	 out STD_LOGIC;
		PY_BLOCK_TTHP:	 out STD_LOGIC;
		MS_ADDR_MOD_14_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_24_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_48_BIT:	 out STD_LOGIC);
end ALD_14_30_05_1_ADDRESS_MODIFICATION_FEATURE_ACC;

architecture behavioral of ALD_14_30_05_1_ADDRESS_MODIFICATION_FEATURE_ACC is 

	signal OUT_5A_P: STD_LOGIC;
	signal OUT_3A_P: STD_LOGIC;
	signal OUT_2A_F: STD_LOGIC;
	signal OUT_5B_P: STD_LOGIC;
	signal OUT_3B_P: STD_LOGIC;
	signal OUT_5C_L: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_3D_L: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_3E_P: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_3G_L: STD_LOGIC;
	signal OUT_3H_P: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;
	signal OUT_DOT_3H: STD_LOGIC;

begin

	OUT_5A_P <= NOT(MY_WRAP_AROUND_MODE OR MY_LOGIC_GATE_F_1 );
	OUT_3A_P <= NOT(OUT_5A_P OR MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_2_BIT );
	OUT_2A_F <= NOT(OUT_DOT_3A );
	OUT_5B_P <= NOT(MY_WRAP_AROUND_MODE OR MY_LOGIC_GATE_F_1 );
	OUT_3B_P <= NOT(MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT OR MY_MODIFY_BY_MINUS_ONE OR MY_1401_MODE_1 OR MY_LOGIC_GATE_E OR MY_MEM_AR_TTHP8B OR MY_MEM_AR_TTHP2B );
	OUT_5C_L <= NOT(MY_WRAP_AROUND_MODE OR MY_LOGIC_GATE_F_1 );
	OUT_3C_C <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_2C_G <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT OR MY_1401_MODE_1 OR '1' );
	OUT_3D_L <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_2D_R <= NOT(OUT_3B_P OR OUT_DOT_3D );
	OUT_3E_P <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_3F_P <= NOT(OUT_5B_P OR MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_2F_C <= NOT OUT_DOT_3F;
	OUT_3G_L <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_4_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_3H_P <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_2H_F <= NOT(OUT_2C_G OR OUT_DOT_3H );
	OUT_4I_C <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_DOT_3A <= OUT_3A_P OR OUT_3C_C;
	OUT_DOT_3D <= OUT_3D_L OR OUT_3E_P;
	OUT_DOT_3F <= OUT_3F_P OR OUT_3G_L;
	OUT_DOT_3H <= OUT_3H_P OR OUT_4I_C;

	MS_ADDR_MOD_04_BIT <= OUT_2A_F;
	PY_1401_INSERT_14_BIT <= OUT_3B_P;
	PY_BLOCK_TTHP <= OUT_5C_L;
	PY_1401_INSERT_48_BIT <= OUT_2C_G;
	MS_ADDR_MOD_14_BIT <= OUT_2D_R;
	MS_ADDR_MOD_24_BIT <= OUT_2F_C;
	MS_ADDR_MOD_48_BIT <= OUT_2H_F;


end;
