# compile vhdl design source files
vhdl xil_defaultlib  \
"timing_signal_generator_tb_func_synth.vhd" \
"../../../../../vga_test.srcs/sources_1/new/timing_signal_generator.vhd" \
"../../../../../vga_test.srcs/sim_1/new/timing_signal_generator_tb.vhd" \

# Do not sort compile order
nosort
