INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tjwin/Downloads/Lab4/Lab3_110550044/Lab3_110550044.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tjwin/Downloads/Lab4/Lab3_110550044/Lab3_110550044.srcs/sim_1/imports/Downloads/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/tjwin/Downloads/Lab4/Lab3_110550044/Lab3_110550044.srcs/sim_1/imports/Downloads/alu_tb.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tjwin/Downloads/Lab4/Lab3_110550044/Lab3_110550044.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
