--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FREQ_SEL<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |    1.000(R)|      SLOW  |    1.714(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |    1.377(R)|      SLOW  |    1.514(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |    1.468(R)|      SLOW  |    2.290(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |    0.300(R)|      FAST  |    2.127(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|    0.660(R)|      FAST  |    2.351(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|    0.877(R)|      FAST  |    2.300(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|    1.016(R)|      FAST  |    2.673(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|    0.181(R)|      FAST  |    2.671(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -0.431(R)|      FAST  |    2.524(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock FREQ_SEL<1>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |    0.880(R)|      FAST  |    1.678(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |    1.173(R)|      SLOW  |    1.478(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |    1.264(R)|      SLOW  |    2.254(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |    0.193(R)|      FAST  |    2.091(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|    0.553(R)|      FAST  |    2.315(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|    0.770(R)|      FAST  |    2.264(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|    0.909(R)|      FAST  |    2.637(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|    0.074(R)|      FAST  |    2.635(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -0.538(R)|      FAST  |    2.488(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock FREQ_SEL<2>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |    0.862(R)|      FAST  |    1.617(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |    1.232(R)|      SLOW  |    1.417(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |    1.323(R)|      SLOW  |    2.193(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |    0.175(R)|      FAST  |    2.030(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|    0.535(R)|      FAST  |    2.254(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|    0.752(R)|      FAST  |    2.203(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|    0.891(R)|      FAST  |    2.576(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|    0.056(R)|      FAST  |    2.574(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -0.556(R)|      FAST  |    2.427(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock USER_CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |    1.195(R)|      FAST  |    2.848(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |    1.469(R)|      FAST  |    2.648(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |    1.508(R)|      FAST  |    3.424(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |    0.508(R)|      FAST  |    3.261(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|    0.868(R)|      FAST  |    3.485(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|    1.085(R)|      FAST  |    3.434(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|    1.224(R)|      FAST  |    3.807(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|    0.389(R)|      FAST  |    3.805(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -0.223(R)|      FAST  |    3.658(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock FREQ_SEL<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    3.100|         |         |         |
FREQ_SEL<1>    |    3.100|         |         |         |
FREQ_SEL<2>    |    3.100|         |         |         |
USER_CLOCK     |    3.100|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREQ_SEL<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    3.100|         |         |         |
FREQ_SEL<1>    |    3.100|         |         |         |
FREQ_SEL<2>    |    3.100|         |         |         |
USER_CLOCK     |    3.100|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREQ_SEL<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    3.100|         |         |         |
FREQ_SEL<1>    |    3.100|         |         |         |
FREQ_SEL<2>    |    3.100|         |         |         |
USER_CLOCK     |    3.100|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    3.100|         |         |         |
FREQ_SEL<1>    |    3.100|         |         |         |
FREQ_SEL<2>    |    3.100|         |         |         |
USER_CLOCK     |    3.100|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 15:09:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



