/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* Rack */
#define Rack__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Rack__0__MASK 0x08u
#define Rack__0__PC CYREG_PRT2_PC3
#define Rack__0__PORT 2u
#define Rack__0__SHIFT 3u
#define Rack__AG CYREG_PRT2_AG
#define Rack__AMUX CYREG_PRT2_AMUX
#define Rack__BIE CYREG_PRT2_BIE
#define Rack__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rack__BYP CYREG_PRT2_BYP
#define Rack__CTL CYREG_PRT2_CTL
#define Rack__DM0 CYREG_PRT2_DM0
#define Rack__DM1 CYREG_PRT2_DM1
#define Rack__DM2 CYREG_PRT2_DM2
#define Rack__DR CYREG_PRT2_DR
#define Rack__INP_DIS CYREG_PRT2_INP_DIS
#define Rack__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rack__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rack__LCD_EN CYREG_PRT2_LCD_EN
#define Rack__MASK 0x08u
#define Rack__PORT 2u
#define Rack__PRT CYREG_PRT2_PRT
#define Rack__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rack__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rack__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rack__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rack__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rack__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rack__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rack__PS CYREG_PRT2_PS
#define Rack__SHIFT 3u
#define Rack__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x05u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x20u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x20u

/* clk1 */
#define clk1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clk1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clk1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clk1__CFG2_SRC_SEL_MASK 0x07u
#define clk1__INDEX 0x01u
#define clk1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk1__PM_ACT_MSK 0x02u
#define clk1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk1__PM_STBY_MSK 0x02u

/* clk2 */
#define clk2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define clk2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define clk2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define clk2__CFG2_SRC_SEL_MASK 0x07u
#define clk2__INDEX 0x00u
#define clk2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk2__PM_ACT_MSK 0x01u
#define clk2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk2__PM_STBY_MSK 0x01u

/* clk3 */
#define clk3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define clk3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define clk3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define clk3__CFG2_SRC_SEL_MASK 0x07u
#define clk3__INDEX 0x02u
#define clk3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk3__PM_ACT_MSK 0x04u
#define clk3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk3__PM_STBY_MSK 0x04u

/* clk4 */
#define clk4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define clk4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define clk4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define clk4__CFG2_SRC_SEL_MASK 0x07u
#define clk4__INDEX 0x04u
#define clk4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk4__PM_ACT_MSK 0x10u
#define clk4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk4__PM_STBY_MSK 0x10u

/* clk5 */
#define clk5__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define clk5__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define clk5__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define clk5__CFG2_SRC_SEL_MASK 0x07u
#define clk5__INDEX 0x06u
#define clk5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk5__PM_ACT_MSK 0x40u
#define clk5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk5__PM_STBY_MSK 0x40u

/* clk6 */
#define clk6__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define clk6__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define clk6__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define clk6__CFG2_SRC_SEL_MASK 0x07u
#define clk6__INDEX 0x03u
#define clk6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk6__PM_ACT_MSK 0x08u
#define clk6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk6__PM_STBY_MSK 0x08u

/* clk7 */
#define clk7__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define clk7__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define clk7__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define clk7__CFG2_SRC_SEL_MASK 0x07u
#define clk7__INDEX 0x07u
#define clk7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clk7__PM_ACT_MSK 0x80u
#define clk7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clk7__PM_STBY_MSK 0x80u

/* PWM_L */
#define PWM_L__0__INTTYPE CYREG_PICU1_INTTYPE2
#define PWM_L__0__MASK 0x04u
#define PWM_L__0__PC CYREG_PRT1_PC2
#define PWM_L__0__PORT 1u
#define PWM_L__0__SHIFT 2u
#define PWM_L__AG CYREG_PRT1_AG
#define PWM_L__AMUX CYREG_PRT1_AMUX
#define PWM_L__BIE CYREG_PRT1_BIE
#define PWM_L__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_L__BYP CYREG_PRT1_BYP
#define PWM_L__CTL CYREG_PRT1_CTL
#define PWM_L__DM0 CYREG_PRT1_DM0
#define PWM_L__DM1 CYREG_PRT1_DM1
#define PWM_L__DM2 CYREG_PRT1_DM2
#define PWM_L__DR CYREG_PRT1_DR
#define PWM_L__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_L__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_L__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_L__MASK 0x04u
#define PWM_L__PORT 1u
#define PWM_L__PRT CYREG_PRT1_PRT
#define PWM_L__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_L__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_L__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_L__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_L__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_L__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_L__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_L__PS CYREG_PRT1_PS
#define PWM_L__SHIFT 2u
#define PWM_L__SLW CYREG_PRT1_SLW

/* PWM_R */
#define PWM_R__0__INTTYPE CYREG_PICU3_INTTYPE7
#define PWM_R__0__MASK 0x80u
#define PWM_R__0__PC CYREG_PRT3_PC7
#define PWM_R__0__PORT 3u
#define PWM_R__0__SHIFT 7u
#define PWM_R__AG CYREG_PRT3_AG
#define PWM_R__AMUX CYREG_PRT3_AMUX
#define PWM_R__BIE CYREG_PRT3_BIE
#define PWM_R__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_R__BYP CYREG_PRT3_BYP
#define PWM_R__CTL CYREG_PRT3_CTL
#define PWM_R__DM0 CYREG_PRT3_DM0
#define PWM_R__DM1 CYREG_PRT3_DM1
#define PWM_R__DM2 CYREG_PRT3_DM2
#define PWM_R__DR CYREG_PRT3_DR
#define PWM_R__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PWM_R__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_R__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_R__MASK 0x80u
#define PWM_R__PORT 3u
#define PWM_R__PRT CYREG_PRT3_PRT
#define PWM_R__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_R__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_R__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_R__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_R__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_R__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_R__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_R__PS CYREG_PRT3_PS
#define PWM_R__SHIFT 7u
#define PWM_R__SLW CYREG_PRT3_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x04u
#define isr_1__INTC_NUMBER 2u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x08u
#define isr_2__INTC_NUMBER 3u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x10u
#define isr_3__INTC_NUMBER 4u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x20u
#define isr_4__INTC_NUMBER 5u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_5 */
#define isr_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_5__INTC_MASK 0x40u
#define isr_5__INTC_NUMBER 6u
#define isr_5__INTC_PRIOR_NUM 7u
#define isr_5__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_6 */
#define isr_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_6__INTC_MASK 0x80u
#define isr_6__INTC_NUMBER 7u
#define isr_6__INTC_PRIOR_NUM 7u
#define isr_6__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IR_Out */
#define IR_Out__0__INTTYPE CYREG_PICU2_INTTYPE0
#define IR_Out__0__MASK 0x01u
#define IR_Out__0__PC CYREG_PRT2_PC0
#define IR_Out__0__PORT 2u
#define IR_Out__0__SHIFT 0u
#define IR_Out__AG CYREG_PRT2_AG
#define IR_Out__AMUX CYREG_PRT2_AMUX
#define IR_Out__BIE CYREG_PRT2_BIE
#define IR_Out__BIT_MASK CYREG_PRT2_BIT_MASK
#define IR_Out__BYP CYREG_PRT2_BYP
#define IR_Out__CTL CYREG_PRT2_CTL
#define IR_Out__DM0 CYREG_PRT2_DM0
#define IR_Out__DM1 CYREG_PRT2_DM1
#define IR_Out__DM2 CYREG_PRT2_DM2
#define IR_Out__DR CYREG_PRT2_DR
#define IR_Out__INP_DIS CYREG_PRT2_INP_DIS
#define IR_Out__INTSTAT CYREG_PICU2_INTSTAT
#define IR_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define IR_Out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define IR_Out__LCD_EN CYREG_PRT2_LCD_EN
#define IR_Out__MASK 0x01u
#define IR_Out__PORT 2u
#define IR_Out__PRT CYREG_PRT2_PRT
#define IR_Out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define IR_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define IR_Out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define IR_Out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define IR_Out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define IR_Out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define IR_Out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define IR_Out__PS CYREG_PRT2_PS
#define IR_Out__SHIFT 0u
#define IR_Out__SLW CYREG_PRT2_SLW
#define IR_Out__SNAP CYREG_PICU2_SNAP

/* Flicker */
#define Flicker__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Flicker__0__MASK 0x80u
#define Flicker__0__PC CYREG_PRT0_PC7
#define Flicker__0__PORT 0u
#define Flicker__0__SHIFT 7u
#define Flicker__AG CYREG_PRT0_AG
#define Flicker__AMUX CYREG_PRT0_AMUX
#define Flicker__BIE CYREG_PRT0_BIE
#define Flicker__BIT_MASK CYREG_PRT0_BIT_MASK
#define Flicker__BYP CYREG_PRT0_BYP
#define Flicker__CTL CYREG_PRT0_CTL
#define Flicker__DM0 CYREG_PRT0_DM0
#define Flicker__DM1 CYREG_PRT0_DM1
#define Flicker__DM2 CYREG_PRT0_DM2
#define Flicker__DR CYREG_PRT0_DR
#define Flicker__INP_DIS CYREG_PRT0_INP_DIS
#define Flicker__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Flicker__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Flicker__LCD_EN CYREG_PRT0_LCD_EN
#define Flicker__MASK 0x80u
#define Flicker__PORT 0u
#define Flicker__PRT CYREG_PRT0_PRT
#define Flicker__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Flicker__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Flicker__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Flicker__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Flicker__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Flicker__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Flicker__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Flicker__PS CYREG_PRT0_PS
#define Flicker__SHIFT 7u
#define Flicker__SLW CYREG_PRT0_SLW
#define Flicker_Servo_PWMHW__CAP0 CYREG_TMR0_CAP0
#define Flicker_Servo_PWMHW__CAP1 CYREG_TMR0_CAP1
#define Flicker_Servo_PWMHW__CFG0 CYREG_TMR0_CFG0
#define Flicker_Servo_PWMHW__CFG1 CYREG_TMR0_CFG1
#define Flicker_Servo_PWMHW__CFG2 CYREG_TMR0_CFG2
#define Flicker_Servo_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Flicker_Servo_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Flicker_Servo_PWMHW__PER0 CYREG_TMR0_PER0
#define Flicker_Servo_PWMHW__PER1 CYREG_TMR0_PER1
#define Flicker_Servo_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Flicker_Servo_PWMHW__PM_ACT_MSK 0x01u
#define Flicker_Servo_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Flicker_Servo_PWMHW__PM_STBY_MSK 0x01u
#define Flicker_Servo_PWMHW__RT0 CYREG_TMR0_RT0
#define Flicker_Servo_PWMHW__RT1 CYREG_TMR0_RT1
#define Flicker_Servo_PWMHW__SR0 CYREG_TMR0_SR0

/* Gripper */
#define Gripper__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Gripper__0__MASK 0x40u
#define Gripper__0__PC CYREG_PRT0_PC6
#define Gripper__0__PORT 0u
#define Gripper__0__SHIFT 6u
#define Gripper__AG CYREG_PRT0_AG
#define Gripper__AMUX CYREG_PRT0_AMUX
#define Gripper__BIE CYREG_PRT0_BIE
#define Gripper__BIT_MASK CYREG_PRT0_BIT_MASK
#define Gripper__BYP CYREG_PRT0_BYP
#define Gripper__CTL CYREG_PRT0_CTL
#define Gripper__DM0 CYREG_PRT0_DM0
#define Gripper__DM1 CYREG_PRT0_DM1
#define Gripper__DM2 CYREG_PRT0_DM2
#define Gripper__DR CYREG_PRT0_DR
#define Gripper__INP_DIS CYREG_PRT0_INP_DIS
#define Gripper__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Gripper__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Gripper__LCD_EN CYREG_PRT0_LCD_EN
#define Gripper__MASK 0x40u
#define Gripper__PORT 0u
#define Gripper__PRT CYREG_PRT0_PRT
#define Gripper__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Gripper__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Gripper__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Gripper__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Gripper__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Gripper__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Gripper__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Gripper__PS CYREG_PRT0_PS
#define Gripper__SHIFT 6u
#define Gripper__SLW CYREG_PRT0_SLW

/* RED_LED */
#define RED_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define RED_LED__0__MASK 0x02u
#define RED_LED__0__PC CYREG_PRT2_PC1
#define RED_LED__0__PORT 2u
#define RED_LED__0__SHIFT 1u
#define RED_LED__AG CYREG_PRT2_AG
#define RED_LED__AMUX CYREG_PRT2_AMUX
#define RED_LED__BIE CYREG_PRT2_BIE
#define RED_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define RED_LED__BYP CYREG_PRT2_BYP
#define RED_LED__CTL CYREG_PRT2_CTL
#define RED_LED__DM0 CYREG_PRT2_DM0
#define RED_LED__DM1 CYREG_PRT2_DM1
#define RED_LED__DM2 CYREG_PRT2_DM2
#define RED_LED__DR CYREG_PRT2_DR
#define RED_LED__INP_DIS CYREG_PRT2_INP_DIS
#define RED_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RED_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RED_LED__LCD_EN CYREG_PRT2_LCD_EN
#define RED_LED__MASK 0x02u
#define RED_LED__PORT 2u
#define RED_LED__PRT CYREG_PRT2_PRT
#define RED_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RED_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RED_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RED_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RED_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RED_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RED_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RED_LED__PS CYREG_PRT2_PS
#define RED_LED__SHIFT 1u
#define RED_LED__SLW CYREG_PRT2_SLW

/* S1_Echo */
#define S1_Echo__0__INTTYPE CYREG_PICU2_INTTYPE4
#define S1_Echo__0__MASK 0x10u
#define S1_Echo__0__PC CYREG_PRT2_PC4
#define S1_Echo__0__PORT 2u
#define S1_Echo__0__SHIFT 4u
#define S1_Echo__AG CYREG_PRT2_AG
#define S1_Echo__AMUX CYREG_PRT2_AMUX
#define S1_Echo__BIE CYREG_PRT2_BIE
#define S1_Echo__BIT_MASK CYREG_PRT2_BIT_MASK
#define S1_Echo__BYP CYREG_PRT2_BYP
#define S1_Echo__CTL CYREG_PRT2_CTL
#define S1_Echo__DM0 CYREG_PRT2_DM0
#define S1_Echo__DM1 CYREG_PRT2_DM1
#define S1_Echo__DM2 CYREG_PRT2_DM2
#define S1_Echo__DR CYREG_PRT2_DR
#define S1_Echo__INP_DIS CYREG_PRT2_INP_DIS
#define S1_Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S1_Echo__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S1_Echo__LCD_EN CYREG_PRT2_LCD_EN
#define S1_Echo__MASK 0x10u
#define S1_Echo__PORT 2u
#define S1_Echo__PRT CYREG_PRT2_PRT
#define S1_Echo__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S1_Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S1_Echo__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S1_Echo__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S1_Echo__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S1_Echo__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S1_Echo__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S1_Echo__PS CYREG_PRT2_PS
#define S1_Echo__SHIFT 4u
#define S1_Echo__SLW CYREG_PRT2_SLW

/* S2_Echo */
#define S2_Echo__0__INTTYPE CYREG_PICU15_INTTYPE2
#define S2_Echo__0__MASK 0x04u
#define S2_Echo__0__PC CYREG_IO_PC_PRT15_PC2
#define S2_Echo__0__PORT 15u
#define S2_Echo__0__SHIFT 2u
#define S2_Echo__AG CYREG_PRT15_AG
#define S2_Echo__AMUX CYREG_PRT15_AMUX
#define S2_Echo__BIE CYREG_PRT15_BIE
#define S2_Echo__BIT_MASK CYREG_PRT15_BIT_MASK
#define S2_Echo__BYP CYREG_PRT15_BYP
#define S2_Echo__CTL CYREG_PRT15_CTL
#define S2_Echo__DM0 CYREG_PRT15_DM0
#define S2_Echo__DM1 CYREG_PRT15_DM1
#define S2_Echo__DM2 CYREG_PRT15_DM2
#define S2_Echo__DR CYREG_PRT15_DR
#define S2_Echo__INP_DIS CYREG_PRT15_INP_DIS
#define S2_Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define S2_Echo__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define S2_Echo__LCD_EN CYREG_PRT15_LCD_EN
#define S2_Echo__MASK 0x04u
#define S2_Echo__PORT 15u
#define S2_Echo__PRT CYREG_PRT15_PRT
#define S2_Echo__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define S2_Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define S2_Echo__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define S2_Echo__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define S2_Echo__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define S2_Echo__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define S2_Echo__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define S2_Echo__PS CYREG_PRT15_PS
#define S2_Echo__SHIFT 2u
#define S2_Echo__SLW CYREG_PRT15_SLW

/* S3_Echo */
#define S3_Echo__0__INTTYPE CYREG_PICU15_INTTYPE0
#define S3_Echo__0__MASK 0x01u
#define S3_Echo__0__PC CYREG_IO_PC_PRT15_PC0
#define S3_Echo__0__PORT 15u
#define S3_Echo__0__SHIFT 0u
#define S3_Echo__AG CYREG_PRT15_AG
#define S3_Echo__AMUX CYREG_PRT15_AMUX
#define S3_Echo__BIE CYREG_PRT15_BIE
#define S3_Echo__BIT_MASK CYREG_PRT15_BIT_MASK
#define S3_Echo__BYP CYREG_PRT15_BYP
#define S3_Echo__CTL CYREG_PRT15_CTL
#define S3_Echo__DM0 CYREG_PRT15_DM0
#define S3_Echo__DM1 CYREG_PRT15_DM1
#define S3_Echo__DM2 CYREG_PRT15_DM2
#define S3_Echo__DR CYREG_PRT15_DR
#define S3_Echo__INP_DIS CYREG_PRT15_INP_DIS
#define S3_Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define S3_Echo__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define S3_Echo__LCD_EN CYREG_PRT15_LCD_EN
#define S3_Echo__MASK 0x01u
#define S3_Echo__PORT 15u
#define S3_Echo__PRT CYREG_PRT15_PRT
#define S3_Echo__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define S3_Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define S3_Echo__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define S3_Echo__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define S3_Echo__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define S3_Echo__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define S3_Echo__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define S3_Echo__PS CYREG_PRT15_PS
#define S3_Echo__SHIFT 0u
#define S3_Echo__SLW CYREG_PRT15_SLW

/* S4_Echo */
#define S4_Echo__0__INTTYPE CYREG_PICU1_INTTYPE5
#define S4_Echo__0__MASK 0x20u
#define S4_Echo__0__PC CYREG_PRT1_PC5
#define S4_Echo__0__PORT 1u
#define S4_Echo__0__SHIFT 5u
#define S4_Echo__AG CYREG_PRT1_AG
#define S4_Echo__AMUX CYREG_PRT1_AMUX
#define S4_Echo__BIE CYREG_PRT1_BIE
#define S4_Echo__BIT_MASK CYREG_PRT1_BIT_MASK
#define S4_Echo__BYP CYREG_PRT1_BYP
#define S4_Echo__CTL CYREG_PRT1_CTL
#define S4_Echo__DM0 CYREG_PRT1_DM0
#define S4_Echo__DM1 CYREG_PRT1_DM1
#define S4_Echo__DM2 CYREG_PRT1_DM2
#define S4_Echo__DR CYREG_PRT1_DR
#define S4_Echo__INP_DIS CYREG_PRT1_INP_DIS
#define S4_Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S4_Echo__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S4_Echo__LCD_EN CYREG_PRT1_LCD_EN
#define S4_Echo__MASK 0x20u
#define S4_Echo__PORT 1u
#define S4_Echo__PRT CYREG_PRT1_PRT
#define S4_Echo__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S4_Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S4_Echo__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S4_Echo__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S4_Echo__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S4_Echo__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S4_Echo__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S4_Echo__PS CYREG_PRT1_PS
#define S4_Echo__SHIFT 5u
#define S4_Echo__SLW CYREG_PRT1_SLW

/* BLUE_LED */
#define BLUE_LED__0__INTTYPE CYREG_PICU15_INTTYPE4
#define BLUE_LED__0__MASK 0x10u
#define BLUE_LED__0__PC CYREG_IO_PC_PRT15_PC4
#define BLUE_LED__0__PORT 15u
#define BLUE_LED__0__SHIFT 4u
#define BLUE_LED__AG CYREG_PRT15_AG
#define BLUE_LED__AMUX CYREG_PRT15_AMUX
#define BLUE_LED__BIE CYREG_PRT15_BIE
#define BLUE_LED__BIT_MASK CYREG_PRT15_BIT_MASK
#define BLUE_LED__BYP CYREG_PRT15_BYP
#define BLUE_LED__CTL CYREG_PRT15_CTL
#define BLUE_LED__DM0 CYREG_PRT15_DM0
#define BLUE_LED__DM1 CYREG_PRT15_DM1
#define BLUE_LED__DM2 CYREG_PRT15_DM2
#define BLUE_LED__DR CYREG_PRT15_DR
#define BLUE_LED__INP_DIS CYREG_PRT15_INP_DIS
#define BLUE_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define BLUE_LED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define BLUE_LED__LCD_EN CYREG_PRT15_LCD_EN
#define BLUE_LED__MASK 0x10u
#define BLUE_LED__PORT 15u
#define BLUE_LED__PRT CYREG_PRT15_PRT
#define BLUE_LED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define BLUE_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define BLUE_LED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define BLUE_LED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define BLUE_LED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define BLUE_LED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define BLUE_LED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define BLUE_LED__PS CYREG_PRT15_PS
#define BLUE_LED__SHIFT 4u
#define BLUE_LED__SLW CYREG_PRT15_SLW

/* Color_S0 */
#define Color_S0__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Color_S0__0__MASK 0x20u
#define Color_S0__0__PC CYREG_PRT0_PC5
#define Color_S0__0__PORT 0u
#define Color_S0__0__SHIFT 5u
#define Color_S0__AG CYREG_PRT0_AG
#define Color_S0__AMUX CYREG_PRT0_AMUX
#define Color_S0__BIE CYREG_PRT0_BIE
#define Color_S0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_S0__BYP CYREG_PRT0_BYP
#define Color_S0__CTL CYREG_PRT0_CTL
#define Color_S0__DM0 CYREG_PRT0_DM0
#define Color_S0__DM1 CYREG_PRT0_DM1
#define Color_S0__DM2 CYREG_PRT0_DM2
#define Color_S0__DR CYREG_PRT0_DR
#define Color_S0__INP_DIS CYREG_PRT0_INP_DIS
#define Color_S0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_S0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_S0__LCD_EN CYREG_PRT0_LCD_EN
#define Color_S0__MASK 0x20u
#define Color_S0__PORT 0u
#define Color_S0__PRT CYREG_PRT0_PRT
#define Color_S0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_S0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_S0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_S0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_S0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_S0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_S0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_S0__PS CYREG_PRT0_PS
#define Color_S0__SHIFT 5u
#define Color_S0__SLW CYREG_PRT0_SLW

/* Color_S1 */
#define Color_S1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Color_S1__0__MASK 0x08u
#define Color_S1__0__PC CYREG_PRT0_PC3
#define Color_S1__0__PORT 0u
#define Color_S1__0__SHIFT 3u
#define Color_S1__AG CYREG_PRT0_AG
#define Color_S1__AMUX CYREG_PRT0_AMUX
#define Color_S1__BIE CYREG_PRT0_BIE
#define Color_S1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_S1__BYP CYREG_PRT0_BYP
#define Color_S1__CTL CYREG_PRT0_CTL
#define Color_S1__DM0 CYREG_PRT0_DM0
#define Color_S1__DM1 CYREG_PRT0_DM1
#define Color_S1__DM2 CYREG_PRT0_DM2
#define Color_S1__DR CYREG_PRT0_DR
#define Color_S1__INP_DIS CYREG_PRT0_INP_DIS
#define Color_S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_S1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_S1__LCD_EN CYREG_PRT0_LCD_EN
#define Color_S1__MASK 0x08u
#define Color_S1__PORT 0u
#define Color_S1__PRT CYREG_PRT0_PRT
#define Color_S1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_S1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_S1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_S1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_S1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_S1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_S1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_S1__PS CYREG_PRT0_PS
#define Color_S1__SHIFT 3u
#define Color_S1__SLW CYREG_PRT0_SLW

/* Color_S2 */
#define Color_S2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Color_S2__0__MASK 0x01u
#define Color_S2__0__PC CYREG_PRT0_PC0
#define Color_S2__0__PORT 0u
#define Color_S2__0__SHIFT 0u
#define Color_S2__AG CYREG_PRT0_AG
#define Color_S2__AMUX CYREG_PRT0_AMUX
#define Color_S2__BIE CYREG_PRT0_BIE
#define Color_S2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_S2__BYP CYREG_PRT0_BYP
#define Color_S2__CTL CYREG_PRT0_CTL
#define Color_S2__DM0 CYREG_PRT0_DM0
#define Color_S2__DM1 CYREG_PRT0_DM1
#define Color_S2__DM2 CYREG_PRT0_DM2
#define Color_S2__DR CYREG_PRT0_DR
#define Color_S2__INP_DIS CYREG_PRT0_INP_DIS
#define Color_S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_S2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_S2__LCD_EN CYREG_PRT0_LCD_EN
#define Color_S2__MASK 0x01u
#define Color_S2__PORT 0u
#define Color_S2__PRT CYREG_PRT0_PRT
#define Color_S2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_S2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_S2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_S2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_S2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_S2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_S2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_S2__PS CYREG_PRT0_PS
#define Color_S2__SHIFT 0u
#define Color_S2__SLW CYREG_PRT0_SLW

/* Color_S3 */
#define Color_S3__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Color_S3__0__MASK 0x02u
#define Color_S3__0__PC CYREG_PRT0_PC1
#define Color_S3__0__PORT 0u
#define Color_S3__0__SHIFT 1u
#define Color_S3__AG CYREG_PRT0_AG
#define Color_S3__AMUX CYREG_PRT0_AMUX
#define Color_S3__BIE CYREG_PRT0_BIE
#define Color_S3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_S3__BYP CYREG_PRT0_BYP
#define Color_S3__CTL CYREG_PRT0_CTL
#define Color_S3__DM0 CYREG_PRT0_DM0
#define Color_S3__DM1 CYREG_PRT0_DM1
#define Color_S3__DM2 CYREG_PRT0_DM2
#define Color_S3__DR CYREG_PRT0_DR
#define Color_S3__INP_DIS CYREG_PRT0_INP_DIS
#define Color_S3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_S3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_S3__LCD_EN CYREG_PRT0_LCD_EN
#define Color_S3__MASK 0x02u
#define Color_S3__PORT 0u
#define Color_S3__PRT CYREG_PRT0_PRT
#define Color_S3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_S3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_S3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_S3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_S3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_S3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_S3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_S3__PS CYREG_PRT0_PS
#define Color_S3__SHIFT 1u
#define Color_S3__SLW CYREG_PRT0_SLW

/* Forwad_R */
#define Forwad_R__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Forwad_R__0__MASK 0x40u
#define Forwad_R__0__PC CYREG_PRT2_PC6
#define Forwad_R__0__PORT 2u
#define Forwad_R__0__SHIFT 6u
#define Forwad_R__AG CYREG_PRT2_AG
#define Forwad_R__AMUX CYREG_PRT2_AMUX
#define Forwad_R__BIE CYREG_PRT2_BIE
#define Forwad_R__BIT_MASK CYREG_PRT2_BIT_MASK
#define Forwad_R__BYP CYREG_PRT2_BYP
#define Forwad_R__CTL CYREG_PRT2_CTL
#define Forwad_R__DM0 CYREG_PRT2_DM0
#define Forwad_R__DM1 CYREG_PRT2_DM1
#define Forwad_R__DM2 CYREG_PRT2_DM2
#define Forwad_R__DR CYREG_PRT2_DR
#define Forwad_R__INP_DIS CYREG_PRT2_INP_DIS
#define Forwad_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Forwad_R__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Forwad_R__LCD_EN CYREG_PRT2_LCD_EN
#define Forwad_R__MASK 0x40u
#define Forwad_R__PORT 2u
#define Forwad_R__PRT CYREG_PRT2_PRT
#define Forwad_R__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Forwad_R__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Forwad_R__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Forwad_R__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Forwad_R__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Forwad_R__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Forwad_R__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Forwad_R__PS CYREG_PRT2_PS
#define Forwad_R__SHIFT 6u
#define Forwad_R__SLW CYREG_PRT2_SLW

/* PhaseA_L */
#define PhaseA_L__0__INTTYPE CYREG_PICU1_INTTYPE7
#define PhaseA_L__0__MASK 0x80u
#define PhaseA_L__0__PC CYREG_PRT1_PC7
#define PhaseA_L__0__PORT 1u
#define PhaseA_L__0__SHIFT 7u
#define PhaseA_L__AG CYREG_PRT1_AG
#define PhaseA_L__AMUX CYREG_PRT1_AMUX
#define PhaseA_L__BIE CYREG_PRT1_BIE
#define PhaseA_L__BIT_MASK CYREG_PRT1_BIT_MASK
#define PhaseA_L__BYP CYREG_PRT1_BYP
#define PhaseA_L__CTL CYREG_PRT1_CTL
#define PhaseA_L__DM0 CYREG_PRT1_DM0
#define PhaseA_L__DM1 CYREG_PRT1_DM1
#define PhaseA_L__DM2 CYREG_PRT1_DM2
#define PhaseA_L__DR CYREG_PRT1_DR
#define PhaseA_L__INP_DIS CYREG_PRT1_INP_DIS
#define PhaseA_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PhaseA_L__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PhaseA_L__LCD_EN CYREG_PRT1_LCD_EN
#define PhaseA_L__MASK 0x80u
#define PhaseA_L__PORT 1u
#define PhaseA_L__PRT CYREG_PRT1_PRT
#define PhaseA_L__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PhaseA_L__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PhaseA_L__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PhaseA_L__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PhaseA_L__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PhaseA_L__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PhaseA_L__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PhaseA_L__PS CYREG_PRT1_PS
#define PhaseA_L__SHIFT 7u
#define PhaseA_L__SLW CYREG_PRT1_SLW

/* PhaseA_R */
#define PhaseA_R__0__INTTYPE CYREG_PICU3_INTTYPE4
#define PhaseA_R__0__MASK 0x10u
#define PhaseA_R__0__PC CYREG_PRT3_PC4
#define PhaseA_R__0__PORT 3u
#define PhaseA_R__0__SHIFT 4u
#define PhaseA_R__AG CYREG_PRT3_AG
#define PhaseA_R__AMUX CYREG_PRT3_AMUX
#define PhaseA_R__BIE CYREG_PRT3_BIE
#define PhaseA_R__BIT_MASK CYREG_PRT3_BIT_MASK
#define PhaseA_R__BYP CYREG_PRT3_BYP
#define PhaseA_R__CTL CYREG_PRT3_CTL
#define PhaseA_R__DM0 CYREG_PRT3_DM0
#define PhaseA_R__DM1 CYREG_PRT3_DM1
#define PhaseA_R__DM2 CYREG_PRT3_DM2
#define PhaseA_R__DR CYREG_PRT3_DR
#define PhaseA_R__INP_DIS CYREG_PRT3_INP_DIS
#define PhaseA_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PhaseA_R__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PhaseA_R__LCD_EN CYREG_PRT3_LCD_EN
#define PhaseA_R__MASK 0x10u
#define PhaseA_R__PORT 3u
#define PhaseA_R__PRT CYREG_PRT3_PRT
#define PhaseA_R__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PhaseA_R__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PhaseA_R__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PhaseA_R__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PhaseA_R__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PhaseA_R__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PhaseA_R__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PhaseA_R__PS CYREG_PRT3_PS
#define PhaseA_R__SHIFT 4u
#define PhaseA_R__SLW CYREG_PRT3_SLW

/* PhaseB_L */
#define PhaseB_L__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PhaseB_L__0__MASK 0x40u
#define PhaseB_L__0__PC CYREG_PRT1_PC6
#define PhaseB_L__0__PORT 1u
#define PhaseB_L__0__SHIFT 6u
#define PhaseB_L__AG CYREG_PRT1_AG
#define PhaseB_L__AMUX CYREG_PRT1_AMUX
#define PhaseB_L__BIE CYREG_PRT1_BIE
#define PhaseB_L__BIT_MASK CYREG_PRT1_BIT_MASK
#define PhaseB_L__BYP CYREG_PRT1_BYP
#define PhaseB_L__CTL CYREG_PRT1_CTL
#define PhaseB_L__DM0 CYREG_PRT1_DM0
#define PhaseB_L__DM1 CYREG_PRT1_DM1
#define PhaseB_L__DM2 CYREG_PRT1_DM2
#define PhaseB_L__DR CYREG_PRT1_DR
#define PhaseB_L__INP_DIS CYREG_PRT1_INP_DIS
#define PhaseB_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PhaseB_L__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PhaseB_L__LCD_EN CYREG_PRT1_LCD_EN
#define PhaseB_L__MASK 0x40u
#define PhaseB_L__PORT 1u
#define PhaseB_L__PRT CYREG_PRT1_PRT
#define PhaseB_L__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PhaseB_L__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PhaseB_L__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PhaseB_L__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PhaseB_L__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PhaseB_L__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PhaseB_L__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PhaseB_L__PS CYREG_PRT1_PS
#define PhaseB_L__SHIFT 6u
#define PhaseB_L__SLW CYREG_PRT1_SLW

/* PhaseB_R */
#define PhaseB_R__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PhaseB_R__0__MASK 0x20u
#define PhaseB_R__0__PC CYREG_PRT3_PC5
#define PhaseB_R__0__PORT 3u
#define PhaseB_R__0__SHIFT 5u
#define PhaseB_R__AG CYREG_PRT3_AG
#define PhaseB_R__AMUX CYREG_PRT3_AMUX
#define PhaseB_R__BIE CYREG_PRT3_BIE
#define PhaseB_R__BIT_MASK CYREG_PRT3_BIT_MASK
#define PhaseB_R__BYP CYREG_PRT3_BYP
#define PhaseB_R__CTL CYREG_PRT3_CTL
#define PhaseB_R__DM0 CYREG_PRT3_DM0
#define PhaseB_R__DM1 CYREG_PRT3_DM1
#define PhaseB_R__DM2 CYREG_PRT3_DM2
#define PhaseB_R__DR CYREG_PRT3_DR
#define PhaseB_R__INP_DIS CYREG_PRT3_INP_DIS
#define PhaseB_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PhaseB_R__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PhaseB_R__LCD_EN CYREG_PRT3_LCD_EN
#define PhaseB_R__MASK 0x20u
#define PhaseB_R__PORT 3u
#define PhaseB_R__PRT CYREG_PRT3_PRT
#define PhaseB_R__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PhaseB_R__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PhaseB_R__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PhaseB_R__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PhaseB_R__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PhaseB_R__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PhaseB_R__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PhaseB_R__PS CYREG_PRT3_PS
#define PhaseB_R__SHIFT 5u
#define PhaseB_R__SLW CYREG_PRT3_SLW

/* S1_Timer */
#define S1_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define S1_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define S1_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define S1_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define S1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define S1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define S1_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define S1_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define S1_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define S1_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define S1_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define S1_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define S1_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define S1_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define S1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define S1_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define S1_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define S1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define S1_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define S1_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define S1_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define S1_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define S1_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define S1_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* S2_Timer */
#define S2_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define S2_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define S2_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define S2_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define S2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define S2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define S2_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define S2_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define S2_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define S2_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define S2_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define S2_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define S2_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define S2_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define S2_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define S2_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define S2_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define S2_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define S2_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define S2_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1

/* S3_Timer */
#define S3_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define S3_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define S3_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define S3_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define S3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define S3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define S3_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define S3_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define S3_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define S3_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define S3_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define S3_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define S3_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define S3_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define S3_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define S3_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define S3_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define S3_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* S4_Timer */
#define S4_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define S4_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define S4_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define S4_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define S4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define S4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define S4_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define S4_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define S4_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define S4_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define S4_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define S4_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define S4_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define S4_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define S4_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define S4_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define S4_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define S4_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define S4_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define S4_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define S4_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define S4_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define S4_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define S4_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* Color_LED */
#define Color_LED__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Color_LED__0__MASK 0x10u
#define Color_LED__0__PC CYREG_PRT0_PC4
#define Color_LED__0__PORT 0u
#define Color_LED__0__SHIFT 4u
#define Color_LED__AG CYREG_PRT0_AG
#define Color_LED__AMUX CYREG_PRT0_AMUX
#define Color_LED__BIE CYREG_PRT0_BIE
#define Color_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Color_LED__BYP CYREG_PRT0_BYP
#define Color_LED__CTL CYREG_PRT0_CTL
#define Color_LED__DM0 CYREG_PRT0_DM0
#define Color_LED__DM1 CYREG_PRT0_DM1
#define Color_LED__DM2 CYREG_PRT0_DM2
#define Color_LED__DR CYREG_PRT0_DR
#define Color_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Color_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Color_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Color_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Color_LED__MASK 0x10u
#define Color_LED__PORT 0u
#define Color_LED__PRT CYREG_PRT0_PRT
#define Color_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Color_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Color_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Color_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Color_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Color_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Color_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Color_LED__PS CYREG_PRT0_PS
#define Color_LED__SHIFT 4u
#define Color_LED__SLW CYREG_PRT0_SLW

/* Forward_L */
#define Forward_L__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Forward_L__0__MASK 0x10u
#define Forward_L__0__PC CYREG_PRT12_PC4
#define Forward_L__0__PORT 12u
#define Forward_L__0__SHIFT 4u
#define Forward_L__AG CYREG_PRT12_AG
#define Forward_L__BIE CYREG_PRT12_BIE
#define Forward_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define Forward_L__BYP CYREG_PRT12_BYP
#define Forward_L__DM0 CYREG_PRT12_DM0
#define Forward_L__DM1 CYREG_PRT12_DM1
#define Forward_L__DM2 CYREG_PRT12_DM2
#define Forward_L__DR CYREG_PRT12_DR
#define Forward_L__INP_DIS CYREG_PRT12_INP_DIS
#define Forward_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Forward_L__MASK 0x10u
#define Forward_L__PORT 12u
#define Forward_L__PRT CYREG_PRT12_PRT
#define Forward_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Forward_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Forward_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Forward_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Forward_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Forward_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Forward_L__PS CYREG_PRT12_PS
#define Forward_L__SHIFT 4u
#define Forward_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define Forward_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Forward_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Forward_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Forward_L__SLW CYREG_PRT12_SLW

/* GREEN_LED */
#define GREEN_LED__0__INTTYPE CYREG_PICU0_INTTYPE2
#define GREEN_LED__0__MASK 0x04u
#define GREEN_LED__0__PC CYREG_PRT0_PC2
#define GREEN_LED__0__PORT 0u
#define GREEN_LED__0__SHIFT 2u
#define GREEN_LED__AG CYREG_PRT0_AG
#define GREEN_LED__AMUX CYREG_PRT0_AMUX
#define GREEN_LED__BIE CYREG_PRT0_BIE
#define GREEN_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define GREEN_LED__BYP CYREG_PRT0_BYP
#define GREEN_LED__CTL CYREG_PRT0_CTL
#define GREEN_LED__DM0 CYREG_PRT0_DM0
#define GREEN_LED__DM1 CYREG_PRT0_DM1
#define GREEN_LED__DM2 CYREG_PRT0_DM2
#define GREEN_LED__DR CYREG_PRT0_DR
#define GREEN_LED__INP_DIS CYREG_PRT0_INP_DIS
#define GREEN_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define GREEN_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define GREEN_LED__LCD_EN CYREG_PRT0_LCD_EN
#define GREEN_LED__MASK 0x04u
#define GREEN_LED__PORT 0u
#define GREEN_LED__PRT CYREG_PRT0_PRT
#define GREEN_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define GREEN_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define GREEN_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define GREEN_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define GREEN_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define GREEN_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define GREEN_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define GREEN_LED__PS CYREG_PRT0_PS
#define GREEN_LED__SHIFT 2u
#define GREEN_LED__SLW CYREG_PRT0_SLW

/* PWM_Motor */
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Motor_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* QuadDec_L */
#define QuadDec_L_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_L_bQuadDec_Stsreg__0__POS 0
#define QuadDec_L_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_L_bQuadDec_Stsreg__1__POS 1
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define QuadDec_L_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_L_bQuadDec_Stsreg__2__POS 2
#define QuadDec_L_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_L_bQuadDec_Stsreg__3__POS 3
#define QuadDec_L_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_L_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB15_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB15_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB15_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB15_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB15_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB15_F1
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define QuadDec_L_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_L_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_L_isr__INTC_MASK 0x01u
#define QuadDec_L_isr__INTC_NUMBER 0u
#define QuadDec_L_isr__INTC_PRIOR_NUM 7u
#define QuadDec_L_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_L_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_L_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_R */
#define QuadDec_R_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_R_bQuadDec_Stsreg__0__POS 0
#define QuadDec_R_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_R_bQuadDec_Stsreg__1__POS 1
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_R_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_R_bQuadDec_Stsreg__2__POS 2
#define QuadDec_R_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_R_bQuadDec_Stsreg__3__POS 3
#define QuadDec_R_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_R_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_R_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define QuadDec_R_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_R_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_R_isr__INTC_MASK 0x02u
#define QuadDec_R_isr__INTC_NUMBER 1u
#define QuadDec_R_isr__INTC_PRIOR_NUM 7u
#define QuadDec_R_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_R_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_R_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* limitSW_1 */
#define limitSW_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define limitSW_1__0__MASK 0x02u
#define limitSW_1__0__PC CYREG_PRT3_PC1
#define limitSW_1__0__PORT 3u
#define limitSW_1__0__SHIFT 1u
#define limitSW_1__AG CYREG_PRT3_AG
#define limitSW_1__AMUX CYREG_PRT3_AMUX
#define limitSW_1__BIE CYREG_PRT3_BIE
#define limitSW_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define limitSW_1__BYP CYREG_PRT3_BYP
#define limitSW_1__CTL CYREG_PRT3_CTL
#define limitSW_1__DM0 CYREG_PRT3_DM0
#define limitSW_1__DM1 CYREG_PRT3_DM1
#define limitSW_1__DM2 CYREG_PRT3_DM2
#define limitSW_1__DR CYREG_PRT3_DR
#define limitSW_1__INP_DIS CYREG_PRT3_INP_DIS
#define limitSW_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define limitSW_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define limitSW_1__LCD_EN CYREG_PRT3_LCD_EN
#define limitSW_1__MASK 0x02u
#define limitSW_1__PORT 3u
#define limitSW_1__PRT CYREG_PRT3_PRT
#define limitSW_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define limitSW_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define limitSW_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define limitSW_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define limitSW_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define limitSW_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define limitSW_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define limitSW_1__PS CYREG_PRT3_PS
#define limitSW_1__SHIFT 1u
#define limitSW_1__SLW CYREG_PRT3_SLW

/* limitSW_2 */
#define limitSW_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define limitSW_2__0__MASK 0x04u
#define limitSW_2__0__PC CYREG_PRT3_PC2
#define limitSW_2__0__PORT 3u
#define limitSW_2__0__SHIFT 2u
#define limitSW_2__AG CYREG_PRT3_AG
#define limitSW_2__AMUX CYREG_PRT3_AMUX
#define limitSW_2__BIE CYREG_PRT3_BIE
#define limitSW_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define limitSW_2__BYP CYREG_PRT3_BYP
#define limitSW_2__CTL CYREG_PRT3_CTL
#define limitSW_2__DM0 CYREG_PRT3_DM0
#define limitSW_2__DM1 CYREG_PRT3_DM1
#define limitSW_2__DM2 CYREG_PRT3_DM2
#define limitSW_2__DR CYREG_PRT3_DR
#define limitSW_2__INP_DIS CYREG_PRT3_INP_DIS
#define limitSW_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define limitSW_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define limitSW_2__LCD_EN CYREG_PRT3_LCD_EN
#define limitSW_2__MASK 0x04u
#define limitSW_2__PORT 3u
#define limitSW_2__PRT CYREG_PRT3_PRT
#define limitSW_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define limitSW_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define limitSW_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define limitSW_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define limitSW_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define limitSW_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define limitSW_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define limitSW_2__PS CYREG_PRT3_PS
#define limitSW_2__SHIFT 2u
#define limitSW_2__SLW CYREG_PRT3_SLW

/* Backward_L */
#define Backward_L__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Backward_L__0__MASK 0x20u
#define Backward_L__0__PC CYREG_PRT12_PC5
#define Backward_L__0__PORT 12u
#define Backward_L__0__SHIFT 5u
#define Backward_L__AG CYREG_PRT12_AG
#define Backward_L__BIE CYREG_PRT12_BIE
#define Backward_L__BIT_MASK CYREG_PRT12_BIT_MASK
#define Backward_L__BYP CYREG_PRT12_BYP
#define Backward_L__DM0 CYREG_PRT12_DM0
#define Backward_L__DM1 CYREG_PRT12_DM1
#define Backward_L__DM2 CYREG_PRT12_DM2
#define Backward_L__DR CYREG_PRT12_DR
#define Backward_L__INP_DIS CYREG_PRT12_INP_DIS
#define Backward_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Backward_L__MASK 0x20u
#define Backward_L__PORT 12u
#define Backward_L__PRT CYREG_PRT12_PRT
#define Backward_L__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Backward_L__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Backward_L__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Backward_L__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Backward_L__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Backward_L__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Backward_L__PS CYREG_PRT12_PS
#define Backward_L__SHIFT 5u
#define Backward_L__SIO_CFG CYREG_PRT12_SIO_CFG
#define Backward_L__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Backward_L__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Backward_L__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Backward_L__SLW CYREG_PRT12_SLW

/* Backward_R */
#define Backward_R__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Backward_R__0__MASK 0x80u
#define Backward_R__0__PC CYREG_PRT2_PC7
#define Backward_R__0__PORT 2u
#define Backward_R__0__SHIFT 7u
#define Backward_R__AG CYREG_PRT2_AG
#define Backward_R__AMUX CYREG_PRT2_AMUX
#define Backward_R__BIE CYREG_PRT2_BIE
#define Backward_R__BIT_MASK CYREG_PRT2_BIT_MASK
#define Backward_R__BYP CYREG_PRT2_BYP
#define Backward_R__CTL CYREG_PRT2_CTL
#define Backward_R__DM0 CYREG_PRT2_DM0
#define Backward_R__DM1 CYREG_PRT2_DM1
#define Backward_R__DM2 CYREG_PRT2_DM2
#define Backward_R__DR CYREG_PRT2_DR
#define Backward_R__INP_DIS CYREG_PRT2_INP_DIS
#define Backward_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Backward_R__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Backward_R__LCD_EN CYREG_PRT2_LCD_EN
#define Backward_R__MASK 0x80u
#define Backward_R__PORT 2u
#define Backward_R__PRT CYREG_PRT2_PRT
#define Backward_R__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Backward_R__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Backward_R__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Backward_R__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Backward_R__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Backward_R__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Backward_R__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Backward_R__PS CYREG_PRT2_PS
#define Backward_R__SHIFT 7u
#define Backward_R__SLW CYREG_PRT2_SLW

/* ColorS_Out */
#define ColorS_Out__0__INTTYPE CYREG_PICU15_INTTYPE5
#define ColorS_Out__0__MASK 0x20u
#define ColorS_Out__0__PC CYREG_IO_PC_PRT15_PC5
#define ColorS_Out__0__PORT 15u
#define ColorS_Out__0__SHIFT 5u
#define ColorS_Out__AG CYREG_PRT15_AG
#define ColorS_Out__AMUX CYREG_PRT15_AMUX
#define ColorS_Out__BIE CYREG_PRT15_BIE
#define ColorS_Out__BIT_MASK CYREG_PRT15_BIT_MASK
#define ColorS_Out__BYP CYREG_PRT15_BYP
#define ColorS_Out__CTL CYREG_PRT15_CTL
#define ColorS_Out__DM0 CYREG_PRT15_DM0
#define ColorS_Out__DM1 CYREG_PRT15_DM1
#define ColorS_Out__DM2 CYREG_PRT15_DM2
#define ColorS_Out__DR CYREG_PRT15_DR
#define ColorS_Out__INP_DIS CYREG_PRT15_INP_DIS
#define ColorS_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ColorS_Out__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ColorS_Out__LCD_EN CYREG_PRT15_LCD_EN
#define ColorS_Out__MASK 0x20u
#define ColorS_Out__PORT 15u
#define ColorS_Out__PRT CYREG_PRT15_PRT
#define ColorS_Out__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ColorS_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ColorS_Out__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ColorS_Out__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ColorS_Out__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ColorS_Out__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ColorS_Out__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ColorS_Out__PS CYREG_PRT15_PS
#define ColorS_Out__SHIFT 5u
#define ColorS_Out__SLW CYREG_PRT15_SLW

/* S1_Trigger */
#define S1_Trigger__0__INTTYPE CYREG_PICU2_INTTYPE5
#define S1_Trigger__0__MASK 0x20u
#define S1_Trigger__0__PC CYREG_PRT2_PC5
#define S1_Trigger__0__PORT 2u
#define S1_Trigger__0__SHIFT 5u
#define S1_Trigger__AG CYREG_PRT2_AG
#define S1_Trigger__AMUX CYREG_PRT2_AMUX
#define S1_Trigger__BIE CYREG_PRT2_BIE
#define S1_Trigger__BIT_MASK CYREG_PRT2_BIT_MASK
#define S1_Trigger__BYP CYREG_PRT2_BYP
#define S1_Trigger__CTL CYREG_PRT2_CTL
#define S1_Trigger__DM0 CYREG_PRT2_DM0
#define S1_Trigger__DM1 CYREG_PRT2_DM1
#define S1_Trigger__DM2 CYREG_PRT2_DM2
#define S1_Trigger__DR CYREG_PRT2_DR
#define S1_Trigger__INP_DIS CYREG_PRT2_INP_DIS
#define S1_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define S1_Trigger__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define S1_Trigger__LCD_EN CYREG_PRT2_LCD_EN
#define S1_Trigger__MASK 0x20u
#define S1_Trigger__PORT 2u
#define S1_Trigger__PRT CYREG_PRT2_PRT
#define S1_Trigger__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define S1_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define S1_Trigger__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define S1_Trigger__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define S1_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define S1_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define S1_Trigger__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define S1_Trigger__PS CYREG_PRT2_PS
#define S1_Trigger__SHIFT 5u
#define S1_Trigger__SLW CYREG_PRT2_SLW

/* S2_Trigger */
#define S2_Trigger__0__INTTYPE CYREG_PICU15_INTTYPE3
#define S2_Trigger__0__MASK 0x08u
#define S2_Trigger__0__PC CYREG_IO_PC_PRT15_PC3
#define S2_Trigger__0__PORT 15u
#define S2_Trigger__0__SHIFT 3u
#define S2_Trigger__AG CYREG_PRT15_AG
#define S2_Trigger__AMUX CYREG_PRT15_AMUX
#define S2_Trigger__BIE CYREG_PRT15_BIE
#define S2_Trigger__BIT_MASK CYREG_PRT15_BIT_MASK
#define S2_Trigger__BYP CYREG_PRT15_BYP
#define S2_Trigger__CTL CYREG_PRT15_CTL
#define S2_Trigger__DM0 CYREG_PRT15_DM0
#define S2_Trigger__DM1 CYREG_PRT15_DM1
#define S2_Trigger__DM2 CYREG_PRT15_DM2
#define S2_Trigger__DR CYREG_PRT15_DR
#define S2_Trigger__INP_DIS CYREG_PRT15_INP_DIS
#define S2_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define S2_Trigger__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define S2_Trigger__LCD_EN CYREG_PRT15_LCD_EN
#define S2_Trigger__MASK 0x08u
#define S2_Trigger__PORT 15u
#define S2_Trigger__PRT CYREG_PRT15_PRT
#define S2_Trigger__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define S2_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define S2_Trigger__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define S2_Trigger__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define S2_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define S2_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define S2_Trigger__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define S2_Trigger__PS CYREG_PRT15_PS
#define S2_Trigger__SHIFT 3u
#define S2_Trigger__SLW CYREG_PRT15_SLW

/* S3_Trigger */
#define S3_Trigger__0__INTTYPE CYREG_PICU15_INTTYPE1
#define S3_Trigger__0__MASK 0x02u
#define S3_Trigger__0__PC CYREG_IO_PC_PRT15_PC1
#define S3_Trigger__0__PORT 15u
#define S3_Trigger__0__SHIFT 1u
#define S3_Trigger__AG CYREG_PRT15_AG
#define S3_Trigger__AMUX CYREG_PRT15_AMUX
#define S3_Trigger__BIE CYREG_PRT15_BIE
#define S3_Trigger__BIT_MASK CYREG_PRT15_BIT_MASK
#define S3_Trigger__BYP CYREG_PRT15_BYP
#define S3_Trigger__CTL CYREG_PRT15_CTL
#define S3_Trigger__DM0 CYREG_PRT15_DM0
#define S3_Trigger__DM1 CYREG_PRT15_DM1
#define S3_Trigger__DM2 CYREG_PRT15_DM2
#define S3_Trigger__DR CYREG_PRT15_DR
#define S3_Trigger__INP_DIS CYREG_PRT15_INP_DIS
#define S3_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define S3_Trigger__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define S3_Trigger__LCD_EN CYREG_PRT15_LCD_EN
#define S3_Trigger__MASK 0x02u
#define S3_Trigger__PORT 15u
#define S3_Trigger__PRT CYREG_PRT15_PRT
#define S3_Trigger__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define S3_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define S3_Trigger__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define S3_Trigger__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define S3_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define S3_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define S3_Trigger__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define S3_Trigger__PS CYREG_PRT15_PS
#define S3_Trigger__SHIFT 1u
#define S3_Trigger__SLW CYREG_PRT15_SLW

/* S4_Trigger */
#define S4_Trigger__0__INTTYPE CYREG_PICU1_INTTYPE4
#define S4_Trigger__0__MASK 0x10u
#define S4_Trigger__0__PC CYREG_PRT1_PC4
#define S4_Trigger__0__PORT 1u
#define S4_Trigger__0__SHIFT 4u
#define S4_Trigger__AG CYREG_PRT1_AG
#define S4_Trigger__AMUX CYREG_PRT1_AMUX
#define S4_Trigger__BIE CYREG_PRT1_BIE
#define S4_Trigger__BIT_MASK CYREG_PRT1_BIT_MASK
#define S4_Trigger__BYP CYREG_PRT1_BYP
#define S4_Trigger__CTL CYREG_PRT1_CTL
#define S4_Trigger__DM0 CYREG_PRT1_DM0
#define S4_Trigger__DM1 CYREG_PRT1_DM1
#define S4_Trigger__DM2 CYREG_PRT1_DM2
#define S4_Trigger__DR CYREG_PRT1_DR
#define S4_Trigger__INP_DIS CYREG_PRT1_INP_DIS
#define S4_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S4_Trigger__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S4_Trigger__LCD_EN CYREG_PRT1_LCD_EN
#define S4_Trigger__MASK 0x10u
#define S4_Trigger__PORT 1u
#define S4_Trigger__PRT CYREG_PRT1_PRT
#define S4_Trigger__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S4_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S4_Trigger__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S4_Trigger__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S4_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S4_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S4_Trigger__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S4_Trigger__PS CYREG_PRT1_PS
#define S4_Trigger__SHIFT 4u
#define S4_Trigger__SLW CYREG_PRT1_SLW

/* Color_Timer */
#define Color_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Color_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Color_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Color_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Color_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Color_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Color_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Color_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Color_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Color_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Color_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Color_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Color_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB11_A0
#define Color_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB11_A1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB11_D0
#define Color_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB11_D1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Color_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Color_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB11_F0
#define Color_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB11_F1

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Status_Reg_1_sts_sts_reg__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B1_UDB04_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B1_UDB04_ST

/* Status_Reg_2 */
#define Status_Reg_2_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__0__POS 0
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Status_Reg_2_sts_sts_reg__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* Base_Selector */
#define Base_Selector__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Base_Selector__0__MASK 0x01u
#define Base_Selector__0__PC CYREG_PRT3_PC0
#define Base_Selector__0__PORT 3u
#define Base_Selector__0__SHIFT 0u
#define Base_Selector__AG CYREG_PRT3_AG
#define Base_Selector__AMUX CYREG_PRT3_AMUX
#define Base_Selector__BIE CYREG_PRT3_BIE
#define Base_Selector__BIT_MASK CYREG_PRT3_BIT_MASK
#define Base_Selector__BYP CYREG_PRT3_BYP
#define Base_Selector__CTL CYREG_PRT3_CTL
#define Base_Selector__DM0 CYREG_PRT3_DM0
#define Base_Selector__DM1 CYREG_PRT3_DM1
#define Base_Selector__DM2 CYREG_PRT3_DM2
#define Base_Selector__DR CYREG_PRT3_DR
#define Base_Selector__INP_DIS CYREG_PRT3_INP_DIS
#define Base_Selector__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Base_Selector__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Base_Selector__LCD_EN CYREG_PRT3_LCD_EN
#define Base_Selector__MASK 0x01u
#define Base_Selector__PORT 3u
#define Base_Selector__PRT CYREG_PRT3_PRT
#define Base_Selector__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Base_Selector__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Base_Selector__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Base_Selector__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Base_Selector__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Base_Selector__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Base_Selector__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Base_Selector__PS CYREG_PRT3_PS
#define Base_Selector__SHIFT 0u
#define Base_Selector__SLW CYREG_PRT3_SLW

/* Color_Counter */
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Color_Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Color_Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Color_Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Color_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Color_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Color_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Color_Counter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define Color_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Color_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Color_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB08_ST

/* RobotArm_Servo */
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__7__POS 7
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RobotArm_Servo_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__0__POS 0
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__1__POS 1
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__2__POS 2
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__3__POS 3
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Control_Reg_Color */
#define Control_Reg_Color_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Color_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_Color_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_Color_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Control_Reg_Color_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Control_Reg_Color_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_Color_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Control_Reg_Color_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_Color_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_Color_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_Color_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_Color_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Test_01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000080BFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
