# Asynchronous FIFO UVM Testbench

**A UVMâ€‘based verification environment for an asynchronous FIFO design in SystemVerilog.**

This repository contains:

* A **parameterized RTL implementation** of an asynchronous FIFO
* A complete **UVM testbench** to verify FIFO functionality across clock domains
* Reference models, agents, sequences, scoreboard, and testbench top
* Example simulation infrastructure that can be run in common simulators

---

## ğŸ“ Repository Structure

```
Asynchronous_FIFO_UVM_TB/
â”œâ”€â”€ design.sv                            # Asynchronous FIFO RTL and submodules
â”œâ”€â”€ testbench.sv                         # UVM testbench (tb_pkg + tb_top)
â”œâ”€â”€ images/Block_Diagram.png             # Design Block Diagram
â”œâ”€â”€ waveforms/Async_FIFO_Waveform.png    # Waveform     
â””â”€â”€ README.md                            # Project documentation
```

---

## ğŸ§  Project Overview

This project demonstrates a complete **Asynchronous FIFO verification** using the Universal Verification Methodology (UVM).

### ğŸ§© Why Asynchronous FIFO?

In many digital systems, data must be passed between two domains operating on **different clocks**. A FIFO (Firstâ€‘In Firstâ€‘Out) buffer with proper pointer synchronization ensures safe data transfer without metastability issues.

---

## ğŸ” Design Details

### â¤ RTL Components

* **Interface (`intf`)** â€” Shared signals between DUT and testbench
* **Synchronizer** â€” Twoâ€‘stage flipâ€‘flop synchronizer for pointer crossing
* **Write Pointer Handler (`wptr_handler`)** â€” Manages write pointer & full logic
* **Read Pointer Handler (`rptr_handler`)** â€” Manages read pointer & empty logic
* **FIFO Memory (`fifo_mem`)** â€” Storage array
* **Top Module (`asynchronous_fifo`)** â€” Floods all submodules together

## Block Diagram

![Block_Diagram](images/Block_Diagram.png)

Pointers are encoded in Gray code to safely transfer across clock domains.

âœ” Full and Empty signals correctly generated

âœ” Independent write and read clocks

âœ” Parameterized DATA_WIDTH and DEPTH

---

## ğŸ§ª Verification (UVM) Overview

The testbench verifies asynchronous FIFO across different clock domains.

### ğŸ§© UVM Components

* **Agents**

  * `wragent` â€” Write sequencer, driver, monitor
  * `rdagent` â€” Read sequencer, driver, monitor
* **Sequencers**

  * `wrseqr`, `rdseqr` â€” Transaction sequencers
* **Drivers**

  * `wrdriver`, `rddriver` â€” Drive DUT signals from sequences
* **Monitors**

  * `wrmon`, `rdmon` â€” Capture DUT behavior & send to scoreboard
* **Virtual Sequencer**

  * `my_virtual_seqr` â€” Controls both write and read sequences
* **Sequences**

  * `wrseq`, `rdseq` â€” Randomized transactions
  * `my_virtual_seq` â€” Starts write and read in parallel
* **Scoreboard**

  * Tracks expected FIFO data and compares with DUT output

All UVM components are contained inside `tb_pkg` and driven in `tb_top`.

## Virtual Sequence and Virtual Sequencer

To handle asynchronous operation efficiently:

A virtual sequencer is created to manage multiple sequencers for read and write operations.

A virtual sequence controls both the write and read sequences simultaneously.

This allows better synchronization and coordinated stimulus between write and read monitors, even though they operate on different clocks.

---
## Waveform

Below is a waveform snippet captured during simulation, showing read/write transactions:

![Waveform](waveform/Async_FIFO_Waveform.png)

**Signals shown:**  
`rclk`, `wclk`, `rrst_n`,`wrst_n`, `r_en`, `w_en`, `data_in`, `data_out`, `empty`, `full`

---

## FIFO Depth and Clock Frequencies

FIFO depth: 16
Write clock: 100 MHz
Read clock: 50 MHz
These values were chosen based on hand calculations considering the maximum write/read throughput and required buffering for reliable data transfer without overflow or underflow.

---

## ğŸš€ How to Run Simulation

The testbench was fully verified **using EDA Playground** with the following setup:

Simulator: Riviera-PRO (or any SystemVerilog/UVM compatible simulator)

UVM Version: 1.2

---

## ğŸ“ˆ Expected Behavior

âœ” Write side enqueues data when space is available

âœ” Read side dequeues data when available

âœ” FIFO full/empty flags behave correctly

âœ” Scoreboard detects mismatches

âœ” Multiple randomized sequences exercise corner cases

---

## ğŸ§  Key Learnings

By studying this project, you will learn:

âœ” How to build asynchronous FIFOs with grayâ€‘coded pointers

âœ” Proper synchronization between clock domains

âœ” UVM testbench architecture

âœ” Agents, sequences, scoreboards, and virtual sequencers

âœ” How to perform functional verification with reference models

---

## ğŸ“– References

* Asynchronous FIFO design concepts
* UVM SystemVerilog methodology
* RTL pointer synchronization with Gray codes

---

## ğŸ“ License & Attribution

* The FIFO RTL design was adapted from example code on **vlsiverify.com**
* The UVM testbench and environment are customâ€‘built for verification practice

---

