

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2'
================================================================
* Date:           Tue May 20 14:34:57 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_2  |       18|       18|         3|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      89|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      89|    165|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_260_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln27_fu_235_p2    |         +|   0|  0|  14|           7|           7|
    |i_276_fu_199_p2       |         +|   0|  0|  13|           5|           1|
    |icmp_ln351_fu_193_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln352_fu_294_p2   |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 120|          89|          86|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_251_fu_58              |   9|          2|    5|         10|
    |s_we0_local              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_251_fu_58                       |   5|   0|    5|          0|
    |i_reg_312                         |   5|   0|    5|          0|
    |s_addr_reg_322                    |   5|   0|    5|          0|
    |s_addr_reg_322_pp0_iter1_reg      |   5|   0|    5|          0|
    |s_load_reg_368                    |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  89|   0|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2|  return value|
|idx            |   in|    9|     ap_none|                                                idx|        scalar|
|in_0_address0  |  out|    7|   ap_memory|                                               in_0|         array|
|in_0_ce0       |  out|    1|   ap_memory|                                               in_0|         array|
|in_0_q0        |   in|    8|   ap_memory|                                               in_0|         array|
|in_0_address1  |  out|    7|   ap_memory|                                               in_0|         array|
|in_0_ce1       |  out|    1|   ap_memory|                                               in_0|         array|
|in_0_q1        |   in|    8|   ap_memory|                                               in_0|         array|
|in_1_address0  |  out|    7|   ap_memory|                                               in_1|         array|
|in_1_ce0       |  out|    1|   ap_memory|                                               in_1|         array|
|in_1_q0        |   in|    8|   ap_memory|                                               in_1|         array|
|in_1_address1  |  out|    7|   ap_memory|                                               in_1|         array|
|in_1_ce1       |  out|    1|   ap_memory|                                               in_1|         array|
|in_1_q1        |   in|    8|   ap_memory|                                               in_1|         array|
|in_2_address0  |  out|    7|   ap_memory|                                               in_2|         array|
|in_2_ce0       |  out|    1|   ap_memory|                                               in_2|         array|
|in_2_q0        |   in|    8|   ap_memory|                                               in_2|         array|
|in_2_address1  |  out|    7|   ap_memory|                                               in_2|         array|
|in_2_ce1       |  out|    1|   ap_memory|                                               in_2|         array|
|in_2_q1        |   in|    8|   ap_memory|                                               in_2|         array|
|in_3_address0  |  out|    7|   ap_memory|                                               in_3|         array|
|in_3_ce0       |  out|    1|   ap_memory|                                               in_3|         array|
|in_3_q0        |   in|    8|   ap_memory|                                               in_3|         array|
|in_3_address1  |  out|    7|   ap_memory|                                               in_3|         array|
|in_3_ce1       |  out|    1|   ap_memory|                                               in_3|         array|
|in_3_q1        |   in|    8|   ap_memory|                                               in_3|         array|
|s_address0     |  out|    5|   ap_memory|                                                  s|         array|
|s_ce0          |  out|    1|   ap_memory|                                                  s|         array|
|s_we0          |  out|    8|   ap_memory|                                                  s|         array|
|s_d0           |  out|   64|   ap_memory|                                                  s|         array|
|s_address1     |  out|    5|   ap_memory|                                                  s|         array|
|s_ce1          |  out|    1|   ap_memory|                                                  s|         array|
|s_q1           |   in|   64|   ap_memory|                                                  s|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

