// Seed: 2767585888
`timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output id_7
);
  type_11(
      id_1, 1, (1 - id_4), 1
  );
  logic id_8;
endmodule
