{
    "args": [
        "-o",
        "RAM_256_256_2048",
        "--base_path",
        "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory",
            "name": "efx_bram",
            "version": "5.4"
        }
    ],
    "conf": {
        "ADDR_WIDTH_A": "11",
        "RESET_A_ENABLE": "1",
        "RESET_B_ENABLE": "1",
        "RSTA_POLARITY": "1",
        "RSTB_POLARITY": "1",
        "FAMILY": "\"TITANIUM\"",
        "MEMORY_MODE": "\"AREA\"",
        "WRITE_MODE_A": "\"READ_FIRST\"",
        "WRITE_MODE_B": "\"READ_FIRST\"",
        "OUTPUT_REG_A": "0",
        "OUTPUT_REG_B": "0",
        "MEMORY_TYPE": "\"SDP_RAM\"",
        "BYTEENA_ENABLE": "0",
        "BYTEENA_POLARITY": "1",
        "BYTEENB_POLARITY": "1",
        "BYTEEN_ENABLE": "0",
        "BYTEEN_POLARITY": "1",
        "HexFile_PathEnable": "0",
        "HexFile_Path": "\"''\"",
        "WIDTH_RATIO": "4",
        "DATA_WIDTH_A": "256",
        "ADDREN_ENABLE": "0",
        "ADDREN_POLARITY": "1",
        "CLKA_POLARITY": "1",
        "CLKB_POLARITY": "1",
        "CLKE_POLARITY": "1",
        "CLKEA_POLARITY": "1",
        "RESET_OUTREG_A": "\"ASYNC\"",
        "RESET_OUTREG_B": "\"ASYNC\"",
        "RESET_RAM_B": "\"ASYNC\"",
        "WEA_ENABLE": "1",
        "WEA_POLARITY": "1",
        "WEB_ENABLE": "1",
        "WEB_POLARITY": "1",
        "RADDREN_ENABLE": "0",
        "RADDREN_POLARITY": "1",
        "WADDREN_ENABLE": "0",
        "WADDREN_POLARITY": "1",
        "RCLK_POLARITY": "1",
        "ADDREN_A_ENABLE": "1",
        "ADDREN_B_ENABLE": "1",
        "ADDRENA_POLARITY": "1",
        "ADDRENB_POLARITY": "1",
        "WE_ENABLE": "1",
        "WE_POLARITY": "1",
        "WCLKE_ENABLE": "0",
        "WCLKE_POLARITY": "1",
        "WCLK_POLARITY": "1",
        "RESET_RAM_A": "\"ASYNC\"",
        "RESET_RAM": "\"ASYNC\"",
        "CLK_POLARITY": "1",
        "OUTPUT_REG": "0",
        "RE_POLARITY": "1",
        "RE_ENABLE": "1",
        "WRITE_MODE": "\"READ_FIRST\"",
        "RESET_OUTREG": "\"ASYNC\"",
        "RESET_ENABLE": "0",
        "RST_POLARITY": "1",
        "CLKEB_POLARITY": "1",
        "CLK_MODE_SDP": "1",
        "CLK_MODE_TDP_DP": "1",
        "CLKE_ENABLE": "1",
        "CLKEA_ENABLE_INT": "1",
        "CLKEB_ENABLE_INT": "1"
    },
    "output": {
        "external_script_script": [],
        "external_source_source": [
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\RAM_256_256_2048_define.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\RAM_256_256_2048_tmpl.vhd",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\RAM_256_256_2048.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\RAM_256_256_2048_tmpl.v"
        ],
        "external_example_example": [
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\debug_profile.wizard.json",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram_top.sdc",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\efx_simple_dual_port_ram.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram_wrapper_mwm.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram_primitive.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\dpram_top_titanium.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\reset.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\test_pattern.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\write_pattern.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram_decompose.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram_ini.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\RAM_256_256_2048.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\RAM_256_256_2048_define.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram.peri.xml",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Ti60F225_devkit\\bram.xml"
        ],
        "external_example_example_2": [
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\debug_profile.wizard.json",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram_top.sdc",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram_wrapper_mwm.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram_primitive.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\dpram_top_trion.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\reset.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\test_pattern.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\write_pattern.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\efx_simple_dual_port_ram.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram_decompose.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram_ini.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\RAM_256_256_2048.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\RAM_256_256_2048_define.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram.peri.xml",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\T120F576_devkit\\bram.xml"
        ],
        "external_testbench_testbench": [
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\tb.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\efx_dpram_5k.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\efx_dpram10.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\efx_ram_5k.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\efx_ram10.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\signal_gen_sp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\signal_gen_sprom.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\monitor_sp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\signal_gen_sdp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\monitor_sdp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\signal_gen_tdp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\monitor_tdp.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\tdp_test_pattern.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\dp_test_pattern_rom.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\modelsim.do",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\flist",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\bram_decompose.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\bram_ini.vh",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\init_hex.mem",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\RAM_256_256_2048.v",
            "E:\\Desktop\\FPGA\\Code\\06-3_Ti60_Dual_MT9M001_HDMI_19201080\\ip\\RAM_256_256_2048\\Testbench\\RAM_256_256_2048_define.vh"
        ]
    },
    "sw_version": "2023.2.307",
    "generated_date": "2024-11-05T14:36:39.831817"
}