

================================================================
== Vivado HLS Report for 'HystThresholdComp'
================================================================
* Date:           Sat May 20 12:00:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     6.888|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    198|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|     103|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     103|    303|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |Sobel_512u_512u_sfYi  |        1|  0|   0|    0|   512|   24|     1|        12288|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    0|   512|   24|     1|        12288|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_181_p2                      |     +    |      0|  0|  14|          10|           1|
    |yi_fu_169_p2                      |     +    |      0|  0|  14|          10|           1|
    |and_ln460_1_fu_315_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln460_2_fu_390_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln460_fu_297_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln431_fu_163_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln432_fu_175_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln460_fu_255_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln461_1_fu_261_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_2_fu_267_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_3_fu_273_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_4_fu_303_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_5_fu_309_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_6_fu_321_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_7_fu_327_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_8_fu_333_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln461_fu_249_p2              |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln460_1_fu_285_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_2_fu_291_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_3_fu_339_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_4_fu_345_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_5_fu_381_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_6_fu_385_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_7_fu_395_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln460_fu_279_p2                |    or    |      0|  0|   2|           1|           1|
    |fifo7_din                         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 198|         137|          62|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |fifo6_blk_n              |   9|          2|    1|          2|
    |fifo7_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_0_i_reg_152           |   9|          2|   10|         20|
    |yi_0_i_reg_141           |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   27|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln432_reg_454                |   1|   0|    1|          0|
    |icmp_ln432_reg_454_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln460_reg_469                |   1|   0|    1|          0|
    |icmp_ln461_6_reg_474              |   1|   0|    1|          0|
    |icmp_ln461_7_reg_479              |   1|   0|    1|          0|
    |icmp_ln461_8_reg_484              |   1|   0|    1|          0|
    |line_buf_addr_reg_463             |   9|   0|    9|          0|
    |or_ln460_4_reg_489                |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |window_buf_0_1_3_fu_88            |   8|   0|    8|          0|
    |window_buf_0_1_fu_84              |   8|   0|    8|          0|
    |window_buf_1_1_3_fu_96            |   8|   0|    8|          0|
    |window_buf_1_1_fu_92              |   8|   0|    8|          0|
    |window_buf_2_1_3_fu_104           |   8|   0|    8|          0|
    |window_buf_2_1_fu_100             |   8|   0|    8|          0|
    |xi_0_i_reg_152                    |  10|   0|   10|          0|
    |yi_0_i_reg_141                    |  10|   0|   10|          0|
    |yi_reg_449                        |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 103|   0|  103|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_start       |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_done        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_idle        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_ready       | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_out      | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_write    | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|fifo6_dout     |  in |    8|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_empty_n  |  in |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_read     | out |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo7_din      | out |    8|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_full_n   |  in |    1|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_write    | out |    1|   ap_fifo  |       fifo7       |    pointer   |
+---------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_buf_0_1 = alloca i8"   --->   Operation 7 'alloca' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1_3 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_buf_1_1 = alloca i8"   --->   Operation 9 'alloca' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_buf_1_1_3 = alloca i8"   --->   Operation 10 'alloca' 'window_buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_2_1 = alloca i8"   --->   Operation 11 'alloca' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_2_1_3 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_2_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str106, i32 0, i32 0, [1 x i8]* @p_str107, [1 x i8]* @p_str108, [1 x i8]* @p_str109, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str111)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [1 x i8]* @p_str120)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%line_buf = alloca [512 x i24], align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:424]   --->   Operation 15 'alloca' 'line_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:431]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln431 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:431]   --->   Operation 18 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:431]   --->   Operation 20 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln431, label %"HystThresholdComp<512u, 512u>.exit", label %.preheader4.i.preheader" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:431]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader4.i"   --->   Operation 22 'br' <Predicate = (!icmp_ln431)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln431)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ %xi, %hls_label_6 ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 24 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln432 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 25 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 26 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i10 %xi_0_i to i64" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:441]   --->   Operation 27 'zext' 'zext_ln441' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr [512 x i24]* %line_buf, i64 0, i64 %zext_ln441" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:441]   --->   Operation 28 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 29 'load' 'line_buf_load' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%window_buf_0_1_4 = load i8* %window_buf_0_1_3"   --->   Operation 30 'load' 'window_buf_0_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%window_buf_1_1_4 = load i8* %window_buf_1_1_3"   --->   Operation 31 'load' 'window_buf_1_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%window_buf_2_1_4 = load i8* %window_buf_2_1_3"   --->   Operation 32 'load' 'window_buf_2_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 33 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln432, label %.loopexit.loopexit, label %hls_label_6" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%window_buf_0_1_loa = load i8* %window_buf_0_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 35 'load' 'window_buf_0_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%window_buf_1_1_loa = load i8* %window_buf_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 36 'load' 'window_buf_1_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%window_buf_2_1_loa = load i8* %window_buf_2_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 37 'load' 'window_buf_2_1_loa' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%line_buf_load = load i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 38 'load' 'line_buf_load' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%window_buf_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 8, i32 15)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:441]   --->   Operation 39 'partselect' 'window_buf_0_2' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%window_buf_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_load, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:441]   --->   Operation 40 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.63ns)   --->   "%window_buf_2_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo6)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 41 'read' 'window_buf_2_2' <Predicate = (!icmp_ln432)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_load, i32 8, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 42 'partselect' 'tmp' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_10_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2, i16 %tmp)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 43 'bitconcatenate' 'tmp_10_i' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store i24 %tmp_10_i, i24* %line_buf_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:444]   --->   Operation 44 'store' <Predicate = (!icmp_ln432)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln461 = icmp eq i8 %window_buf_0_1_loa, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 45 'icmp' 'icmp_ln461' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.55ns)   --->   "%icmp_ln460 = icmp ne i8 %window_buf_1_1_4, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 46 'icmp' 'icmp_ln460' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln461_1 = icmp eq i8 %window_buf_0_1_4, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 47 'icmp' 'icmp_ln461_1' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln461_2 = icmp eq i8 %window_buf_0_2, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 48 'icmp' 'icmp_ln461_2' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln461_3 = icmp eq i8 %window_buf_1_1_loa, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 49 'icmp' 'icmp_ln461_3' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460 = or i1 %icmp_ln461, %icmp_ln461_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 50 'or' 'or_ln460' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460_1 = or i1 %icmp_ln461_2, %icmp_ln461_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 51 'or' 'or_ln460_1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%or_ln460_2 = or i1 %or_ln460_1, %or_ln460" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 52 'or' 'or_ln460_2' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln460 = and i1 %or_ln460_2, %icmp_ln460" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 53 'and' 'and_ln460' <Predicate = (!icmp_ln432)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln461_4 = icmp eq i8 %window_buf_1_1_4, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 54 'icmp' 'icmp_ln461_4' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln461_5 = icmp eq i8 %window_buf_1_2, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 55 'icmp' 'icmp_ln461_5' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_4)   --->   "%and_ln460_1 = and i1 %icmp_ln461_5, %icmp_ln460" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 56 'and' 'and_ln460_1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln461_6 = icmp eq i8 %window_buf_2_1_loa, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 57 'icmp' 'icmp_ln461_6' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.55ns)   --->   "%icmp_ln461_7 = icmp eq i8 %window_buf_2_1_4, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 58 'icmp' 'icmp_ln461_7' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln461_8 = icmp eq i8 %window_buf_2_2, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:461]   --->   Operation 59 'icmp' 'icmp_ln461_8' <Predicate = (!icmp_ln432)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_4)   --->   "%or_ln460_3 = or i1 %icmp_ln461_4, %and_ln460_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 60 'or' 'or_ln460_3' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln460_4 = or i1 %or_ln460_3, %and_ln460" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 61 'or' 'or_ln460_4' <Predicate = (!icmp_ln432)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2, i8* %window_buf_2_1_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 62 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_4, i8* %window_buf_2_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 63 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2, i8* %window_buf_1_1_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 64 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_4, i8* %window_buf_1_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 65 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2, i8* %window_buf_0_1_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 66 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_4, i8* %window_buf_0_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 67 'store' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.62>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 68 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:433]   --->   Operation 69 'specpipeline' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_5 = or i1 %icmp_ln461_7, %icmp_ln461_8" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 70 'or' 'or_ln460_5' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_6 = or i1 %or_ln460_5, %icmp_ln461_6" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 71 'or' 'or_ln460_6' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%and_ln460_2 = and i1 %or_ln460_6, %icmp_ln460" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 72 'and' 'and_ln460_2' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln469)   --->   "%or_ln460_7 = or i1 %and_ln460_2, %or_ln460_4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:460]   --->   Operation 73 'or' 'or_ln460_7' <Predicate = (!icmp_ln432)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln469 = select i1 %or_ln460_7, i8 -1, i8 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:469]   --->   Operation 74 'select' 'select_ln469' <Predicate = (!icmp_ln432)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo7, i8 %select_ln469)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:469]   --->   Operation 75 'write' <Predicate = (!icmp_ln432)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:470]   --->   Operation 76 'specregionend' 'empty_101' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:432]   --->   Operation 77 'br' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_buf_0_1     (alloca           ) [ 0011111]
window_buf_0_1_3   (alloca           ) [ 0011111]
window_buf_1_1     (alloca           ) [ 0011111]
window_buf_1_1_3   (alloca           ) [ 0011111]
window_buf_2_1     (alloca           ) [ 0011111]
window_buf_2_1_3   (alloca           ) [ 0011111]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
line_buf           (alloca           ) [ 0011111]
br_ln431           (br               ) [ 0111111]
yi_0_i             (phi              ) [ 0010000]
icmp_ln431         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
yi                 (add              ) [ 0111111]
br_ln431           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011111]
ret_ln0            (ret              ) [ 0000000]
xi_0_i             (phi              ) [ 0001000]
icmp_ln432         (icmp             ) [ 0011111]
xi                 (add              ) [ 0011111]
zext_ln441         (zext             ) [ 0000000]
line_buf_addr      (getelementptr    ) [ 0001100]
window_buf_0_1_4   (load             ) [ 0000000]
window_buf_1_1_4   (load             ) [ 0000000]
window_buf_2_1_4   (load             ) [ 0000000]
empty_100          (speclooptripcount) [ 0000000]
br_ln432           (br               ) [ 0000000]
window_buf_0_1_loa (load             ) [ 0000000]
window_buf_1_1_loa (load             ) [ 0000000]
window_buf_2_1_loa (load             ) [ 0000000]
line_buf_load      (load             ) [ 0000000]
window_buf_0_2     (partselect       ) [ 0000000]
window_buf_1_2     (partselect       ) [ 0000000]
window_buf_2_2     (read             ) [ 0000000]
tmp                (partselect       ) [ 0000000]
tmp_10_i           (bitconcatenate   ) [ 0000000]
store_ln444        (store            ) [ 0000000]
icmp_ln461         (icmp             ) [ 0000000]
icmp_ln460         (icmp             ) [ 0001010]
icmp_ln461_1       (icmp             ) [ 0000000]
icmp_ln461_2       (icmp             ) [ 0000000]
icmp_ln461_3       (icmp             ) [ 0000000]
or_ln460           (or               ) [ 0000000]
or_ln460_1         (or               ) [ 0000000]
or_ln460_2         (or               ) [ 0000000]
and_ln460          (and              ) [ 0000000]
icmp_ln461_4       (icmp             ) [ 0000000]
icmp_ln461_5       (icmp             ) [ 0000000]
and_ln460_1        (and              ) [ 0000000]
icmp_ln461_6       (icmp             ) [ 0001010]
icmp_ln461_7       (icmp             ) [ 0001010]
icmp_ln461_8       (icmp             ) [ 0001010]
or_ln460_3         (or               ) [ 0000000]
or_ln460_4         (or               ) [ 0001010]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
store_ln432        (store            ) [ 0000000]
tmp_i              (specregionbegin  ) [ 0000000]
specpipeline_ln433 (specpipeline     ) [ 0000000]
or_ln460_5         (or               ) [ 0000000]
or_ln460_6         (or               ) [ 0000000]
and_ln460_2        (and              ) [ 0000000]
or_ln460_7         (or               ) [ 0000000]
select_ln469       (select           ) [ 0000000]
write_ln469        (write            ) [ 0000000]
empty_101          (specregionend    ) [ 0000000]
br_ln432           (br               ) [ 0011111]
br_ln0             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="window_buf_0_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="window_buf_0_1_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="window_buf_1_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="window_buf_1_1_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="window_buf_2_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="window_buf_2_1_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="line_buf_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="window_buf_2_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_buf_2_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln469_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln469/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="line_buf_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="1"/>
<pin id="137" dir="0" index="4" bw="9" slack="0"/>
<pin id="138" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="24" slack="0"/>
<pin id="140" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_load/3 store_ln444/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="yi_0_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="1"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="yi_0_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="xi_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="xi_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln431_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="yi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln432_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln432/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln441_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln441/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="window_buf_0_1_4_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="3"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_4/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="window_buf_1_1_4_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="3"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_4/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="window_buf_2_1_4_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="3"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_4/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="window_buf_0_1_loa_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="3"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_loa/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="window_buf_1_1_loa_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="3"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_loa/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="window_buf_2_1_loa_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="3"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_loa/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="window_buf_0_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="5" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_0_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="window_buf_1_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_10_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln461_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln460_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln461_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln461_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_2/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln461_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_3/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln460_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln460_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln460_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_2/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln460_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln461_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_4/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln461_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_5/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln460_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln461_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_6/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln461_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_7/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln461_8_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461_8/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_ln460_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln460_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_4/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln432_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="3"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln432_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="3"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln432_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="3"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln432_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="3"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln432_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="3"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln432_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="3"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln460_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="1" slack="1"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_5/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln460_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_6/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="and_ln460_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="1"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_2/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln460_7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="1"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_7/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln469_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln469/5 "/>
</bind>
</comp>

<comp id="409" class="1005" name="window_buf_0_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="3"/>
<pin id="411" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="window_buf_0_1_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="3"/>
<pin id="417" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="window_buf_1_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="3"/>
<pin id="423" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_1_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="window_buf_1_1_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="3"/>
<pin id="429" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_1_1_3 "/>
</bind>
</comp>

<comp id="433" class="1005" name="window_buf_2_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="3"/>
<pin id="435" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="window_buf_2_1_3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="3"/>
<pin id="441" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln431_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln431 "/>
</bind>
</comp>

<comp id="449" class="1005" name="yi_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln432_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln432 "/>
</bind>
</comp>

<comp id="458" class="1005" name="xi_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="463" class="1005" name="line_buf_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="1"/>
<pin id="465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_ln460_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln460 "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln461_6_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln461_7_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_7 "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_ln461_8_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461_8 "/>
</bind>
</comp>

<comp id="489" class="1005" name="or_ln460_4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln460_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="145" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="145" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="156" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="156" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="156" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="131" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="131" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="131" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="112" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="230" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="131" pin=4"/></net>

<net id="253"><net_src comp="201" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="195" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="192" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="210" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="204" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="249" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="261" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="267" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="273" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="255" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="195" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="220" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="255" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="207" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="198" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="112" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="303" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="315" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="297" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="112" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="198" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="220" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="195" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="210" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="192" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="412"><net_src comp="84" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="418"><net_src comp="88" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="424"><net_src comp="92" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="430"><net_src comp="96" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="436"><net_src comp="100" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="442"><net_src comp="104" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="448"><net_src comp="163" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="169" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="457"><net_src comp="175" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="181" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="466"><net_src comp="125" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="472"><net_src comp="255" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="477"><net_src comp="321" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="482"><net_src comp="327" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="487"><net_src comp="333" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="492"><net_src comp="345" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="395" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo6 | {}
	Port: fifo7 | {5 }
 - Input state : 
	Port: HystThresholdComp : fifo6 | {4 }
	Port: HystThresholdComp : fifo7 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln431 : 1
		yi : 1
		br_ln431 : 2
	State 3
		icmp_ln432 : 1
		xi : 1
		zext_ln441 : 1
		line_buf_addr : 2
		line_buf_load : 3
	State 4
		window_buf_0_2 : 1
		window_buf_1_2 : 1
		tmp : 1
		tmp_10_i : 2
		store_ln444 : 3
		icmp_ln461 : 1
		icmp_ln460 : 1
		icmp_ln461_1 : 1
		icmp_ln461_2 : 2
		icmp_ln461_3 : 1
		or_ln460 : 2
		or_ln460_1 : 3
		or_ln460_2 : 3
		and_ln460 : 3
		icmp_ln461_4 : 1
		icmp_ln461_5 : 2
		and_ln460_1 : 3
		icmp_ln461_6 : 1
		icmp_ln461_7 : 1
		or_ln460_3 : 3
		or_ln460_4 : 3
		store_ln432 : 1
		store_ln432 : 2
		store_ln432 : 1
		store_ln432 : 2
		store_ln432 : 1
	State 5
		write_ln469 : 1
		empty_101 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln431_fu_163     |    0    |    13   |
|          |      icmp_ln432_fu_175     |    0    |    13   |
|          |      icmp_ln461_fu_249     |    0    |    11   |
|          |      icmp_ln460_fu_255     |    0    |    11   |
|          |     icmp_ln461_1_fu_261    |    0    |    11   |
|   icmp   |     icmp_ln461_2_fu_267    |    0    |    11   |
|          |     icmp_ln461_3_fu_273    |    0    |    11   |
|          |     icmp_ln461_4_fu_303    |    0    |    11   |
|          |     icmp_ln461_5_fu_309    |    0    |    11   |
|          |     icmp_ln461_6_fu_321    |    0    |    11   |
|          |     icmp_ln461_7_fu_327    |    0    |    11   |
|          |     icmp_ln461_8_fu_333    |    0    |    11   |
|----------|----------------------------|---------|---------|
|    add   |          yi_fu_169         |    0    |    14   |
|          |          xi_fu_181         |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |       or_ln460_fu_279      |    0    |    2    |
|          |      or_ln460_1_fu_285     |    0    |    2    |
|          |      or_ln460_2_fu_291     |    0    |    2    |
|    or    |      or_ln460_3_fu_339     |    0    |    2    |
|          |      or_ln460_4_fu_345     |    0    |    2    |
|          |      or_ln460_5_fu_381     |    0    |    2    |
|          |      or_ln460_6_fu_385     |    0    |    2    |
|          |      or_ln460_7_fu_395     |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln469_fu_400    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |      and_ln460_fu_297      |    0    |    2    |
|    and   |     and_ln460_1_fu_315     |    0    |    2    |
|          |     and_ln460_2_fu_390     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | window_buf_2_2_read_fu_112 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln469_write_fu_118  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln441_fu_187     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    window_buf_0_2_fu_210   |    0    |    0    |
|partselect|    window_buf_1_2_fu_220   |    0    |    0    |
|          |         tmp_fu_230         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_10_i_fu_240      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   194   |
|----------|----------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|line_buf|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln431_reg_445   |    1   |
|   icmp_ln432_reg_454   |    1   |
|   icmp_ln460_reg_469   |    1   |
|  icmp_ln461_6_reg_474  |    1   |
|  icmp_ln461_7_reg_479  |    1   |
|  icmp_ln461_8_reg_484  |    1   |
|  line_buf_addr_reg_463 |    9   |
|   or_ln460_4_reg_489   |    1   |
|window_buf_0_1_3_reg_415|    8   |
| window_buf_0_1_reg_409 |    8   |
|window_buf_1_1_3_reg_427|    8   |
| window_buf_1_1_reg_421 |    8   |
|window_buf_2_1_3_reg_439|    8   |
| window_buf_2_1_reg_433 |    8   |
|     xi_0_i_reg_152     |   10   |
|       xi_reg_458       |   10   |
|     yi_0_i_reg_141     |   10   |
|       yi_reg_449       |   10   |
+------------------------+--------+
|          Total         |   104  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   194  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   104  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   104  |   203  |    0   |
+-----------+--------+--------+--------+--------+--------+
