Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot string_transmitter_tb_behav xil_defaultlib.string_transmitter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 183. Module string_transmitter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 133. Module transmitter_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 1. Module baud_rate_generator(PRESCALER_WIDTH=15,LIMIT=5209) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 29. Module uart_fsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 295. Module gumbek doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 183. Module string_transmitter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 133. Module transmitter_system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 1. Module baud_rate_generator(PRESCALER_WIDTH=15,LIMIT=5209) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 29. Module uart_fsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FAX/digitalnoNacrt/vaje5/vaje5.srcs/sources_1/new/uart_comm.sv" Line 295. Module gumbek doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator(PRESCALER_WI...
Compiling module xil_defaultlib.uart_fsm
Compiling module xil_defaultlib.transmitter_system
Compiling module xil_defaultlib.gumbek
Compiling module xil_defaultlib.string_transmitter
Compiling module xil_defaultlib.string_transmitter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot string_transmitter_tb_behav
