// Seed: 2491566149
module module_0;
  wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2
    , id_22,
    output uwire id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri1 id_8,
    output wor id_9,
    output supply1 id_10,
    output uwire id_11,
    output wor id_12,
    output supply1 id_13,
    input tri id_14,
    input wor id_15,
    output tri id_16,
    input tri0 id_17,
    output wand id_18,
    input tri id_19,
    input tri1 id_20
);
  assign id_13 = 1;
  id_23 :
  assert property (@(posedge -1) -1'b0)
  else $signed(24);
  ;
  wire id_24;
  ;
  assign id_24 = id_10++;
  module_0 modCall_1 ();
endmodule
