module instructionregister(input logic clk,
									input logic en,
									input logic [15:0]next_instr,
									output logic [15:0]curr_instr);
							 
	flopen instreg(clk, en, next_instr, curr_instr);
endmodule