/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.1-5.10" *)
module helloworldfpga(x_1, x_0, y_1, y_0, s);
  wire _0_;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.98-1.99" *)
  output s;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \s_LUT4_O.BA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \s_LUT4_O.BA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \s_LUT4_O.BAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \s_LUT4_O.BB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \s_LUT4_O.BB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \s_LUT4_O.BSL ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \s_LUT4_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \s_LUT4_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \s_LUT4_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \s_LUT4_O.I3 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \s_LUT4_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \s_LUT4_O.TA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \s_LUT4_O.TA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \s_LUT4_O.TAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \s_LUT4_O.TB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \s_LUT4_O.TB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \s_LUT4_O.TBS ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \s_LUT4_O.TSL ;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.50-1.53" *)
  input x_0;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.34-1.37" *)
  input x_1;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.81-1.84" *)
  input y_0;
  (* src = "/storage/self/primary/Download/Internship/FWC-1/digital-design/vaman/fpga/setup/codes/input2/helloworldfpga.v:1.66-1.69" *)
  input y_1;
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _1_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_0_),
    .O_EN(1'h1),
    .\O_PAD_$out (s)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _2_ (
    .I_DAT(\s_LUT4_O.BA2 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x_0),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _3_ (
    .I_DAT(\s_LUT4_O.BSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x_1),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _4_ (
    .I_DAT(\s_LUT4_O.BAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (y_0),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _5_ (
    .I_DAT(\s_LUT4_O.TBS ),
    .I_EN(1'h1),
    .\I_PAD_$inp (y_1),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \s_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\s_LUT4_O.BA2 ),
    .BAB(\s_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\s_LUT4_O.BSL ),
    .CZ(_0_),
    .TA1(\s_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\s_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\s_LUT4_O.TBS ),
    .TSL(\s_LUT4_O.BSL )
  );
  assign \s_LUT4_O.TB1  = 1'h0;
  assign \s_LUT4_O.TB2  = 1'h0;
  assign \s_LUT4_O.BA1  = 1'h0;
  assign \s_LUT4_O.BB1  = 1'h0;
  assign \s_LUT4_O.BB2  = 1'h0;
  assign \s_LUT4_O.TAB  = \s_LUT4_O.BAB ;
  assign \s_LUT4_O.TSL  = \s_LUT4_O.BSL ;
  assign \s_LUT4_O.I3  = 1'h0;
  assign \s_LUT4_O.I2  = 1'h0;
  assign \s_LUT4_O.I1  = 1'h0;
  assign \s_LUT4_O.I0  = 1'h0;
  assign \s_LUT4_O.O  = 1'h0;
  assign \s_LUT4_O.TA1  = \s_LUT4_O.BA2 ;
  assign \s_LUT4_O.TA2  = 1'h0;
endmodule
