(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvashr (bvnor #x4bc19702  #xa6e08b26 ) (bvxnor #x5c24ea8b  bv_1)) (bvadd (bvsdiv #xdbaed3bd  bv_0) (bvand #xe21e047d  #x28e2f20a ))))
(assert (bvsle (bvadd (bvlshr #x0df42da6  bv_1) (bvxor bv_0 bv_0)) (bvadd (bvsrem #xadbb7023  bv_3) (bvxnor #xdb5bcfca  #xb0691369 ))))
(assert (not (and (bvsle #x4486df8f  #x32ac3c61 ) (bvugt #x9f382caf  #x3b51903d ))))
(assert (and (bvult (bvsrem bv_0 #x84fcde51 ) (bvxnor bv_3 bv_2)) (bvsle (bvor #x8dfe8c10  #x022e0d96 ) (bvxor #xfd5d5bbf  #xfa41f88f ))))
(assert (bvsge (bvsub (bvadd #x9e603f25  bv_4) (bvshl bv_2 #x3c36d1d2 )) (bvor (bvshl bv_2 #x9a358198 ) (bvshl #x89796a60  #x262fd01d ))))
(check-sat)
(exit)
