; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 
 SUBT => PCI.Interface

        OPT     OptPage

PoduleCMOS0             *       PoduleCMOS
PoduleCMOS1             *       PoduleCMOS + 4
PoduleCMOS2             *       PoduleCMOS + 8
PoduleCMOS3             *       PoduleCMOS + 12
PoduleCMOS4             *       PoduleExtraCMOS + 16
PoduleCMOS5             *       PoduleExtraCMOS + 12
PoduleCMOS6             *       PoduleExtraCMOS + 8
PoduleCMOS7             *       PoduleExtraCMOS + 4
PoduleCMOS8             *       PoduleExtraCMOS

MaxCMOSSlot             *       8

SWINameTable
ModuleTitle
        =       "PCI", 0
        =       "ReadID", 0
        =       "ReadHeader", 0
        =       "ReturnNumber", 0
        =       "EnumerateFunctions", 0
        =       "IORead", 0
        =       "IOWrite", 0
        =       "MemoryRead", 0
        =       "MemoryWrite", 0
        =       "ConfigurationRead", 0
        =       "ConfigurationWrite", 0
        =       "HardwareAddress", 0
        =       "ReadInfo", 0
        =       "SpecialCycle", 0
        =       "FindByLocation", 0
        =       "FindByID", 0
        =       "FindByClass", 0
        =       "RAMAlloc", 0
        =       "RAMFree", 0
        =       "LogicalAddress",0
        =       0
        ALIGN

SWIEntry
        LDR     wp, [ r12 ]
        CMP     r11, #( EndOfJumpTable - JumpTable ) / 4
        ADDCC   pc, pc, r11, LSL #2
        B       UnknownSWI

JumpTable
        B       ReadID
        B       ReadHeader
        B       ReturnNumber
        B       EnumerateFunctions
        B       IORead
        B       IOWrite
        B       MemoryRead
        B       MemoryWrite
        B       ConfigurationRead
        B       ConfigurationWrite
        B       HardwareAddress
        B       ReadInfo
        B       SpecialCycle
        B       FindByLocation
        B       FindByID
        B       FindByClass
        B       RAMAlloc
        B       RAMFree
        B       LogicalAddress

EndOfJumpTable

UnknownSWI
        Push    "r1, lr"
        ADRL    Error, ErrorBlock_ModuleBadSWI
        ADRL    r1, ModuleTitle
        BL      copy_error_one                  ; will set V
        Pull    "r1, pc"

ValidateHandle
; In:  r3  = the handle to validate
; Out: r11 = pointer to structure for that handle
;
        Push    "lr"
        LDR     lr, pci_handles                 ; get handle count
        TEQ     r3, #0
        BEQ     BadHandle
        CMP     r3, lr
        LDR     lr, pci_handle_table
        BHI     BadHandle                       ; too big
        LDR     r11, [lr, r3, LSL #2]
        CMP     r11, #-1                        ; null handle
        BEQ     BadHandle
        Pull    "pc"

BadHandle
        Pull    "lr"
BadHandleNoPush
        ADRL    r0, ErrorBlock_NoSuchPCI
        B       copy_error_zero
BadWithNoBus
        ADRL    r0, ErrorBlock_NoPCIBus
        B       copy_error_zero
BadAccessSize
        ADRL    r0, ErrorBlock_BadAccessSize
        B       copy_error_zero

ReadID  ROUT
        MOV     r10, lr
        BL      ValidateHandle
        MOVVS   pc, r10
        LDR     r0, [r11, #PCIDesc_VendorID]
        LDR     r1, [r11, #PCIDesc_SubsystemVendorID]
        MOV     pc, r10

ReadHeader ROUT
        MOV     r10, lr
        BL      ValidateHandle
        MOVVS   pc, r10
        Push    "r0-r2,r4,r5,r6,r10"
        MOV     r0, #0
        MOV     r4, r1
        MOV     r5, r2
        MOV     r2, #4
        MOV     r6, wp
10      BL      ConfigurationRead               ; corrupts wp
        MOV     wp, r6
        BVS     %FT90
        STR     r1, [r4], #4
        ADD     r0, r0, #4
        SUBS    r5, r5, #4
        BHI     %BT10
        Pull    "r0-r2,r4,r5,r6,pc"
90      ADD     sp, sp, #4
        Pull    "r1,r2,r4,r5,r6,pc"

ReturnNumber ROUT
        LDR     r0, pci_handles
        MOV     pc, lr

EnumerateFunctions ROUT
        LDR     r10, pci_handles
        CMP     r3, #-1                         ; Handle of -1 leads to bad data or crash; avoid.
        BEQ     BadHandleNoPush
        MOV     r0, wp                          ; might need that to lookup an error later
        LDR     r12, pci_handle_table

10      ADD     r3, r3, #1
        CMP     r3, r10
        MOVHI   wp, r0                          ; restore wp for MessageTrans
        BHI     BadHandleNoPush
        LDR     r11, [r12, r3, LSL #2]
        CMP     r11, #-1
        BEQ     %BT10
        LDR     r0, [r11, #PCIDesc_VendorID]
        LDR     r1, [r11, #PCIDesc_SubsystemVendorID]
        LDR     r2, [r11, #PCIDesc_ClassCode]
        MOV     pc, lr

FindByLocation ROUT
        LDR     r10, pci_handles
        LDR     r12, pci_handle_table

        MOV     r3, #0
10      ADD     r3, r3, #1
        CMP     r3, r10
        BHI     NotFound
        LDR     r11, [r12, r3, LSL #2]
        CMP     r11, #-1
        BEQ     %BT10
        LDRH    r11, [r11, #PCIDesc_DevFn]
        CMP     r0, r11, LSR #8
        ANDEQ   r11, r11, #&FF
        CMPEQ   r1, r11
        BNE     %BT10
        MOV     pc, lr

NotFound
        MOV     r3, #0
        MOV     pc, lr

FindByID ROUT
        Push    "lr"
        LDR     r10, pci_handles
        LDR     r12, pci_handle_table
        CMP     r3, #-1                         ; Handle of -1 leads to bad data or crash; avoid.
        BEQ     %FT90

10      ADD     r3, r3, #1
        CMP     r3, r10
        BHI     %FT90
        LDR     r11, [r12, r3, LSL #2]
        CMP     r11, #-1
        BEQ     %BT10
        CMP     r0, #-1
        LDRNEH  r14, [r11, #PCIDesc_VendorID]
        CMPNE   r0, r14
        BNE     %BT10
        CMP     r1, #-1
        LDRNEH  r14, [r11, #PCIDesc_DeviceID]
        CMPNE   r1, r14
        BNE     %BT10
        CMP     r2, #-1
        LDRNEH  r14, [r11, #PCIDesc_SubsystemVendorID]
        CMPNE   r2, r14
        BNE     %BT10
        CMP     r4, #-1
        LDRNEH  r14, [r11, #PCIDesc_SubsystemID]
        CMPNE   r4, r14
        BNE     %BT10
        Pull    "pc"
90      MOV     r3, #0
        Pull    "pc"

FindByClass ROUT
        LDR     r10, pci_handles
        LDR     r12, pci_handle_table
        CMP     r3, #-1                         ; Handle of -1 leads to bad data or crash; avoid.
        BEQ     NotFound

10      ADD     r3, r3, #1
        CMP     r3, r10
        BHI     NotFound
        LDR     r11, [r12, r3, LSL #2]
        CMP     r11, #-1
        BEQ     %BT10
        LDR     r11, [r11, #PCIDesc_ClassCode]
        AND     r11, r11, r1
        CMP     r0, r11
        BNE     %BT10
        MOV     pc, lr

IORead  ROUT
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        LDR     r11, pci_io_to_phys_offset
        TEQ     r2, #1
        TEQNE   r2, #2
        TEQNE   r2, #4
        BNE     BadAccessSize
        Push    "r0,r2,r3,lr"
        ADD     r1, r0, r11
        MOV     r0, #OSMemReason_AccessPhysAddr
        SWI     XOS_Memory              ; r2 -> logical addr, r3 = old state
        LDR     r11, [sp, #4]
        BVS     %FT99
        CMP     r11, #2
        LDRLOB  r1, [r2]
        LDREQH  r1, [r2]
        LDRHI   r1, [r2]
        MOV     r0, #OSMemReason_ReleasePhysAddr
        MOV     r2, r1
        MOV     r1, r3
        SWI     XOS_Memory
        MOV     r1, r2
        BVS     %FT99
        Pull    "r0,r2,r3,pc"
99
        ADD     sp,sp,#4
        Pull    "r2,r3,pc"

IOWrite ROUT
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        LDR     r11, pci_io_to_phys_offset
        TEQ     r2, #1
        TEQNE   r2, #2
        TEQNE   r2, #4
        BNE     BadAccessSize
        Push    "r0-r3,lr"
        ADD     r1, r0, r11
        MOV     r0, #OSMemReason_AccessPhysAddr
        SWI     XOS_Memory              ; r2 -> logical addr, r3 = old state
        LDMIB   sp, {r1, r11}
        BVS     %FT99
        CMP     r11, #2
        STRLOB  r1, [r2]
        STREQH  r1, [r2]
        STRHI   r1, [r2]
        MOV     r0, #OSMemReason_ReleasePhysAddr
        MOV     r1, r3
        SWI     XOS_Memory
        BVS     %FT99
        Pull    "r0-r3,pc"
99
        ADD     sp,sp,#4
        Pull    "r1-r3,pc"

MemoryRead  ROUT
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        LDR     r11, pci_mem_to_phys_offset
        Push    "r0-r3,lr"
        BIC     r1, r0, #3              ; force it to be word aligned
        ADD     r1, r11, r1
        MOV     r0, #OSMemReason_AccessPhysAddr
        SWI     XOS_Memory              ; r2 -> logical addr, r3 = old state
        LDR     r11, [sp, #8]           ; points to destination buffer
        LDR     r12, [sp, #4]           ; the length to do
        BVS     %FT99
        ADD     r12, r11, r12           ; end stop
80
        LDR     r14, [r2]
        STR     r14, [r11], #4
        TEQ     r11, r12
        BNE     %BT80

        MOV     r0, #OSMemReason_ReleasePhysAddr
        MOV     r1, r3
        SWI     XOS_Memory              ; release
        BVS     %FT99
        Pull    "r0-r3,pc"

MemoryWrite
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        LDR     r11, pci_mem_to_phys_offset
        Push    "r0-r3,lr"
        BIC     r1, r0, #3              ; force it to be word aligned
        ADD     r1, r11, r1
        MOV     r0, #OSMemReason_AccessPhysAddr
        SWI     XOS_Memory              ; r2 -> logical addr, r3 = old state
        LDR     r11, [sp, #8]           ; points to source buffer
        LDR     r12, [sp, #4]           ; the length to do
        BVS     %FT99
        ADD     r12, r11, r12           ; end stop
90
        LDR     r14, [r11], #4
        STR     r14, [r2]
        TEQ     r11, r12
        BNE     %BT90

        MOV     r0, #OSMemReason_ReleasePhysAddr
        MOV     r1, r3
        SWI     XOS_Memory              ; release
        BVS     %FT99
        Pull    "r0-r3,pc"
99
        ADD     sp,sp,#4
        Pull    "r1-r3,pc"

ConfigurationRead ROUT
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        Push    "r0,r2,r3,r9,lr"
        CMP     r3, #0
        MOVEQ   r1, r0, LSR #8
        BEQ     %FT10
        BL      ValidateHandle
        ADDVS   sp, sp, #4
        Pull    "r2,r3,r9,pc",VS
        LDRH    r1, [r11, #PCIDesc_DevFn]
10      MOV     r10, #0
        TEQ     r2, #1
        ADREQ   r10, HAL_PCIReadConfigByte_routine
        TEQ     r2, #2
        ADREQ   r10, HAL_PCIReadConfigHalfword_routine
        TEQ     r2, #4
        ADREQ   r10, HAL_PCIReadConfigWord_routine
        TEQ     r10, #0                         ; see if it was 1, 2 or 4
        Pull    "r0,r2,r3,r9,lr",EQ
        BEQ     BadAccessSize
        AND     r2, r0, #&FF
        MOV     r0, r1, LSR #8
        AND     r1, r1, #&FF
        MOV     lr, pc
        LDMIA   r10, {r9, pc}                   ; corrupts R0-R3,R12
        ADDS    r1, r0, #0                      ; clear V
        Pull    "r0,r2,r3,r9,pc"

ConfigurationWrite
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        Push    "r0-r3,r9,lr"
        CMP     r3, #0
        MOVEQ   r14, r0, LSR #8
        BEQ     %FT10
        BL      ValidateHandle
        ADDVS   sp, sp, #4
        Pull    "r1-r3,r9,pc",VS
        LDRH    r14, [r11, #PCIDesc_DevFn]
10      MOV     r10, #0
        TEQ     r2, #1
        ADREQ   r10, HAL_PCIWriteConfigByte_routine
        TEQ     r2, #2
        ADREQ   r10, HAL_PCIWriteConfigHalfword_routine
        TEQ     r2, #4
        ADREQ   r10, HAL_PCIWriteConfigWord_routine
        TEQ     r10, #0
        Pull    "r0-r3,r9,lr",EQ
        BEQ     BadAccessSize
        MOV     r3, r1
        AND     r2, r0, #&FF
        MOV     r0, r14, LSR #8
        AND     r1, r14, #&FF
        MOV     lr, pc
        LDMIA   r10, {r9, pc}                   ; corrupts R0-R3,R12
        CLRV
        Pull    "r0-r3,r9,pc"

SpecialCycle ROUT
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        TEQ     r0, #0
        BEQ     UnknownSWI              ; TODO: call HAL_PCISpecialCycle for bus 0
        Push    "r0,r2,r3,lr"
        MOV     r0, r0, LSL #16
        ORR     r0, r0, #&FF00
        MOV     r2, #4
        MOV     r3, #0
        BL      ConfigurationWrite
        STRVS   r0, [sp]
        Pull    "r0,r2,r3,pc"

; ****************************************************************************
;
;       HardwareAddress - find (and map in) an address block
;
HardwareAddress
        Push    "r1-r3,lr"
        MOV     r10, r0
        BL      ValidateHandle
        Pull    "r1-r3,pc",VS
        TEQ     r1, #&100
        CMPNE   r1, #5                  ; BAR0-5
        BHI     BadAddr
        TEQ     r1, #&100
        MOVEQ   r1, #6                  ; ROM is BAR6
        ADD     r11, r11, #PCIDesc_Addresses
        ASSERT  PCIAddress_size = 12
        ADD     r1, r1, r1, LSL #1
        ADD     r11, r11, r1, LSL #2
        ASSERT  :INDEX:PCIAddress_Base = 0
        ASSERT  :INDEX:PCIAddress_Size = 4
        LDMIA   r11, {r1, r2}
        CMP     r1, #0
        BEQ     BadAddr
        TST     r10, #1:SHL:31          ; Query only
        BNE     %FT40
        LDRB    r0, [r11, #PCIAddress_Flags]
        Push    "r1"
        TST     r0, #Address_IO
        LDRNE   lr, pci_io_to_phys_offset
        LDREQ   lr, pci_mem_to_phys_offset
        ADD     r1, r1, lr
        MOV     r0, #OSMemReason_MapIOPermanent
        AND     lr, r10, #&1F0          ; B+C+policy bits
        ORR     r0, r0, lr, LSL #4
        TST     r10, #1:SHL:9           ; Access privileges given 
        ORRNE   r0, r0, #1:SHL:17
        ANDNE   lr, r10, #2_1111
        ORRNE   r0, r0, lr, LSL #24
        SWI     XOS_Memory
        Pull    "r1"
        MOVVC   r4, r3
40      LDRVCB  r0, [r11, #PCIAddress_Flags]
90      ADD     sp, sp, #8
        Pull    "r3,pc"

BadAddr
        ADRL    r0, ErrorBlock_NoSuchAddr
        Pull    "r1-r3,lr"
        B       copy_error_zero


; ****************************************************************************
;
;       LogicalAddress - map in some PCI memory
;
LogicalAddress
        LDRB    r10, pcibus_supported
        TEQ     r10, #0
        BEQ     BadWithNoBus
        Push    "r0,r1,r3,lr"
        TST     r0, #1:SHL:30
        LDRNE   lr, pci_io_to_phys_offset
        LDREQ   lr, pci_mem_to_phys_offset
        ADD     r1, r1, lr
        AND     r0, r0, #&1F0           ; B+C+policy bits
        MOV     r0, r0, LSL #4
        ORR     r0, r0, #OSMemReason_MapIOPermanent
        SWI     XOS_Memory
        STRVS   r0, [sp]
        MOVVC   r4, r3
        Pull    "r0,r1,r3,pc"

; ****************************************************************************
;
;       ReadInfo - return various words about PCI devices
;
;       On entry
;         R0  Bitset of required results
;         R1  Pointer to buffer to receive word aligned word results
;         R2  Length in bytes of buffer
;         R3  PCI function number
;
;       On exit
;         R0  Preserved
;         R1  Preserved, a pointer to results in order (lowest bit number
;             at the lowest address)
;         R2  Length of results
;         R3  Preserved
;
;       Bitset in R0, values;
;
;         Bit  0 ==> Device/function number
;         Bit  1 ==> Bus number
;         Bit  2 ==> Function number of parent bridge (0 if none)
;         Bit  3 ==> Slot number
;         Bit  4 ==> Vendor/device ID
;         Bit  5 ==> Revision ID
;         Bit  6 ==> Subsystem vendor/subsystem ID
;         Bit  7 ==> Class code (24 bits)
;         Bit  8 ==> CMOS address
;         Bit  9 ==> CMOS size in bytes
;         Bit 10 ==> Pointer to description (0 for none)
;         Bit 11 ==> Device vector number
;         Bit 12 ==> Ethernet address (low 32 bits)
;         Bit 13 ==> Ethernet address (high 16 bits)
;         Bit 14 ==> Logical number of the primary DMA channel

ReadInfo ROUT
        Push    "r0-r6, lr"
        BL      ValidateHandle
        BVS     ExitReadInfo
        LDMIA   sp, { r0, r1, r10 }                     ; Entry values of R0, R1 & R2
        MOV     r5, #0                                  ; Number of bytes used so far
        MOV     r6, #-1                                 ; Initialise the bit counter
ReadInfoLoop
        BVS     ExitReadInfo
        INC     r6
        TEQ     r6, #(ReadInfoTableEnd-ReadInfoTable)/4
        BEQ     TestRemainingBits
        ;       R0  = Bitset of things to do
        ;       R1  = Pointer to the word to write to
        ;       R3  = Function handle
        ;       R5  = Number of bytes used so far
        ;       R6  = The number we are up to 0, 1, 2, 3, 4 ...
        ;       R10 = Size of the buffer in bytes

        MOV     r14, #1
        ANDS    r14, r0, r14, LSL r6
        BEQ     ReadInfoLoop
        INC     r5, 4
        CMP     r5, r10
        BGT     ReadTooMuchInfo
  [  DebugInterface
        DREG    r1, "Calling with a data pointer of &"
  ]
        CLRV
        JumpAddress lr, ReadInfoTableEnd, Forward
        ADD     pc, pc, r6, LSL #2
        NOP
ReadInfoTable
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_DevFn
        B       ReadInfo_DevFn
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_Bus
        B       ReadInfo_Bus
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_ParentBridge
        B       ReadInfo_ParentBridge
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_Slot
        B       ReadInfo_Slot
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_DeviceID
        B       ReadInfo_DeviceID
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_RevisionID
        B       ReadInfo_RevisionID
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_SubsystemID
        B       ReadInfo_SubsystemID
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_ClassCode
        B       ReadInfo_ClassCode
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_CMOSAddress
        B       ReadInfo_CMOSAddress
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_CMOSSize
        B       ReadInfo_CMOSSize
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_Description
        B       ReadInfo_Description
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_IntDeviceVector
        B       ReadInfo_IntDeviceVector
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_EthernetAddressLow
        B       ReadInfo_EthernetLow
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_EthernetAddressHigh
        B       ReadInfo_EthernetHigh
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_DMA
        B       ReadInfo_DMA
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_Addresses
        B       ReadInfo_Addresses
        ASSERT  (1 :SHL: ((.-ReadInfoTable)/4)) = PCI_ReadInfo_Vendor
        B       ReadInfo_VendorString

ReadInfoTableEnd
  [  DebugInterface
        BVS     %57
        DREG    r2, "Data returned is &"
        B       %58
57
        ADD     r14, r0, #4
        DSTRING r14, "Error from ReadInfo_<thing>: "
58
  ]
        STRVC   r2, [ r1 ], #4
        B       ReadInfoLoop


TestRemainingBits
  [  DebugInterface
        DREG    wp, "WP = &"
  ]
        MOVS    r0, r0, ASR r6
        STREQ   r5, [ sp, #8 ]                          ; Poke the exit value of R2
        BNE     UnexpectedBitsSet
ExitReadInfo
        STRVS   r0, [ sp, #0 ]
        Pull    "r0-r6, pc"

UnexpectedBitsSet
        ADRL    r0, ErrorBlock_BadRead
        B       ErrorExitReadInfo

ReadTooMuchInfo
        ADRL    r0, ErrorBlock_CDATBufferOverflow
ErrorExitReadInfo
  [  DebugInterface
        DREG    r0, "Error is at &"
  ]
        BL      copy_error_zero
        B       ExitReadInfo

        ;       Implementation of the various bits, return the value in R2

ReadInfo_DevFn
        LDRB    r2, [ r11, #PCIDesc_DevFn ]
        MOV     pc, lr

ReadInfo_Bus
        LDRB    r2, [ r11, #PCIDesc_Bus ]
        MOV     pc, lr

ReadInfo_ParentBridge
        B       UnexpectedBitsSet

ReadInfo_Slot
        LDRB    r2, [ r11, #PCIDesc_Slot ]
        MOV     pc, lr

ReadInfo_DeviceID
        LDR     r2, [ r11, #PCIDesc_VendorID ]
        MOV     pc, lr

ReadInfo_RevisionID
        LDRB    r2, [ r11, #PCIDesc_RevisionID ]
        MOV     pc, lr

ReadInfo_SubsystemID
        LDR     r2, [ r11, #PCIDesc_SubsystemVendorID ]
        MOV     pc, lr

ReadInfo_ClassCode
        LDR     r2, [ r11, #PCIDesc_ClassCode ]
        MOV     pc, lr

CMOSTable
        = PoduleCMOS0, PoduleCMOS1, PoduleCMOS2, PoduleCMOS3
        = PoduleCMOS4, PoduleCMOS5, PoduleCMOS6, PoduleCMOS7
        = PoduleCMOS8
        ALIGN

ReadInfo_CMOSAddress
ReadInfo_CMOSSize
        LDRB    r2, [ r11, #PCIDesc_DevFn ]
        TST     r2, #7
        MOVNE   r2, #0                  ; no CMOS if not function 0
        MOVNE   pc, lr
        LDRB    r2, [ r11, #PCIDesc_SlotFlags ]
        TST     r2, #1:SHL:6            ; if "NIC", call it slot 8
        MOVNE   r2, #8
        LDREQB  r2, [ r11, #PCIDesc_Slot ]
        CMP     r2, #0
        MOVEQ   pc, lr
        CMP     r2, #MaxCMOSSlot
        MOVHI   r2, #0
        MOVHI   pc, lr
        Push    "lr"
        ASSERT  PCI_ReadInfo_CMOSAddress = 1:SHL:8
        TEQ     r6, #8
        ADREQ   lr, CMOSTable
        LDREQB  r2, [lr, r2]
        MOVNE   r2, #4
        Pull    "pc"

ReadInfo_IntDeviceVector
        LDRB    r2, [ r11, #PCIDesc_IntLine ]
        MOV     pc, lr

ReadInfo_DMA
        MOV     r2, #-1
        MOV     pc, lr

ReadInfo_Addresses
        LDRB    r2, [ r11, #PCIDesc_HeaderType ]
        TEQ     r2, #0
        MOVEQ   r2, #6
        MOVNE   r2, #2
        MOV     pc, lr

ReadInfo_EthernetLow
        ; Only give Ethernet address to onboard NIC
        LDRB    r2, [ r11, #PCIDesc_SlotFlags ]
        TST     r2, #1:SHL:6
        ADREQL  r0, ErrorBlock_ECNoNet
        BEQ     copy_error_zero

        Push    "r0, r1, lr"
        MOV     r0, #4
        SWI     XOS_ReadSysInfo
        BVS     ExitReadInfo_EthernetHigh
        MOVS    r2, r0
        BNE     ExitReadInfo_EthernetHigh
        TEQ     r1, #0
        ADREQL  r0, ErrorBlock_NDallas
        BLEQ    copy_error_zero
ExitReadInfo_EthernetLow
        STRVS   r0, [ sp, #0 ]
        Pull    "r0, r1, pc"

ReadInfo_EthernetHigh
        ; Only give Ethernet address to onboard NIC
        LDRB    r2, [ r11, #PCIDesc_SlotFlags ]
        TST     r2, #1:SHL:6
        ADREQL  r0, ErrorBlock_ECNoNet
        BEQ     copy_error_zero

        Push    "r0, r1, lr"
        MOV     r0, #4
        SWI     XOS_ReadSysInfo
        BVS     ExitReadInfo_EthernetHigh
        MOVS    r2, r1
        BNE     ExitReadInfo_EthernetHigh
        TEQ     r0, #0
        ADREQL  r0, ErrorBlock_NDallas
        BLEQ    copy_error_zero
ExitReadInfo_EthernetHigh
        STRVS   r0, [ sp, #0 ]
        Pull    "r0, r1, pc"

ReadInfo_VendorString ROUT
        ;       In:  R11 is a pointer to the PCIDescNode
        ;       Out: R2 is a pointer to the Vendor Description if it exists
        ;       All other registers preserved
        Push    "r0-r1,r3-r7,lr"
        LDRH    r0, [r11, #PCIDesc_VendorID]
        MOV     r1, #Service_PCI
        MOV     r2, #1
        SWI     XOS_ServiceCall         ; see if anyone claims the lookup description call
        TEQ     r1, #0
        Pull    "r0-r1,r3-r7,pc",EQ
        BL      open_message_file
        BVS     %FT99

        MOV     r1, #"V"                ; Try looking for a specific device
        STRB    r1, [sp, #-8]!
        ADD     r1, sp, #1
        MOV     r2, #5
        SWI     XOS_ConvertHex4
        BVS     %FT98
        ADR     r2, vendor_buffer
        MOV     r3, #?vendor_buffer
        BL      SearchInMessages
        MOVVS   r2, #0                  ; Dunno
        CLRV
98      ADD     sp, sp, #8
99      Pull    "r0-r1,r3-r7,pc"

ReadInfo_Description
        ;       In:  R11 is a pointer to the PCIDescNode
        ;       Out: R2 is a pointer to the Description if it exists
        ;       All other registers preserved
        Push    "r0-r1,r3-r7,lr"
        MOV     r1, #Service_PCI
        MOV     r2, #0
        SWI     XOS_ServiceCall         ; see if anyone claims the lookup description call
        TEQ     r1, #0
        Pull    "r0-r1,r3-r7,pc",EQ
        BL      open_message_file
        BVS     %FT99

        MOV     r0, #"D"                ; Try looking for a specific device
        STRB    r0, [sp, #-12]!
        ASSERT  (PCIDesc_DeviceID - PCIDesc_VendorID) = 2
      [ SupportARMv6
        LDR     r0, [r11, #PCIDesc_VendorID]
        MOV     r0, r0, ROR #16
      |
        LDR     r0, [r11, #PCIDesc_VendorID+2]
      ]
        ADD     r1, sp, #1
        MOV     r2, #9
        SWI     XOS_ConvertHex8
        BVS     %FT98
        ADR     r2, name_buffer
        MOV     r3, #?name_buffer
        BL      SearchInMessages
        BVC     %FT98                   ; got it

        MOV     r0, #"C"                ; Try looking for the class
        STRB    r0, [sp, #0]
        LDR     r0, [r11, #PCIDesc_ClassCode]
        ADD     r1, sp, #1
        MOV     r2, #7
        SWI     XOS_ConvertHex6
        BVS     %FT98
        ADR     r2, name_buffer
        BL      SearchInMessages

        MOVVS   r2, #0                  ; Dunno
        CLRV
98      ADD     sp, sp, #12
99      Pull    "r0-r1,r3-r7,pc"

SearchInMessages
        ; In: R1 points to the token
        ;     R2 points to some suitable RAM
        ;     R3 length of RAM available
        Push    "lr"
        ADR     r0, message_file_block
        ADD     r1, sp, #4              ; we just pushed lr
        MOV     r4, #0
        MOV     r5, #0
        MOV     r6, #0
        MOV     r7, #0
        SWI     XMessageTrans_Lookup
        Pull    "pc"

        END
