// Seed: 476914026
module module_0 (
    input tri1 id_0
    , id_5,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_6;
  always id_5 <= -1'b0;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    inout wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    inout uwire id_7,
    input wand id_8,
    output tri id_9,
    output wor id_10,
    output wand id_11,
    input tri id_12,
    input supply1 id_13,
    input wor id_14,
    input tri id_15,
    output tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    input supply1 id_19,
    output wire id_20,
    input wire id_21
);
  wor [-1 : -1] id_23, id_24, id_25;
  parameter id_26 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_5
  );
  assign id_23 = 1;
endmodule
