Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  4 15:31:21 2020
| Host         : AK113-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mcs_top_control_sets_placed.rpt
| Design       : mcs_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           47 |
| Yes          | No                    | No                     |              38 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             202 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                                                          Enable Signal                                                                          |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  nolabel_line60/clk2/CLK |                                                                                                                                                                 |                                                                                                                                                    |                1 |              1 |
|  nolabel_line60/clk2/CLK |                                                                                                                                                                 | nolabel_line60/display/VS0                                                                                                                         |                1 |              1 |
|  nolabel_line60/clk2/CLK |                                                                                                                                                                 | nolabel_line60/display/HS0                                                                                                                         |                1 |              1 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/en_16x_baud                   | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.FDRE_I/tx_Data_Enable                                                    |                1 |              1 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[7]_i_1_n_0                                                                       |                1 |              1 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Out1                          |                                                                                                                                                    |                1 |              1 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                          |                1 |              1 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Use_Async_Reset.sync_reset_reg_0 |                1 |              1 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                            |                1 |              1 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                  |                1 |              1 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Clk_En_I_2 |                                                                                                                                                    |                1 |              1 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_I_1                    |                                                                                                                                                    |                1 |              1 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                     |                1 |              1 |
|  clk0/CLK                |                                                                                                                                                                 |                                                                                                                                                    |                1 |              2 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.FDRE_I/tx_Data_Enable                                                                 | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                3 |              3 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/en_16x_baud                   |                                                                                                                                                    |                1 |              3 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6]_i_1_n_0                                                 |                1 |              4 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                            |                2 |              4 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                   |                2 |              4 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                |                2 |              5 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_2                     |                2 |              5 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                              |                                                                                                                                                    |                2 |              5 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                              | mcs_0/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                          |                1 |              6 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                     |                2 |              7 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I4/gpo4_write                                                                                                     | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                2 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/en_16x_baud                   | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/mid_Start_Bit                                        |                2 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write                                                                            | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                1 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I1/gpo1_write                                                                                                     | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                2 |              8 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.RX_Data[7]_i_1_n_0                                                       |                5 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/uart_tx_write                                                                                                                          | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                2 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I2/gpo2_write                                                                                                     | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                1 |              8 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I3/gpo3_write                                                                                                     | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                3 |              8 |
|  nolabel_line60/clk2/CLK |                                                                                                                                                                 | nolabel_line60/display/hcounter[10]_i_1_n_0                                                                                                        |                5 |             11 |
|  nolabel_line60/clk2/CLK | nolabel_line60/display/eqOp                                                                                                                                     | nolabel_line60/display/vcounter[10]_i_1_n_0                                                                                                        |                4 |             11 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                           | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                            |                5 |             13 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                            |                4 |             14 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                            |                7 |             16 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                           | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                            |               12 |             16 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | clk0/period_count[0]_i_1_n_0                                                                                                                       |                6 |             21 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 | nolabel_line60/clk2/period_count[0]_i_1__0_n_0                                                                                                     |                6 |             21 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                 |                                                                                                                                                    |               22 |             32 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                            |                                                                                                                                                    |               11 |             45 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                 | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                            |               29 |             83 |
|  clk_fpga_IBUF_BUFG      |                                                                                                                                                                 |                                                                                                                                                    |               39 |             89 |
|  clk_fpga_IBUF_BUFG      | mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                       |                                                                                                                                                    |               32 |            128 |
+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


