#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2797980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2797b10 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x277ab40 .functor NOT 1, L_0x27e0020, C4<0>, C4<0>, C4<0>;
L_0x27a6d10 .functor XOR 2, L_0x27dfb40, L_0x27dfd00, C4<00>, C4<00>;
L_0x27dff10 .functor XOR 2, L_0x27a6d10, L_0x27dfe40, C4<00>, C4<00>;
v0x27cdf20_0 .net *"_ivl_10", 1 0, L_0x27dfe40;  1 drivers
v0x27ce020_0 .net *"_ivl_12", 1 0, L_0x27dff10;  1 drivers
v0x27ce100_0 .net *"_ivl_2", 1 0, L_0x27dfaa0;  1 drivers
v0x27ce1c0_0 .net *"_ivl_4", 1 0, L_0x27dfb40;  1 drivers
v0x27ce2a0_0 .net *"_ivl_6", 1 0, L_0x27dfd00;  1 drivers
v0x27ce3d0_0 .net *"_ivl_8", 1 0, L_0x27a6d10;  1 drivers
v0x27ce4b0_0 .var "clk", 0 0;
v0x27ce550_0 .net "f_dut", 0 0, v0x27cd3c0_0;  1 drivers
v0x27ce5f0_0 .net "f_ref", 0 0, L_0x27defe0;  1 drivers
v0x27ce720_0 .net "g_dut", 0 0, v0x27cd480_0;  1 drivers
v0x27ce7c0_0 .net "g_ref", 0 0, L_0x2798650;  1 drivers
v0x27ce860_0 .net "resetn", 0 0, v0x27cc910_0;  1 drivers
v0x27ce900_0 .var/2u "stats1", 223 0;
v0x27ce9a0_0 .var/2u "strobe", 0 0;
v0x27cea40_0 .net "tb_match", 0 0, L_0x27e0020;  1 drivers
v0x27ceae0_0 .net "tb_mismatch", 0 0, L_0x277ab40;  1 drivers
v0x27ceba0_0 .net "x", 0 0, v0x27cc9e0_0;  1 drivers
v0x27ced50_0 .net "y", 0 0, v0x27ccae0_0;  1 drivers
E_0x278f960/0 .event negedge, v0x27cbf50_0;
E_0x278f960/1 .event posedge, v0x27cbf50_0;
E_0x278f960 .event/or E_0x278f960/0, E_0x278f960/1;
L_0x27dfaa0 .concat [ 1 1 0 0], L_0x2798650, L_0x27defe0;
L_0x27dfb40 .concat [ 1 1 0 0], L_0x2798650, L_0x27defe0;
L_0x27dfd00 .concat [ 1 1 0 0], v0x27cd480_0, v0x27cd3c0_0;
L_0x27dfe40 .concat [ 1 1 0 0], L_0x2798650, L_0x27defe0;
L_0x27e0020 .cmp/eeq 2, L_0x27dfaa0, L_0x27dff10;
S_0x2797ca0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x2797b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x275da40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x275da80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x275dac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x275db00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x275db40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x275db80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x275dbc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x275dc00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x275dc40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x277ad20 .functor OR 1, L_0x27df2b0, L_0x27df560, C4<0>, C4<0>;
L_0x2798650 .functor OR 1, L_0x277ad20, L_0x27df820, C4<0>, C4<0>;
v0x277abb0_0 .net *"_ivl_0", 31 0, L_0x27cee70;  1 drivers
L_0x7f6b3aa890a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x277ad90_0 .net *"_ivl_11", 27 0, L_0x7f6b3aa890a8;  1 drivers
L_0x7f6b3aa890f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27cb330_0 .net/2u *"_ivl_12", 31 0, L_0x7f6b3aa890f0;  1 drivers
v0x27cb420_0 .net *"_ivl_14", 0 0, L_0x27df2b0;  1 drivers
v0x27cb4e0_0 .net *"_ivl_16", 31 0, L_0x27df420;  1 drivers
L_0x7f6b3aa89138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cb610_0 .net *"_ivl_19", 27 0, L_0x7f6b3aa89138;  1 drivers
L_0x7f6b3aa89180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x27cb6f0_0 .net/2u *"_ivl_20", 31 0, L_0x7f6b3aa89180;  1 drivers
v0x27cb7d0_0 .net *"_ivl_22", 0 0, L_0x27df560;  1 drivers
v0x27cb890_0 .net *"_ivl_25", 0 0, L_0x277ad20;  1 drivers
v0x27cb950_0 .net *"_ivl_26", 31 0, L_0x27df780;  1 drivers
L_0x7f6b3aa891c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cba30_0 .net *"_ivl_29", 27 0, L_0x7f6b3aa891c8;  1 drivers
L_0x7f6b3aa89018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cbb10_0 .net *"_ivl_3", 27 0, L_0x7f6b3aa89018;  1 drivers
L_0x7f6b3aa89210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x27cbbf0_0 .net/2u *"_ivl_30", 31 0, L_0x7f6b3aa89210;  1 drivers
v0x27cbcd0_0 .net *"_ivl_32", 0 0, L_0x27df820;  1 drivers
L_0x7f6b3aa89060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27cbd90_0 .net/2u *"_ivl_4", 31 0, L_0x7f6b3aa89060;  1 drivers
v0x27cbe70_0 .net *"_ivl_8", 31 0, L_0x27df170;  1 drivers
v0x27cbf50_0 .net "clk", 0 0, v0x27ce4b0_0;  1 drivers
v0x27cc010_0 .net "f", 0 0, L_0x27defe0;  alias, 1 drivers
v0x27cc0d0_0 .net "g", 0 0, L_0x2798650;  alias, 1 drivers
v0x27cc190_0 .var "next", 3 0;
v0x27cc270_0 .net "resetn", 0 0, v0x27cc910_0;  alias, 1 drivers
v0x27cc330_0 .var "state", 3 0;
v0x27cc410_0 .net "x", 0 0, v0x27cc9e0_0;  alias, 1 drivers
v0x27cc4d0_0 .net "y", 0 0, v0x27ccae0_0;  alias, 1 drivers
E_0x27900c0 .event anyedge, v0x27cc330_0, v0x27cc410_0, v0x27cc4d0_0;
E_0x27729f0 .event posedge, v0x27cbf50_0;
L_0x27cee70 .concat [ 4 28 0 0], v0x27cc330_0, L_0x7f6b3aa89018;
L_0x27defe0 .cmp/eq 32, L_0x27cee70, L_0x7f6b3aa89060;
L_0x27df170 .concat [ 4 28 0 0], v0x27cc330_0, L_0x7f6b3aa890a8;
L_0x27df2b0 .cmp/eq 32, L_0x27df170, L_0x7f6b3aa890f0;
L_0x27df420 .concat [ 4 28 0 0], v0x27cc330_0, L_0x7f6b3aa89138;
L_0x27df560 .cmp/eq 32, L_0x27df420, L_0x7f6b3aa89180;
L_0x27df780 .concat [ 4 28 0 0], v0x27cc330_0, L_0x7f6b3aa891c8;
L_0x27df820 .cmp/eq 32, L_0x27df780, L_0x7f6b3aa89210;
S_0x27cc650 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x2797b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x27cc820_0 .net "clk", 0 0, v0x27ce4b0_0;  alias, 1 drivers
v0x27cc910_0 .var "resetn", 0 0;
v0x27cc9e0_0 .var "x", 0 0;
v0x27ccae0_0 .var "y", 0 0;
E_0x278fbc0 .event negedge, v0x27cbf50_0;
S_0x27ccbe0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x2797b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x2761f50 .param/l "STATE_A" 1 4 14, C4<000>;
P_0x2761f90 .param/l "STATE_B" 1 4 15, C4<001>;
P_0x2761fd0 .param/l "STATE_C" 1 4 16, C4<010>;
P_0x2762010 .param/l "STATE_D" 1 4 17, C4<011>;
P_0x2762050 .param/l "STATE_E" 1 4 18, C4<100>;
P_0x2762090 .param/l "STATE_F" 1 4 19, C4<101>;
P_0x27620d0 .param/l "STATE_G" 1 4 20, C4<110>;
v0x27cd2b0_0 .net "clk", 0 0, v0x27ce4b0_0;  alias, 1 drivers
v0x27cd3c0_0 .var "f", 0 0;
v0x27cd480_0 .var "g", 0 0;
v0x27cd520_0 .var "next_state", 2 0;
v0x27cd600_0 .net "resetn", 0 0, v0x27cc910_0;  alias, 1 drivers
v0x27cd740_0 .var "state", 2 0;
v0x27cd820_0 .net "x", 0 0, v0x27cc9e0_0;  alias, 1 drivers
v0x27cd910_0 .var "x_sequence", 2 0;
v0x27cd9f0_0 .net "y", 0 0, v0x27ccae0_0;  alias, 1 drivers
v0x27cdb20_0 .var "y_counter", 1 0;
E_0x27cd180 .event anyedge, v0x27cd740_0;
E_0x27cd1e0/0 .event anyedge, v0x27cd740_0, v0x27cc270_0, v0x27cd910_0, v0x27cc4d0_0;
E_0x27cd1e0/1 .event anyedge, v0x27cdb20_0;
E_0x27cd1e0 .event/or E_0x27cd1e0/0, E_0x27cd1e0/1;
E_0x27cd250/0 .event negedge, v0x27cc270_0;
E_0x27cd250/1 .event posedge, v0x27cbf50_0;
E_0x27cd250 .event/or E_0x27cd250/0, E_0x27cd250/1;
S_0x27cdd00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x2797b10;
 .timescale -12 -12;
E_0x27ad3f0 .event anyedge, v0x27ce9a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ce9a0_0;
    %nor/r;
    %assign/vec4 v0x27ce9a0_0, 0;
    %wait E_0x27ad3f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27cc650;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cc910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ccae0_0, 0, 1;
    %wait E_0x27729f0;
    %wait E_0x27729f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cc910_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278fbc0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x27cc910_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x27ccae0_0, 0;
    %assign/vec4 v0x27cc9e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2797ca0;
T_2 ;
    %wait E_0x27729f0;
    %load/vec4 v0x27cc270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27cc330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27cc190_0;
    %assign/vec4 v0x27cc330_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2797ca0;
T_3 ;
Ewait_0 .event/or E_0x27900c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27cc330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x27cc410_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x27cc410_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x27cc410_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x27cc4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x27cc4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x27cc190_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27ccbe0;
T_4 ;
    %wait E_0x27cd250;
    %load/vec4 v0x27cd600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27cd740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27cdb20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27cd910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27cd520_0;
    %assign/vec4 v0x27cd740_0, 0;
    %load/vec4 v0x27cd740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd3c0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x27cd740_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x27cd910_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x27cd820_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27cd910_0, 0;
T_4.10 ;
    %load/vec4 v0x27cd740_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x27cdb20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x27cdb20_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27cdb20_0, 0;
T_4.13 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27ccbe0;
T_5 ;
    %wait E_0x27cd1e0;
    %load/vec4 v0x27cd740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x27cd600_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x27cd910_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
T_5.12 ;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x27cd9f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x27cdb20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
T_5.16 ;
T_5.14 ;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x27cd520_0, 0, 3;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27ccbe0;
T_6 ;
    %wait E_0x27cd180;
    %load/vec4 v0x27cd740_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd480_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cd480_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cd480_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2797b10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce9a0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2797b10;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ce4b0_0;
    %inv;
    %store/vec4 v0x27ce4b0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2797b10;
T_9 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27cc820_0, v0x27ceae0_0, v0x27ce4b0_0, v0x27ce860_0, v0x27ceba0_0, v0x27ced50_0, v0x27ce5f0_0, v0x27ce550_0, v0x27ce7c0_0, v0x27ce720_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2797b10;
T_10 ;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_10.1 ;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_10.3 ;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2797b10;
T_11 ;
    %wait E_0x278f960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
    %load/vec4 v0x27cea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce900_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x27ce5f0_0;
    %load/vec4 v0x27ce5f0_0;
    %load/vec4 v0x27ce550_0;
    %xor;
    %load/vec4 v0x27ce5f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x27ce7c0_0;
    %load/vec4 v0x27ce7c0_0;
    %load/vec4 v0x27ce720_0;
    %xor;
    %load/vec4 v0x27ce7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x27ce900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce900_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/2013_q2bfsm/iter0/response7/top_module.sv";
