Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Oct 24 17:52:22 2022
| Host         : jlb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arithmetic_system_top_timing_summary_routed.rpt -pb arithmetic_system_top_timing_summary_routed.pb -rpx arithmetic_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arithmetic_system_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.934ns  (logic 5.584ns (43.175%)  route 7.350ns (56.825%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.776     6.926    sel0[3]
    SLICE_X56Y15         LUT5 (Prop_lut5_I3_O)        0.146     7.072 r  SEG_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.123     9.195    SEG_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.934 r  SEG_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.934    SEG_7[3]
    V8                                                                r  SEG_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.906ns  (logic 5.333ns (41.324%)  route 7.573ns (58.676%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.842     6.992    sel0[3]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.280     9.396    SEG_7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.906 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.906    SEG_7[6]
    W7                                                                r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.850ns  (logic 5.579ns (43.418%)  route 7.271ns (56.582%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.768     6.918    sel0[3]
    SLICE_X56Y15         LUT5 (Prop_lut5_I3_O)        0.152     7.070 r  SEG_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.052     9.122    SEG_7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.728    12.850 r  SEG_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.850    SEG_7[1]
    V5                                                                r  SEG_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.795ns  (logic 5.358ns (41.875%)  route 7.437ns (58.125%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.833     6.983    sel0[3]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.107 r  SEG_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.153     9.260    SEG_7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.795 r  SEG_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.795    SEG_7[4]
    U8                                                                r  SEG_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 5.352ns (41.988%)  route 7.394ns (58.012%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.768     6.918    sel0[3]
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.042 r  SEG_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.175     9.217    SEG_7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.746 r  SEG_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.746    SEG_7[5]
    W6                                                                r  SEG_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 5.343ns (42.114%)  route 7.344ns (57.886%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.579     4.026    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.150 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.776     6.926    sel0[3]
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.050 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116     9.166    SEG_7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.686 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.686    SEG_7[2]
    U5                                                                r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.078ns  (logic 5.354ns (44.331%)  route 6.724ns (55.669%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=10, routed)          1.872     3.323    B_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.447 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.896     4.343    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.467 r  SEG_7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.038     6.506    sel0[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  SEG_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.546    SEG_7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.078 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.078    SEG_7[0]
    U7                                                                r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.505ns (50.613%)  route 1.469ns (49.387%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.890     1.114    SEL_IBUF
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.159 r  SEG_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.579     1.738    SEG_7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.974 r  SEG_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.974    SEG_7[4]
    U8                                                                r  SEG_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.000ns  (logic 1.481ns (49.375%)  route 1.519ns (50.625%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.881     1.105    SEL_IBUF
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.150 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.638     1.788    SEG_7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.000 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.000    SEG_7[6]
    W7                                                                r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.490ns (48.615%)  route 1.575ns (51.385%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           1.030     1.254    SEL_IBUF
    SLICE_X56Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.299 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.545     1.844    SEG_7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.065 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.065    SEG_7[2]
    U5                                                                r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.083ns  (logic 1.548ns (50.202%)  route 1.535ns (49.798%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           1.025     1.249    SEL_IBUF
    SLICE_X56Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  SEG_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.805    SEG_7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.083 r  SEG_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.083    SEG_7[1]
    V5                                                                r  SEG_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.499ns (48.069%)  route 1.620ns (51.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SEL_IBUF_inst/O
                         net (fo=7, routed)           1.025     1.249    SEL_IBUF
    SLICE_X56Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  SEG_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.595     1.889    SEG_7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.119 r  SEG_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.119    SEG_7[5]
    W6                                                                r  SEG_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.502ns (48.140%)  route 1.618ns (51.860%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           1.142     1.366    SEL_IBUF
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.411 r  SEG_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.887    SEG_7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.119 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.119    SEG_7[0]
    U7                                                                r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.571ns (49.626%)  route 1.594ns (50.374%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           1.030     1.254    SEL_IBUF
    SLICE_X56Y15         LUT5 (Prop_lut5_I4_O)        0.044     1.298 r  SEG_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.565     1.863    SEG_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.165 r  SEG_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.165    SEG_7[3]
    V8                                                                r  SEG_7[3] (OUT)
  -------------------------------------------------------------------    -------------------





