read_verilog test.v
show half_adder
