# OTA_design

**design parameters are as given below**

Supply voltage Vdd=1.8 V(standard for 180nm technology)

biasing voltage for M0 Vb=0.42 V

biasing voltage for M2,M1=0.32 V

biasing voltage for composite transistor pair Vcmfb= 1 V

W(for all)=0.42um

L(for all)=0.18um

Cl(load capacitor)=1p F
