{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595373398765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595373398765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 20:16:38 2020 " "Processing started: Tue Jul 21 20:16:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595373398765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595373398765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q52 -c q52 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q52 -c q52" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595373398766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595373399117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 q52 " "Found entity 1: q52" {  } { { "q52.bdf" "" { Schematic "C:/Users/rodri/Desktop/EEA-21/labs/lab6/q52/q52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595373399153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595373399153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q52 " "Elaborating entity \"q52\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595373399179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFF2 JKFF2:inst " "Elaborating entity \"JKFF2\" for hierarchy \"JKFF2:inst\"" {  } { { "q52.bdf" "inst" { Schematic "C:/Users/rodri/Desktop/EEA-21/labs/lab6/q52/q52.bdf" { { 96 80 192 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595373399209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JKFF2:inst " "Elaborated megafunction instantiation \"JKFF2:inst\"" {  } { { "q52.bdf" "" { Schematic "C:/Users/rodri/Desktop/EEA-21/labs/lab6/q52/q52.bdf" { { 96 80 192 200 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595373399209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst100 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst100\"" {  } { { "q52.bdf" "inst100" { Schematic "C:/Users/rodri/Desktop/EEA-21/labs/lab6/q52/q52.bdf" { { -224 112 192 -104 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595373399225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst100 " "Elaborated megafunction instantiation \"21mux:inst100\"" {  } { { "q52.bdf" "" { Schematic "C:/Users/rodri/Desktop/EEA-21/labs/lab6/q52/q52.bdf" { { -224 112 192 -104 "inst100" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595373399226 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jkff2:inst\|2 jkff2:inst\|2~_emulated jkff2:inst\|2~1 " "Register \"jkff2:inst\|2\" is converted into an equivalent circuit using register \"jkff2:inst\|2~_emulated\" and latch \"jkff2:inst\|2~1\"" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1595373399684 "|q52|jkff2:inst|2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jkff2:inst3\|2 jkff2:inst3\|2~_emulated jkff2:inst3\|2~1 " "Register \"jkff2:inst3\|2\" is converted into an equivalent circuit using register \"jkff2:inst3\|2~_emulated\" and latch \"jkff2:inst3\|2~1\"" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1595373399684 "|q52|jkff2:inst3|2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jkff2:inst2\|2 jkff2:inst2\|2~_emulated jkff2:inst2\|2~1 " "Register \"jkff2:inst2\|2\" is converted into an equivalent circuit using register \"jkff2:inst2\|2~_emulated\" and latch \"jkff2:inst2\|2~1\"" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1595373399684 "|q52|jkff2:inst2|2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jkff2:inst1\|2 jkff2:inst1\|2~_emulated jkff2:inst1\|2~1 " "Register \"jkff2:inst1\|2\" is converted into an equivalent circuit using register \"jkff2:inst1\|2~_emulated\" and latch \"jkff2:inst1\|2~1\"" {  } { { "jkff2.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1595373399684 "|q52|jkff2:inst1|2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1595373399684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595373399784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595373400244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595373400244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595373400357 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595373400357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595373400357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595373400357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595373400389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 20:16:40 2020 " "Processing ended: Tue Jul 21 20:16:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595373400389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595373400389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595373400389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595373400389 ""}
