Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 18 19:19:03 2022
| Host         : DESKTOP-L2NDSED running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file COUNTER_control_sets_placed.rpt
| Design       : COUNTER
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |              19 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-------------------+------------------+----------------+--------------+
|  f0/CLK        | sm0/LED0      |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               |                   |                1 |              2 |         2.00 |
|  b2/CO_reg_0   | sm0/E[0]      | sm0/CRST_reg_0[0] |                1 |              4 |         4.00 |
|  b1/CLK        | sm0/E[0]      | sm0/CRST_reg_0[0] |                1 |              5 |         5.00 |
|  b0/CLK        | sm0/E[0]      | sm0/CRST_reg_0[0] |                1 |              5 |         5.00 |
|  f0/CLK        | sm0/E[0]      | sm0/CRST_reg_0[0] |                2 |              5 |         2.50 |
|  f0/CLK        |               | btnC_IBUF         |                3 |              7 |         2.33 |
|  f0/CLK        | sm0/clock0    |                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |               | f0/guard          |                4 |             15 |         3.75 |
+----------------+---------------+-------------------+------------------+----------------+--------------+


