/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [27:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  reg [3:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_39z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [16:0] celloutsig_0_45z;
  reg [3:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  reg [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_5z[0]) & (celloutsig_0_6z[6] | celloutsig_0_2z));
  assign celloutsig_1_5z = celloutsig_1_4z[12] | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_13z[5]);
  assign celloutsig_1_19z = celloutsig_1_16z[1] | ~(celloutsig_1_4z[1]);
  assign celloutsig_0_14z = celloutsig_0_13z | ~(celloutsig_0_10z[1]);
  assign celloutsig_0_21z = celloutsig_0_7z[1] | ~(celloutsig_0_2z);
  assign celloutsig_1_7z = celloutsig_1_0z[6] | celloutsig_1_3z[4];
  assign celloutsig_1_11z = celloutsig_1_7z | celloutsig_1_3z[4];
  assign celloutsig_1_15z = celloutsig_1_3z[1] | celloutsig_1_4z[3];
  assign celloutsig_0_31z = { celloutsig_0_27z[15:5], celloutsig_0_13z, celloutsig_0_13z } + celloutsig_0_23z[12:0];
  assign celloutsig_1_0z = in_data[183:176] + in_data[181:174];
  assign celloutsig_0_11z = { celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_7z } + celloutsig_0_6z[8:4];
  assign celloutsig_0_1z = in_data[7:4] / { 1'h1, in_data[53:51] };
  assign celloutsig_0_12z = celloutsig_0_8z[3:0] === celloutsig_0_6z[4:1];
  assign celloutsig_0_19z = { in_data[22:5], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_11z } === { celloutsig_0_5z[6], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] >= in_data[168:163];
  assign celloutsig_1_8z = { celloutsig_1_3z[4:1], celloutsig_1_3z, celloutsig_1_7z } >= in_data[181:172];
  assign celloutsig_0_16z = { in_data[77:67], celloutsig_0_10z[3:1], celloutsig_0_9z } >= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_10z[3:1], celloutsig_0_9z, celloutsig_0_1z } >= { in_data[31:25], celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_31z[9:8], celloutsig_0_12z } < { celloutsig_0_8z[2:1], celloutsig_0_36z };
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } < { celloutsig_0_1z[1:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_27z[9:5], celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_23z[9:1] };
  assign celloutsig_0_45z = { celloutsig_0_31z[11:4], celloutsig_0_44z, celloutsig_0_29z } % { 1'h1, celloutsig_0_39z[8:0], celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_3z = { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[163:160] };
  assign celloutsig_0_24z = { celloutsig_0_6z[7:5], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_17z } % { 1'h1, celloutsig_0_15z[6:2], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_6z[7:4], celloutsig_0_21z } % { 1'h1, celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_7z = celloutsig_0_1z[0] ? celloutsig_0_3z[2:0] : celloutsig_0_3z[3:1];
  assign celloutsig_0_10z[3:1] = celloutsig_0_5z[0] ? celloutsig_0_6z[7:5] : celloutsig_0_3z[2:0];
  assign celloutsig_0_29z = celloutsig_0_0z[0] ? { celloutsig_0_7z[0], celloutsig_0_3z, celloutsig_0_22z } : { celloutsig_0_6z[4:1], celloutsig_0_3z };
  assign celloutsig_1_2z = - in_data[181:179];
  assign celloutsig_0_5z = - { celloutsig_0_3z[3:1], celloutsig_0_3z };
  assign celloutsig_0_8z = - celloutsig_0_5z[4:0];
  assign celloutsig_1_6z = celloutsig_1_4z[6:4] !== celloutsig_1_2z;
  assign celloutsig_0_2z = in_data[53:40] !== in_data[49:36];
  assign celloutsig_0_36z = & { celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_17z = celloutsig_1_11z & celloutsig_1_14z[0];
  assign celloutsig_0_15z = { in_data[38], celloutsig_0_6z } >> { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_20z[3:1] >> { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_13z = { celloutsig_1_4z[7:4], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z } << { celloutsig_1_3z[2], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_4z = { in_data[184:180], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } >>> { in_data[163:151], celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[158:154], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z } >>> { celloutsig_1_0z[6:0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_23z = { in_data[48:38], celloutsig_0_1z } >>> in_data[34:20];
  assign celloutsig_0_20z = celloutsig_0_15z[5:2] - { celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_4z[12:5], celloutsig_1_6z } ~^ { in_data[143:138], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = celloutsig_0_8z[4:1] ~^ in_data[28:25];
  assign celloutsig_0_27z = { celloutsig_0_23z[9:1], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_14z } ~^ { celloutsig_0_23z[11:10], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_10z[3:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_6z = { in_data[85], celloutsig_0_3z, celloutsig_0_3z } ^ { celloutsig_0_0z[2:1], celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[74:72];
  always_latch
    if (clkin_data[64]) celloutsig_0_32z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_32z = { celloutsig_0_11z[4:2], celloutsig_0_18z };
  always_latch
    if (clkin_data[96]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_3z = celloutsig_0_1z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_46z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_46z = { celloutsig_0_21z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_9z };
  always_latch
    if (clkin_data[160]) celloutsig_1_9z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_4z[7:6], celloutsig_1_8z, celloutsig_1_6z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_10z = { in_data[184:182], celloutsig_1_2z };
  assign celloutsig_0_10z[0] = celloutsig_0_9z;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
