
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadkeys_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401370 <.init>:
  401370:	stp	x29, x30, [sp, #-16]!
  401374:	mov	x29, sp
  401378:	bl	401790 <ferror@plt+0x60>
  40137c:	ldp	x29, x30, [sp], #16
  401380:	ret

Disassembly of section .plt:

0000000000401390 <memcpy@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 42f000 <ferror@plt+0x2d8d0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <memcpy@plt>:
  4013b0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <__sprintf_chk@plt>:
  4013d0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <__xpg_strerror_r@plt>:
  4013f0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <readlink@plt>:
  401400:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <fputc@plt>:
  401410:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <__snprintf_chk@plt>:
  401420:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <fclose@plt>:
  401430:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <fopen@plt>:
  401440:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <open@plt>:
  401460:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <__strcpy_chk@plt>:
  401470:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <popen@plt>:
  401480:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <strncmp@plt>:
  401490:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <bindtextdomain@plt>:
  4014a0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <__printf_chk@plt>:
  4014c0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <memset@plt>:
  4014d0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <__vfprintf_chk@plt>:
  4014e0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <calloc@plt>:
  4014f0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <strcasecmp@plt>:
  401500:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <realloc@plt>:
  401510:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <getc@plt>:
  401520:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <strdup@plt>:
  401530:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strerror@plt>:
  401540:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <close@plt>:
  401550:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <strrchr@plt>:
  401560:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <__gmon_start__@plt>:
  401570:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <abort@plt>:
  401580:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <access@plt>:
  401590:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <__fprintf_chk@plt>:
  4015c0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <strcmp@plt>:
  4015d0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <strtol@plt>:
  4015f0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <fread@plt>:
  401600:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <__strcat_chk@plt>:
  401620:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

0000000000401630 <scandir@plt>:
  401630:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401634:	ldr	x17, [x16, #320]
  401638:	add	x16, x16, #0x140
  40163c:	br	x17

0000000000401640 <strndup@plt>:
  401640:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401644:	ldr	x17, [x16, #328]
  401648:	add	x16, x16, #0x148
  40164c:	br	x17

0000000000401650 <strchr@plt>:
  401650:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401654:	ldr	x17, [x16, #336]
  401658:	add	x16, x16, #0x150
  40165c:	br	x17

0000000000401660 <fwrite@plt>:
  401660:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401664:	ldr	x17, [x16, #344]
  401668:	add	x16, x16, #0x158
  40166c:	br	x17

0000000000401670 <clearerr@plt>:
  401670:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401674:	ldr	x17, [x16, #352]
  401678:	add	x16, x16, #0x160
  40167c:	br	x17

0000000000401680 <dcngettext@plt>:
  401680:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401684:	ldr	x17, [x16, #360]
  401688:	add	x16, x16, #0x168
  40168c:	br	x17

0000000000401690 <strcpy@plt>:
  401690:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401694:	ldr	x17, [x16, #368]
  401698:	add	x16, x16, #0x170
  40169c:	br	x17

00000000004016a0 <isatty@plt>:
  4016a0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016a4:	ldr	x17, [x16, #376]
  4016a8:	add	x16, x16, #0x178
  4016ac:	br	x17

00000000004016b0 <dcgettext@plt>:
  4016b0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016b4:	ldr	x17, [x16, #384]
  4016b8:	add	x16, x16, #0x180
  4016bc:	br	x17

00000000004016c0 <strncpy@plt>:
  4016c0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016c4:	ldr	x17, [x16, #392]
  4016c8:	add	x16, x16, #0x188
  4016cc:	br	x17

00000000004016d0 <pclose@plt>:
  4016d0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016d4:	ldr	x17, [x16, #400]
  4016d8:	add	x16, x16, #0x190
  4016dc:	br	x17

00000000004016e0 <__errno_location@plt>:
  4016e0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016e4:	ldr	x17, [x16, #408]
  4016e8:	add	x16, x16, #0x198
  4016ec:	br	x17

00000000004016f0 <getenv@plt>:
  4016f0:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  4016f4:	ldr	x17, [x16, #416]
  4016f8:	add	x16, x16, #0x1a0
  4016fc:	br	x17

0000000000401700 <__xstat@plt>:
  401700:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401704:	ldr	x17, [x16, #424]
  401708:	add	x16, x16, #0x1a8
  40170c:	br	x17

0000000000401710 <ioctl@plt>:
  401710:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401714:	ldr	x17, [x16, #432]
  401718:	add	x16, x16, #0x1b0
  40171c:	br	x17

0000000000401720 <setlocale@plt>:
  401720:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401724:	ldr	x17, [x16, #440]
  401728:	add	x16, x16, #0x1b8
  40172c:	br	x17

0000000000401730 <ferror@plt>:
  401730:	adrp	x16, 430000 <ferror@plt+0x2e8d0>
  401734:	ldr	x17, [x16, #448]
  401738:	add	x16, x16, #0x1c0
  40173c:	br	x17

Disassembly of section .text:

0000000000401740 <.text>:
  401740:	mov	x29, #0x0                   	// #0
  401744:	mov	x30, #0x0                   	// #0
  401748:	mov	x5, x0
  40174c:	ldr	x1, [sp]
  401750:	add	x2, sp, #0x8
  401754:	mov	x6, sp
  401758:	movz	x0, #0x0, lsl #48
  40175c:	movk	x0, #0x0, lsl #32
  401760:	movk	x0, #0x40, lsl #16
  401764:	movk	x0, #0x184c
  401768:	movz	x3, #0x0, lsl #48
  40176c:	movk	x3, #0x0, lsl #32
  401770:	movk	x3, #0x40, lsl #16
  401774:	movk	x3, #0xc210
  401778:	movz	x4, #0x0, lsl #48
  40177c:	movk	x4, #0x0, lsl #32
  401780:	movk	x4, #0x40, lsl #16
  401784:	movk	x4, #0xc290
  401788:	bl	4014b0 <__libc_start_main@plt>
  40178c:	bl	401580 <abort@plt>
  401790:	adrp	x0, 42f000 <ferror@plt+0x2d8d0>
  401794:	ldr	x0, [x0, #4040]
  401798:	cbz	x0, 4017a0 <ferror@plt+0x70>
  40179c:	b	401570 <__gmon_start__@plt>
  4017a0:	ret
  4017a4:	nop
  4017a8:	adrp	x0, 430000 <ferror@plt+0x2e8d0>
  4017ac:	add	x0, x0, #0x228
  4017b0:	adrp	x1, 430000 <ferror@plt+0x2e8d0>
  4017b4:	add	x1, x1, #0x228
  4017b8:	cmp	x1, x0
  4017bc:	b.eq	4017d4 <ferror@plt+0xa4>  // b.none
  4017c0:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4017c4:	ldr	x1, [x1, #696]
  4017c8:	cbz	x1, 4017d4 <ferror@plt+0xa4>
  4017cc:	mov	x16, x1
  4017d0:	br	x16
  4017d4:	ret
  4017d8:	adrp	x0, 430000 <ferror@plt+0x2e8d0>
  4017dc:	add	x0, x0, #0x228
  4017e0:	adrp	x1, 430000 <ferror@plt+0x2e8d0>
  4017e4:	add	x1, x1, #0x228
  4017e8:	sub	x1, x1, x0
  4017ec:	lsr	x2, x1, #63
  4017f0:	add	x1, x2, x1, asr #3
  4017f4:	cmp	xzr, x1, asr #1
  4017f8:	asr	x1, x1, #1
  4017fc:	b.eq	401814 <ferror@plt+0xe4>  // b.none
  401800:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  401804:	ldr	x2, [x2, #704]
  401808:	cbz	x2, 401814 <ferror@plt+0xe4>
  40180c:	mov	x16, x2
  401810:	br	x16
  401814:	ret
  401818:	stp	x29, x30, [sp, #-32]!
  40181c:	mov	x29, sp
  401820:	str	x19, [sp, #16]
  401824:	adrp	x19, 430000 <ferror@plt+0x2e8d0>
  401828:	ldrb	w0, [x19, #592]
  40182c:	cbnz	w0, 40183c <ferror@plt+0x10c>
  401830:	bl	4017a8 <ferror@plt+0x78>
  401834:	mov	w0, #0x1                   	// #1
  401838:	strb	w0, [x19, #592]
  40183c:	ldr	x19, [sp, #16]
  401840:	ldp	x29, x30, [sp], #32
  401844:	ret
  401848:	b	4017d8 <ferror@plt+0xa8>
  40184c:	stp	x29, x30, [sp, #-96]!
  401850:	stp	x28, x27, [sp, #16]
  401854:	stp	x26, x25, [sp, #32]
  401858:	stp	x24, x23, [sp, #48]
  40185c:	stp	x22, x21, [sp, #64]
  401860:	stp	x20, x19, [sp, #80]
  401864:	mov	x29, sp
  401868:	sub	sp, sp, #0x1f0
  40186c:	mov	x21, x1
  401870:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401874:	mov	w23, w0
  401878:	add	x1, x1, #0x340
  40187c:	add	x0, sp, #0x28
  401880:	mov	w2, #0x1c0                 	// #448
  401884:	bl	4013b0 <memcpy@plt>
  401888:	stp	xzr, xzr, [sp, #24]
  40188c:	ldr	x0, [x21]
  401890:	bl	40c0bc <ferror@plt+0xa98c>
  401894:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401898:	add	x1, x1, #0xc1f
  40189c:	mov	w0, #0x6                   	// #6
  4018a0:	bl	401720 <setlocale@plt>
  4018a4:	adrp	x19, 40c000 <ferror@plt+0xa8d0>
  4018a8:	add	x19, x19, #0x5a2
  4018ac:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4018b0:	add	x1, x1, #0x5a6
  4018b4:	mov	x0, x19
  4018b8:	bl	4014a0 <bindtextdomain@plt>
  4018bc:	mov	x0, x19
  4018c0:	bl	4015a0 <textdomain@plt>
  4018c4:	bl	401ed8 <ferror@plt+0x7a8>
  4018c8:	str	x0, [sp, #8]
  4018cc:	cbz	x0, 401cbc <ferror@plt+0x58c>
  4018d0:	bl	40a450 <ferror@plt+0x8d20>
  4018d4:	cbz	x0, 401ba4 <ferror@plt+0x474>
  4018d8:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  4018dc:	adrp	x27, 40c000 <ferror@plt+0xa8d0>
  4018e0:	mov	x20, x0
  4018e4:	mov	w24, wzr
  4018e8:	mov	x26, xzr
  4018ec:	mov	w19, wzr
  4018f0:	add	x25, x25, #0x540
  4018f4:	add	x27, x27, #0x2c8
  4018f8:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  4018fc:	mov	w28, #0x12                  	// #18
  401900:	add	x3, sp, #0x28
  401904:	mov	w0, w23
  401908:	mov	x1, x21
  40190c:	mov	x2, x25
  401910:	mov	x4, xzr
  401914:	bl	4015b0 <getopt_long@plt>
  401918:	add	w8, w0, #0x1
  40191c:	cmp	w8, #0x77
  401920:	b.hi	401900 <ferror@plt+0x1d0>  // b.pmore
  401924:	adr	x9, 401900 <ferror@plt+0x1d0>
  401928:	ldrb	w10, [x27, x8]
  40192c:	add	x9, x9, x10, lsl #2
  401930:	br	x9
  401934:	ldr	x26, [x22, #560]
  401938:	b	401900 <ferror@plt+0x1d0>
  40193c:	orr	w19, w19, #0x10
  401940:	b	401900 <ferror@plt+0x1d0>
  401944:	mov	w1, #0x3                   	// #3
  401948:	b	40198c <ferror@plt+0x25c>
  40194c:	orr	w19, w19, #0x8
  401950:	b	401900 <ferror@plt+0x1d0>
  401954:	orr	w24, w24, #0x4
  401958:	b	401900 <ferror@plt+0x1d0>
  40195c:	orr	w19, w19, #0x20
  401960:	orr	w24, w24, w28
  401964:	b	401900 <ferror@plt+0x1d0>
  401968:	orr	w19, w19, #0x2
  40196c:	b	401900 <ferror@plt+0x1d0>
  401970:	orr	w19, w19, #0x4
  401974:	b	401900 <ferror@plt+0x1d0>
  401978:	orr	w19, w19, #0x40
  40197c:	b	401900 <ferror@plt+0x1d0>
  401980:	orr	w24, w24, #0x8
  401984:	b	401900 <ferror@plt+0x1d0>
  401988:	mov	w1, #0x6                   	// #6
  40198c:	ldr	x0, [sp, #8]
  401990:	bl	401e8c <ferror@plt+0x75c>
  401994:	b	401900 <ferror@plt+0x1d0>
  401998:	tbz	w19, #1, 4019a0 <ferror@plt+0x270>
  40199c:	tbnz	w19, #5, 401ce0 <ferror@plt+0x5b0>
  4019a0:	mov	w8, #0x14                  	// #20
  4019a4:	tst	w19, w8
  4019a8:	b.ne	4019fc <ferror@plt+0x2cc>  // b.any
  4019ac:	mov	x0, x26
  4019b0:	bl	40bcb0 <ferror@plt+0xa580>
  4019b4:	tbnz	w0, #31, 401d2c <ferror@plt+0x5fc>
  4019b8:	add	x2, sp, #0x14
  4019bc:	mov	w1, #0x4b44                	// #19268
  4019c0:	mov	w27, w0
  4019c4:	bl	401710 <ioctl@plt>
  4019c8:	cbnz	w0, 401cf4 <ferror@plt+0x5c4>
  4019cc:	add	x2, sp, #0x10
  4019d0:	mov	w1, #0x4b3b                	// #19259
  4019d4:	mov	w0, w27
  4019d8:	bl	401710 <ioctl@plt>
  4019dc:	cbnz	w0, 401cf4 <ferror@plt+0x5c4>
  4019e0:	ldr	w8, [sp, #20]
  4019e4:	cmp	w8, #0x3
  4019e8:	b.ne	401bb0 <ferror@plt+0x480>  // b.any
  4019ec:	tbnz	w19, #1, 401c34 <ferror@plt+0x504>
  4019f0:	orr	w24, w24, #0x10
  4019f4:	eor	w24, w24, #0x2
  4019f8:	b	401a00 <ferror@plt+0x2d0>
  4019fc:	mov	w27, #0xffffffff            	// #-1
  401a00:	ldr	x0, [sp, #8]
  401a04:	mov	w1, w24
  401a08:	bl	401ebc <ferror@plt+0x78c>
  401a0c:	adrp	x0, 40c000 <ferror@plt+0xa8d0>
  401a10:	add	x0, x0, #0x71f
  401a14:	bl	4016f0 <getenv@plt>
  401a18:	cbz	x0, 401a68 <ferror@plt+0x338>
  401a1c:	add	x24, sp, #0x18
  401a20:	str	x0, [sp, #24]
  401a24:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  401a28:	tbnz	w19, #3, 401a78 <ferror@plt+0x348>
  401a2c:	ldr	w8, [x22, #568]
  401a30:	cmp	w8, w23
  401a34:	b.ne	401acc <ferror@plt+0x39c>  // b.any
  401a38:	mov	x0, x20
  401a3c:	bl	40a4fc <ferror@plt+0x8dcc>
  401a40:	cbz	x0, 401ba4 <ferror@plt+0x474>
  401a44:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401a48:	ldr	x1, [x8, #584]
  401a4c:	mov	x25, x0
  401a50:	bl	40a628 <ferror@plt+0x8ef8>
  401a54:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401a58:	add	x1, x1, #0x752
  401a5c:	mov	x0, x25
  401a60:	bl	40a5fc <ferror@plt+0x8ecc>
  401a64:	b	401aa8 <ferror@plt+0x378>
  401a68:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  401a6c:	add	x24, x24, #0x500
  401a70:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  401a74:	tbz	w19, #3, 401a2c <ferror@plt+0x2fc>
  401a78:	mov	x0, x20
  401a7c:	bl	40a4fc <ferror@plt+0x8dcc>
  401a80:	cbz	x0, 401ba4 <ferror@plt+0x474>
  401a84:	mov	x25, x0
  401a88:	adrp	x0, 40c000 <ferror@plt+0xa8d0>
  401a8c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  401a90:	add	x0, x0, #0x734
  401a94:	add	x2, x2, #0x520
  401a98:	mov	x1, x24
  401a9c:	mov	x3, x25
  401aa0:	bl	40a634 <ferror@plt+0x8f04>
  401aa4:	cbnz	w0, 401d50 <ferror@plt+0x620>
  401aa8:	ldr	x0, [sp, #8]
  401aac:	mov	x1, x25
  401ab0:	bl	406a8c <ferror@plt+0x535c>
  401ab4:	mov	w23, w0
  401ab8:	mov	x0, x25
  401abc:	bl	40a554 <ferror@plt+0x8e24>
  401ac0:	cmn	w23, #0x1
  401ac4:	b.ne	401ad0 <ferror@plt+0x3a0>  // b.any
  401ac8:	b	401c9c <ferror@plt+0x56c>
  401acc:	mov	w23, #0xffffffff            	// #-1
  401ad0:	ldrsw	x8, [x22, #568]
  401ad4:	stp	w19, w27, [sp]
  401ad8:	add	x22, x21, x8, lsl #3
  401adc:	ldr	x8, [x22]
  401ae0:	cbz	x8, 401b80 <ferror@plt+0x450>
  401ae4:	adrp	x21, 410000 <ferror@plt+0xe8d0>
  401ae8:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  401aec:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  401af0:	add	x21, x21, #0x369
  401af4:	adrp	x19, 430000 <ferror@plt+0x2e8d0>
  401af8:	add	x25, x25, #0x752
  401afc:	add	x26, x26, #0x520
  401b00:	mov	x0, x20
  401b04:	bl	40a4fc <ferror@plt+0x8dcc>
  401b08:	cbz	x0, 401ba4 <ferror@plt+0x474>
  401b0c:	ldr	x28, [x22]
  401b10:	mov	x27, x0
  401b14:	mov	x1, x21
  401b18:	mov	x0, x28
  401b1c:	bl	4015d0 <strcmp@plt>
  401b20:	cbz	w0, 401b40 <ferror@plt+0x410>
  401b24:	mov	x0, x28
  401b28:	mov	x1, x24
  401b2c:	mov	x2, x26
  401b30:	mov	x3, x27
  401b34:	bl	40a634 <ferror@plt+0x8f04>
  401b38:	cbz	w0, 401b58 <ferror@plt+0x428>
  401b3c:	b	401bfc <ferror@plt+0x4cc>
  401b40:	ldr	x1, [x19, #584]
  401b44:	mov	x0, x27
  401b48:	bl	40a628 <ferror@plt+0x8ef8>
  401b4c:	mov	x0, x27
  401b50:	mov	x1, x25
  401b54:	bl	40a5fc <ferror@plt+0x8ecc>
  401b58:	ldr	x0, [sp, #8]
  401b5c:	mov	x1, x27
  401b60:	bl	406a8c <ferror@plt+0x535c>
  401b64:	mov	w23, w0
  401b68:	mov	x0, x27
  401b6c:	bl	40a554 <ferror@plt+0x8e24>
  401b70:	cmn	w23, #0x1
  401b74:	b.eq	401ba8 <ferror@plt+0x478>  // b.none
  401b78:	ldr	x8, [x22, #8]!
  401b7c:	cbnz	x8, 401b00 <ferror@plt+0x3d0>
  401b80:	ldp	w8, w27, [sp]
  401b84:	tbnz	w8, #6, 401c9c <ferror@plt+0x56c>
  401b88:	tbnz	w8, #2, 401c74 <ferror@plt+0x544>
  401b8c:	tbz	w8, #4, 401c88 <ferror@plt+0x558>
  401b90:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401b94:	ldr	x1, [x8, #576]
  401b98:	ldr	x0, [sp, #8]
  401b9c:	bl	402404 <ferror@plt+0xcd4>
  401ba0:	b	401c98 <ferror@plt+0x568>
  401ba4:	bl	40c13c <ferror@plt+0xaa0c>
  401ba8:	ldr	w27, [sp, #4]
  401bac:	b	401c9c <ferror@plt+0x56c>
  401bb0:	tbz	w19, #5, 401a00 <ferror@plt+0x2d0>
  401bb4:	ldr	w8, [sp, #16]
  401bb8:	cmp	w8, #0x1
  401bbc:	b.eq	401a00 <ferror@plt+0x2d0>  // b.none
  401bc0:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401bc4:	ldr	x25, [x8, #552]
  401bc8:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401bcc:	add	x1, x1, #0x6b7
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, xzr
  401bd8:	bl	4016b0 <dcgettext@plt>
  401bdc:	mov	x26, x0
  401be0:	bl	40c0f0 <ferror@plt+0xa9c0>
  401be4:	mov	x3, x0
  401be8:	mov	w1, #0x1                   	// #1
  401bec:	mov	x0, x25
  401bf0:	mov	x2, x26
  401bf4:	bl	4015c0 <__fprintf_chk@plt>
  401bf8:	b	401a00 <ferror@plt+0x2d0>
  401bfc:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401c00:	ldr	x21, [x8, #552]
  401c04:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401c08:	add	x1, x1, #0x75a
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	bl	4016b0 <dcgettext@plt>
  401c18:	ldr	x3, [x22]
  401c1c:	mov	x2, x0
  401c20:	mov	w1, #0x1                   	// #1
  401c24:	mov	x0, x21
  401c28:	bl	4015c0 <__fprintf_chk@plt>
  401c2c:	ldr	w27, [sp, #4]
  401c30:	b	401c9c <ferror@plt+0x56c>
  401c34:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401c38:	ldr	x25, [x8, #552]
  401c3c:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401c40:	add	x1, x1, #0x64f
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	4016b0 <dcgettext@plt>
  401c50:	mov	x26, x0
  401c54:	bl	40c0f0 <ferror@plt+0xa9c0>
  401c58:	mov	x3, x0
  401c5c:	mov	w1, #0x1                   	// #1
  401c60:	mov	x0, x25
  401c64:	mov	x2, x26
  401c68:	bl	4015c0 <__fprintf_chk@plt>
  401c6c:	eor	w24, w24, #0x2
  401c70:	b	401a00 <ferror@plt+0x2d0>
  401c74:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401c78:	ldr	x1, [x8, #576]
  401c7c:	ldr	x0, [sp, #8]
  401c80:	bl	4022a4 <ferror@plt+0xb74>
  401c84:	b	401c98 <ferror@plt+0x568>
  401c88:	ldr	w2, [sp, #20]
  401c8c:	ldr	x0, [sp, #8]
  401c90:	mov	w1, w27
  401c94:	bl	404724 <ferror@plt+0x2ff4>
  401c98:	mov	w23, w0
  401c9c:	ldr	x0, [sp, #8]
  401ca0:	bl	402118 <ferror@plt+0x9e8>
  401ca4:	mov	x0, x20
  401ca8:	bl	40a4e0 <ferror@plt+0x8db0>
  401cac:	tbnz	w27, #31, 401cb8 <ferror@plt+0x588>
  401cb0:	mov	w0, w27
  401cb4:	bl	401550 <close@plt>
  401cb8:	tbz	w23, #31, 401cc4 <ferror@plt+0x594>
  401cbc:	mov	w0, #0x1                   	// #1
  401cc0:	bl	4013e0 <exit@plt>
  401cc4:	mov	w0, wzr
  401cc8:	bl	4013e0 <exit@plt>
  401ccc:	mov	w0, #0x40                  	// #64
  401cd0:	bl	401d8c <ferror@plt+0x65c>
  401cd4:	bl	40c0fc <ferror@plt+0xa9cc>
  401cd8:	mov	w0, wzr
  401cdc:	bl	401d8c <ferror@plt+0x65c>
  401ce0:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401ce4:	ldr	x19, [x8, #552]
  401ce8:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401cec:	add	x1, x1, #0x5b8
  401cf0:	b	401d04 <ferror@plt+0x5d4>
  401cf4:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401cf8:	ldr	x19, [x8, #552]
  401cfc:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401d00:	add	x1, x1, #0x62a
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	bl	4016b0 <dcgettext@plt>
  401d10:	mov	x20, x0
  401d14:	bl	40c0f0 <ferror@plt+0xa9c0>
  401d18:	mov	x3, x0
  401d1c:	mov	w1, #0x1                   	// #1
  401d20:	mov	x0, x19
  401d24:	mov	x2, x20
  401d28:	b	401d80 <ferror@plt+0x650>
  401d2c:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401d30:	add	x1, x1, #0x5f2
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	4016b0 <dcgettext@plt>
  401d40:	mov	x2, x0
  401d44:	mov	w0, #0x1                   	// #1
  401d48:	mov	w1, wzr
  401d4c:	bl	40bfe4 <ferror@plt+0xa8b4>
  401d50:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401d54:	ldr	x19, [x8, #552]
  401d58:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401d5c:	add	x1, x1, #0x742
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	mov	x0, xzr
  401d68:	bl	4016b0 <dcgettext@plt>
  401d6c:	adrp	x3, 40c000 <ferror@plt+0xa8d0>
  401d70:	mov	x2, x0
  401d74:	add	x3, x3, #0x734
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	mov	x0, x19
  401d80:	bl	4015c0 <__fprintf_chk@plt>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	bl	4013e0 <exit@plt>
  401d8c:	stp	x29, x30, [sp, #-48]!
  401d90:	str	x21, [sp, #16]
  401d94:	stp	x20, x19, [sp, #32]
  401d98:	mov	x29, sp
  401d9c:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  401da0:	ldr	x19, [x8, #552]
  401da4:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  401da8:	mov	w20, w0
  401dac:	add	x1, x1, #0x76f
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	mov	x0, xzr
  401db8:	bl	4016b0 <dcgettext@plt>
  401dbc:	mov	x21, x0
  401dc0:	bl	40c0f0 <ferror@plt+0xa9c0>
  401dc4:	adrp	x3, 414000 <ferror@plt+0x128d0>
  401dc8:	adrp	x5, 40c000 <ferror@plt+0xa8d0>
  401dcc:	mov	x4, x0
  401dd0:	add	x3, x3, #0xf33
  401dd4:	add	x5, x5, #0x734
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	mov	x0, x19
  401de0:	mov	x2, x21
  401de4:	bl	4015c0 <__fprintf_chk@plt>
  401de8:	mov	w0, w20
  401dec:	bl	4013e0 <exit@plt>
  401df0:	sub	sp, sp, #0xe0
  401df4:	stp	x29, x30, [sp, #208]
  401df8:	add	x29, sp, #0xd0
  401dfc:	stp	x6, x7, [x29, #-80]
  401e00:	stp	q0, q1, [sp]
  401e04:	stp	q2, q3, [sp, #32]
  401e08:	stp	q4, q5, [sp, #64]
  401e0c:	stp	q6, q7, [sp, #96]
  401e10:	ldr	x8, [x0, #40]
  401e14:	cbz	x8, 401e50 <ferror@plt+0x720>
  401e18:	mov	x8, #0xfffffffffffffff0    	// #-16
  401e1c:	mov	x10, sp
  401e20:	movk	x8, #0xff80, lsl #32
  401e24:	add	x10, x10, #0x80
  401e28:	stp	x10, x8, [x29, #-16]
  401e2c:	sub	x8, x29, #0x50
  401e30:	add	x9, x29, #0x10
  401e34:	add	x8, x8, #0x10
  401e38:	stp	x9, x8, [x29, #-32]
  401e3c:	ldp	q0, q1, [x29, #-32]
  401e40:	ldp	x8, x0, [x0, #40]
  401e44:	sub	x6, x29, #0x40
  401e48:	stp	q0, q1, [x29, #-64]
  401e4c:	blr	x8
  401e50:	ldp	x29, x30, [sp, #208]
  401e54:	add	sp, sp, #0xe0
  401e58:	ret
  401e5c:	cbz	x0, 401e70 <ferror@plt+0x740>
  401e60:	mov	x8, x0
  401e64:	mov	w0, wzr
  401e68:	stp	x1, x2, [x8, #40]
  401e6c:	ret
  401e70:	mov	w0, #0xffffffff            	// #-1
  401e74:	ret
  401e78:	cbz	x0, 401e84 <ferror@plt+0x754>
  401e7c:	ldr	w0, [x0, #56]
  401e80:	ret
  401e84:	mov	w0, #0xffffffff            	// #-1
  401e88:	ret
  401e8c:	cbz	x0, 401ea0 <ferror@plt+0x770>
  401e90:	mov	x8, x0
  401e94:	mov	w0, wzr
  401e98:	str	w1, [x8, #56]
  401e9c:	ret
  401ea0:	mov	w0, #0xffffffff            	// #-1
  401ea4:	ret
  401ea8:	cbz	x0, 401eb4 <ferror@plt+0x784>
  401eac:	ldr	w0, [x0]
  401eb0:	ret
  401eb4:	mov	w0, #0xffffffff            	// #-1
  401eb8:	ret
  401ebc:	cbz	x0, 401ed0 <ferror@plt+0x7a0>
  401ec0:	mov	x8, x0
  401ec4:	mov	w0, wzr
  401ec8:	str	w1, [x8]
  401ecc:	ret
  401ed0:	mov	w0, #0xffffffff            	// #-1
  401ed4:	ret
  401ed8:	stp	x29, x30, [sp, #-32]!
  401edc:	str	x19, [sp, #16]
  401ee0:	mov	x29, sp
  401ee4:	mov	w0, #0xf8                  	// #248
  401ee8:	bl	401450 <malloc@plt>
  401eec:	mov	x19, x0
  401ef0:	cbz	x0, 401fbc <ferror@plt+0x88c>
  401ef4:	str	xzr, [x19, #240]
  401ef8:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  401efc:	ldr	x8, [x8, #3992]
  401f00:	adrp	x9, 401000 <memcpy@plt-0x3b0>
  401f04:	movi	v0.2d, #0x0
  401f08:	add	x9, x9, #0xfcc
  401f0c:	ldr	x8, [x8]
  401f10:	stp	q0, q0, [x19, #32]
  401f14:	str	x9, [x19, #40]
  401f18:	mov	w9, #0x3                   	// #3
  401f1c:	add	x1, x19, #0x8
  401f20:	mov	w2, #0x8                   	// #8
  401f24:	mov	x0, x19
  401f28:	stp	q0, q0, [x19, #208]
  401f2c:	stp	q0, q0, [x19, #176]
  401f30:	stp	q0, q0, [x19, #144]
  401f34:	stp	q0, q0, [x19, #112]
  401f38:	stp	q0, q0, [x19, #80]
  401f3c:	str	q0, [x19, #64]
  401f40:	stp	q0, q0, [x19]
  401f44:	str	w9, [x19, #56]
  401f48:	str	x8, [x19, #48]
  401f4c:	bl	40201c <ferror@plt+0x8ec>
  401f50:	tbnz	w0, #31, 401fb0 <ferror@plt+0x880>
  401f54:	add	x1, x19, #0x10
  401f58:	mov	w2, #0x8                   	// #8
  401f5c:	mov	x0, x19
  401f60:	bl	40201c <ferror@plt+0x8ec>
  401f64:	tbnz	w0, #31, 401fb0 <ferror@plt+0x880>
  401f68:	add	x1, x19, #0x18
  401f6c:	mov	w2, #0x8                   	// #8
  401f70:	mov	x0, x19
  401f74:	bl	40201c <ferror@plt+0x8ec>
  401f78:	tbnz	w0, #31, 401fb0 <ferror@plt+0x880>
  401f7c:	add	x1, x19, #0x40
  401f80:	mov	w2, #0x1                   	// #1
  401f84:	mov	x0, x19
  401f88:	bl	40201c <ferror@plt+0x8ec>
  401f8c:	tbnz	w0, #31, 401fb0 <ferror@plt+0x880>
  401f90:	add	x1, x19, #0x48
  401f94:	mov	w2, #0x4                   	// #4
  401f98:	mov	x0, x19
  401f9c:	bl	40201c <ferror@plt+0x8ec>
  401fa0:	tbnz	w0, #31, 401fb0 <ferror@plt+0x880>
  401fa4:	bl	40a450 <ferror@plt+0x8d20>
  401fa8:	str	x0, [x19, #32]
  401fac:	cbnz	x0, 401fbc <ferror@plt+0x88c>
  401fb0:	mov	x0, x19
  401fb4:	bl	402118 <ferror@plt+0x9e8>
  401fb8:	mov	x19, xzr
  401fbc:	mov	x0, x19
  401fc0:	ldr	x19, [sp, #16]
  401fc4:	ldp	x29, x30, [sp], #32
  401fc8:	ret
  401fcc:	sub	sp, sp, #0x40
  401fd0:	stp	x29, x30, [sp, #32]
  401fd4:	str	x19, [sp, #48]
  401fd8:	add	x29, sp, #0x20
  401fdc:	ldp	q1, q0, [x6]
  401fe0:	mov	x2, x5
  401fe4:	mov	x3, sp
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	mov	x19, x0
  401ff0:	stp	q1, q0, [sp]
  401ff4:	bl	4014e0 <__vfprintf_chk@plt>
  401ff8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  401ffc:	add	x2, x2, #0xd29
  402000:	mov	w1, #0x1                   	// #1
  402004:	mov	x0, x19
  402008:	bl	4015c0 <__fprintf_chk@plt>
  40200c:	ldr	x19, [sp, #48]
  402010:	ldp	x29, x30, [sp, #32]
  402014:	add	sp, sp, #0x40
  402018:	ret
  40201c:	stp	x29, x30, [sp, #-48]!
  402020:	stp	x22, x21, [sp, #16]
  402024:	stp	x20, x19, [sp, #32]
  402028:	mov	x29, sp
  40202c:	mov	x19, x0
  402030:	mov	w0, #0x20                  	// #32
  402034:	mov	x21, x2
  402038:	mov	x20, x1
  40203c:	bl	401450 <malloc@plt>
  402040:	cbz	x0, 402064 <ferror@plt+0x934>
  402044:	mov	x1, x21
  402048:	mov	x2, xzr
  40204c:	mov	x22, x0
  402050:	bl	40b2e0 <ferror@plt+0x9bb0>
  402054:	tbnz	w0, #31, 4020ac <ferror@plt+0x97c>
  402058:	mov	w0, wzr
  40205c:	str	x22, [x20]
  402060:	b	402108 <ferror@plt+0x9d8>
  402064:	ldr	w8, [x19, #56]
  402068:	cmp	w8, #0x3
  40206c:	b.lt	402104 <ferror@plt+0x9d4>  // b.tstop
  402070:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  402074:	add	x1, x1, #0xaa6
  402078:	mov	w2, #0x5                   	// #5
  40207c:	mov	x0, xzr
  402080:	bl	4016b0 <dcgettext@plt>
  402084:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402088:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  40208c:	mov	x5, x0
  402090:	add	x2, x2, #0xa92
  402094:	add	x4, x4, #0xa9b
  402098:	mov	w1, #0x3                   	// #3
  40209c:	mov	w3, #0x87                  	// #135
  4020a0:	mov	x0, x19
  4020a4:	bl	401df0 <ferror@plt+0x6c0>
  4020a8:	b	402104 <ferror@plt+0x9d4>
  4020ac:	ldr	w8, [x19, #56]
  4020b0:	cmp	w8, #0x3
  4020b4:	b.lt	402104 <ferror@plt+0x9d4>  // b.tstop
  4020b8:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4020bc:	mov	w21, w0
  4020c0:	add	x1, x1, #0xab4
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	mov	x0, xzr
  4020cc:	bl	4016b0 <dcgettext@plt>
  4020d0:	mov	x20, x0
  4020d4:	mov	w0, w21
  4020d8:	bl	401540 <strerror@plt>
  4020dc:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4020e0:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  4020e4:	mov	x6, x0
  4020e8:	add	x2, x2, #0xa92
  4020ec:	add	x4, x4, #0xa9b
  4020f0:	mov	w1, #0x3                   	// #3
  4020f4:	mov	w3, #0x8d                  	// #141
  4020f8:	mov	x0, x19
  4020fc:	mov	x5, x20
  402100:	bl	401df0 <ferror@plt+0x6c0>
  402104:	mov	w0, #0xffffffff            	// #-1
  402108:	ldp	x20, x19, [sp, #32]
  40210c:	ldp	x22, x21, [sp, #16]
  402110:	ldp	x29, x30, [sp], #48
  402114:	ret
  402118:	cbz	x0, 402184 <ferror@plt+0xa54>
  40211c:	stp	x29, x30, [sp, #-48]!
  402120:	str	x21, [sp, #16]
  402124:	stp	x20, x19, [sp, #32]
  402128:	mov	x29, sp
  40212c:	mov	x19, x0
  402130:	ldr	x0, [x0, #8]
  402134:	cbz	x0, 40219c <ferror@plt+0xa6c>
  402138:	ldr	x8, [x0, #24]
  40213c:	cmp	x8, #0x1
  402140:	b.lt	40218c <ferror@plt+0xa5c>  // b.tstop
  402144:	mov	x1, xzr
  402148:	mov	w21, #0x1                   	// #1
  40214c:	b	402168 <ferror@plt+0xa38>
  402150:	ldr	x0, [x19, #8]
  402154:	mov	w1, w21
  402158:	add	w21, w21, #0x1
  40215c:	ldr	x8, [x0, #24]
  402160:	cmp	x8, x1
  402164:	b.le	40218c <ferror@plt+0xa5c>
  402168:	bl	40b4bc <ferror@plt+0x9d8c>
  40216c:	cbz	x0, 402150 <ferror@plt+0xa20>
  402170:	mov	x20, x0
  402174:	bl	40b364 <ferror@plt+0x9c34>
  402178:	mov	x0, x20
  40217c:	bl	401610 <free@plt>
  402180:	b	402150 <ferror@plt+0xa20>
  402184:	mov	w0, #0xffffffff            	// #-1
  402188:	ret
  40218c:	bl	40b364 <ferror@plt+0x9c34>
  402190:	ldr	x0, [x19, #8]
  402194:	bl	401610 <free@plt>
  402198:	str	xzr, [x19, #8]
  40219c:	ldr	x0, [x19, #16]
  4021a0:	cbz	x0, 4021f4 <ferror@plt+0xac4>
  4021a4:	ldr	x8, [x0, #24]
  4021a8:	cmp	x8, #0x1
  4021ac:	b.lt	4021e4 <ferror@plt+0xab4>  // b.tstop
  4021b0:	mov	x1, xzr
  4021b4:	mov	w20, #0x1                   	// #1
  4021b8:	b	4021d4 <ferror@plt+0xaa4>
  4021bc:	ldr	x0, [x19, #16]
  4021c0:	mov	w1, w20
  4021c4:	add	w20, w20, #0x1
  4021c8:	ldr	x8, [x0, #24]
  4021cc:	cmp	x8, x1
  4021d0:	b.le	4021e4 <ferror@plt+0xab4>
  4021d4:	bl	40b4bc <ferror@plt+0x9d8c>
  4021d8:	cbz	x0, 4021bc <ferror@plt+0xa8c>
  4021dc:	bl	401610 <free@plt>
  4021e0:	b	4021bc <ferror@plt+0xa8c>
  4021e4:	bl	40b364 <ferror@plt+0x9c34>
  4021e8:	ldr	x0, [x19, #16]
  4021ec:	bl	401610 <free@plt>
  4021f0:	str	xzr, [x19, #16]
  4021f4:	ldr	x0, [x19, #24]
  4021f8:	cbz	x0, 40224c <ferror@plt+0xb1c>
  4021fc:	ldr	x8, [x0, #24]
  402200:	cmp	x8, #0x1
  402204:	b.lt	40223c <ferror@plt+0xb0c>  // b.tstop
  402208:	mov	x1, xzr
  40220c:	mov	w20, #0x1                   	// #1
  402210:	b	40222c <ferror@plt+0xafc>
  402214:	ldr	x0, [x19, #24]
  402218:	mov	w1, w20
  40221c:	add	w20, w20, #0x1
  402220:	ldr	x8, [x0, #24]
  402224:	cmp	x8, x1
  402228:	b.le	40223c <ferror@plt+0xb0c>
  40222c:	bl	40b4bc <ferror@plt+0x9d8c>
  402230:	cbz	x0, 402214 <ferror@plt+0xae4>
  402234:	bl	401610 <free@plt>
  402238:	b	402214 <ferror@plt+0xae4>
  40223c:	bl	40b364 <ferror@plt+0x9c34>
  402240:	ldr	x0, [x19, #24]
  402244:	bl	401610 <free@plt>
  402248:	str	xzr, [x19, #24]
  40224c:	ldr	x0, [x19, #64]
  402250:	cbz	x0, 402264 <ferror@plt+0xb34>
  402254:	bl	40b364 <ferror@plt+0x9c34>
  402258:	ldr	x0, [x19, #64]
  40225c:	bl	401610 <free@plt>
  402260:	str	xzr, [x19, #64]
  402264:	ldr	x0, [x19, #72]
  402268:	cbz	x0, 40227c <ferror@plt+0xb4c>
  40226c:	bl	40b364 <ferror@plt+0x9c34>
  402270:	ldr	x0, [x19, #72]
  402274:	bl	401610 <free@plt>
  402278:	str	xzr, [x19, #72]
  40227c:	ldr	x0, [x19, #32]
  402280:	cbz	x0, 402288 <ferror@plt+0xb58>
  402284:	bl	40a4e0 <ferror@plt+0x8db0>
  402288:	mov	x0, x19
  40228c:	bl	401610 <free@plt>
  402290:	ldp	x20, x19, [sp, #32]
  402294:	ldr	x21, [sp, #16]
  402298:	mov	w0, wzr
  40229c:	ldp	x29, x30, [sp], #48
  4022a0:	ret
  4022a4:	sub	sp, sp, #0x40
  4022a8:	stp	x29, x30, [sp, #16]
  4022ac:	stp	x22, x21, [sp, #32]
  4022b0:	stp	x20, x19, [sp, #48]
  4022b4:	add	x29, sp, #0x10
  4022b8:	mov	x8, #0x6b62                	// #27490
  4022bc:	movk	x8, #0x7965, lsl #16
  4022c0:	movk	x8, #0x616d, lsl #32
  4022c4:	movk	x8, #0x70, lsl #48
  4022c8:	mov	x20, x1
  4022cc:	mov	x19, x0
  4022d0:	str	x8, [sp, #8]
  4022d4:	bl	4043f0 <ferror@plt+0x2cc0>
  4022d8:	tbnz	w0, #31, 4023ec <ferror@plt+0xcbc>
  4022dc:	add	x0, sp, #0x8
  4022e0:	mov	w1, #0x7                   	// #7
  4022e4:	mov	w2, #0x1                   	// #1
  4022e8:	mov	x3, x20
  4022ec:	bl	401660 <fwrite@plt>
  4022f0:	cmp	x0, #0x1
  4022f4:	b.ne	4023a8 <ferror@plt+0xc78>  // b.any
  4022f8:	mov	w21, wzr
  4022fc:	mov	x0, x19
  402300:	mov	w1, w21
  402304:	bl	403e4c <ferror@plt+0x271c>
  402308:	cmp	w0, #0x0
  40230c:	cset	w8, ne  // ne = any
  402310:	add	x0, sp, #0x4
  402314:	mov	w1, #0x1                   	// #1
  402318:	mov	w2, #0x1                   	// #1
  40231c:	mov	x3, x20
  402320:	strb	w8, [sp, #4]
  402324:	bl	401660 <fwrite@plt>
  402328:	cmp	x0, #0x1
  40232c:	b.ne	4023a8 <ferror@plt+0xc78>  // b.any
  402330:	add	w21, w21, #0x1
  402334:	cmp	w21, #0x100
  402338:	b.ne	4022fc <ferror@plt+0xbcc>  // b.any
  40233c:	mov	w21, wzr
  402340:	b	402354 <ferror@plt+0xc24>
  402344:	add	w21, w21, #0x1
  402348:	cmp	w21, #0x100
  40234c:	mov	w0, wzr
  402350:	b.eq	4023f0 <ferror@plt+0xcc0>  // b.none
  402354:	mov	x0, x19
  402358:	mov	w1, w21
  40235c:	bl	403e4c <ferror@plt+0x271c>
  402360:	cbz	w0, 402344 <ferror@plt+0xc14>
  402364:	mov	w22, wzr
  402368:	mov	x0, x19
  40236c:	mov	w1, w21
  402370:	mov	w2, w22
  402374:	bl	403fe0 <ferror@plt+0x28b0>
  402378:	str	w0, [sp]
  40237c:	mov	x0, sp
  402380:	mov	w1, #0x4                   	// #4
  402384:	mov	w2, #0x1                   	// #1
  402388:	mov	x3, x20
  40238c:	bl	401660 <fwrite@plt>
  402390:	cmp	x0, #0x1
  402394:	b.ne	4023a8 <ferror@plt+0xc78>  // b.any
  402398:	add	w22, w22, #0x1
  40239c:	cmp	w22, #0x80
  4023a0:	b.ne	402368 <ferror@plt+0xc38>  // b.any
  4023a4:	b	402344 <ferror@plt+0xc14>
  4023a8:	ldr	w8, [x19, #56]
  4023ac:	cmp	w8, #0x3
  4023b0:	b.lt	4023ec <ferror@plt+0xcbc>  // b.tstop
  4023b4:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4023b8:	add	x1, x1, #0xaea
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	mov	x0, xzr
  4023c4:	bl	4016b0 <dcgettext@plt>
  4023c8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4023cc:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  4023d0:	mov	x5, x0
  4023d4:	add	x2, x2, #0xad3
  4023d8:	add	x4, x4, #0xada
  4023dc:	mov	w1, #0x3                   	// #3
  4023e0:	mov	w3, #0x55                  	// #85
  4023e4:	mov	x0, x19
  4023e8:	bl	401df0 <ferror@plt+0x6c0>
  4023ec:	mov	w0, #0xffffffff            	// #-1
  4023f0:	ldp	x20, x19, [sp, #48]
  4023f4:	ldp	x22, x21, [sp, #32]
  4023f8:	ldp	x29, x30, [sp, #16]
  4023fc:	add	sp, sp, #0x40
  402400:	ret
  402404:	stp	x29, x30, [sp, #-96]!
  402408:	stp	x28, x27, [sp, #16]
  40240c:	stp	x26, x25, [sp, #32]
  402410:	stp	x24, x23, [sp, #48]
  402414:	stp	x22, x21, [sp, #64]
  402418:	stp	x20, x19, [sp, #80]
  40241c:	mov	x29, sp
  402420:	sub	sp, sp, #0x820
  402424:	mov	x19, x1
  402428:	mov	x20, x0
  40242c:	bl	4043f0 <ferror@plt+0x2cc0>
  402430:	tbnz	w0, #31, 402604 <ferror@plt+0xed4>
  402434:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402438:	add	x2, x2, #0xb04
  40243c:	mov	w1, #0x1                   	// #1
  402440:	mov	x0, x19
  402444:	bl	4015c0 <__fprintf_chk@plt>
  402448:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40244c:	add	x2, x2, #0xb46
  402450:	mov	w1, #0x1                   	// #1
  402454:	mov	x0, x19
  402458:	bl	4015c0 <__fprintf_chk@plt>
  40245c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402460:	add	x2, x2, #0xb89
  402464:	mov	w1, #0x1                   	// #1
  402468:	mov	x0, x19
  40246c:	bl	4015c0 <__fprintf_chk@plt>
  402470:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402474:	add	x2, x2, #0xba6
  402478:	mov	w1, #0x1                   	// #1
  40247c:	mov	x0, x19
  402480:	bl	4015c0 <__fprintf_chk@plt>
  402484:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  402488:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  40248c:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  402490:	adrp	x27, 425000 <ferror@plt+0x238d0>
  402494:	adrp	x24, 410000 <ferror@plt+0xe8d0>
  402498:	mov	w21, wzr
  40249c:	add	x22, x22, #0x254
  4024a0:	add	x25, x25, #0xd29
  4024a4:	add	x26, x26, #0xbe9
  4024a8:	adrp	x23, 430000 <ferror@plt+0x2e8d0>
  4024ac:	add	x27, x27, #0xf98
  4024b0:	add	x24, x24, #0x3f0
  4024b4:	b	4024d8 <ferror@plt+0xda8>
  4024b8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4024bc:	mov	w1, #0x1                   	// #1
  4024c0:	mov	x0, x19
  4024c4:	add	x2, x2, #0xbf2
  4024c8:	bl	4015c0 <__fprintf_chk@plt>
  4024cc:	add	w21, w21, #0x1
  4024d0:	cmp	w21, #0x100
  4024d4:	b.eq	4025cc <ferror@plt+0xe9c>  // b.none
  4024d8:	mov	x0, x20
  4024dc:	mov	w1, w21
  4024e0:	bl	403e4c <ferror@plt+0x271c>
  4024e4:	cbz	w0, 4024cc <ferror@plt+0xd9c>
  4024e8:	cbz	w21, 40254c <ferror@plt+0xe1c>
  4024ec:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4024f0:	mov	w1, #0x1                   	// #1
  4024f4:	mov	x0, x19
  4024f8:	add	x2, x2, #0xbbe
  4024fc:	bl	4015c0 <__fprintf_chk@plt>
  402500:	mov	x28, xzr
  402504:	strb	wzr, [x23, #596]
  402508:	b	402528 <ferror@plt+0xdf8>
  40250c:	ldr	x1, [x27, x28, lsl #3]
  402510:	mov	w2, #0x3c                  	// #60
  402514:	mov	x0, x22
  402518:	bl	401620 <__strcat_chk@plt>
  40251c:	add	x28, x28, #0x1
  402520:	cmp	x28, #0x8
  402524:	b.eq	402560 <ferror@plt+0xe30>  // b.none
  402528:	lsr	w8, w21, w28
  40252c:	tbz	w8, #0, 40251c <ferror@plt+0xdec>
  402530:	ldrb	w8, [x23, #596]
  402534:	cbz	w8, 40250c <ferror@plt+0xddc>
  402538:	mov	w2, #0x3c                  	// #60
  40253c:	mov	x0, x22
  402540:	mov	x1, x24
  402544:	bl	401620 <__strcat_chk@plt>
  402548:	b	40250c <ferror@plt+0xddc>
  40254c:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  402550:	mov	w2, #0x3c                  	// #60
  402554:	mov	x0, x22
  402558:	add	x1, x1, #0xf2f
  40255c:	bl	401620 <__strcat_chk@plt>
  402560:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402564:	mov	w1, #0x1                   	// #1
  402568:	mov	x0, x19
  40256c:	add	x2, x2, #0xbc6
  402570:	mov	x3, x22
  402574:	bl	4015c0 <__fprintf_chk@plt>
  402578:	mov	w28, wzr
  40257c:	b	4025b0 <ferror@plt+0xe80>
  402580:	mov	x0, x20
  402584:	mov	w1, w21
  402588:	mov	w2, w28
  40258c:	bl	403fe0 <ferror@plt+0x28b0>
  402590:	eor	w3, w0, #0xf000
  402594:	mov	w1, #0x1                   	// #1
  402598:	mov	x0, x19
  40259c:	mov	x2, x26
  4025a0:	bl	4015c0 <__fprintf_chk@plt>
  4025a4:	add	w28, w28, #0x1
  4025a8:	cmp	w28, #0x100
  4025ac:	b.eq	4024b8 <ferror@plt+0xd88>  // b.none
  4025b0:	tst	w28, #0x7
  4025b4:	b.ne	402580 <ferror@plt+0xe50>  // b.any
  4025b8:	mov	w1, #0x1                   	// #1
  4025bc:	mov	x0, x19
  4025c0:	mov	x2, x25
  4025c4:	bl	4015c0 <__fprintf_chk@plt>
  4025c8:	b	402580 <ferror@plt+0xe50>
  4025cc:	mov	w21, #0xff                  	// #255
  4025d0:	mov	x0, x20
  4025d4:	mov	w1, w21
  4025d8:	bl	403e4c <ferror@plt+0x271c>
  4025dc:	cbnz	w0, 40260c <ferror@plt+0xedc>
  4025e0:	subs	w21, w21, #0x1
  4025e4:	b.hi	4025d0 <ferror@plt+0xea0>  // b.pmore
  4025e8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4025ec:	add	x2, x2, #0xbf8
  4025f0:	mov	w1, #0x1                   	// #1
  4025f4:	mov	x0, x19
  4025f8:	bl	4015c0 <__fprintf_chk@plt>
  4025fc:	mov	w21, wzr
  402600:	b	402624 <ferror@plt+0xef4>
  402604:	mov	w0, #0xffffffff            	// #-1
  402608:	b	402db4 <ferror@plt+0x1684>
  40260c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402610:	add	x2, x2, #0xbf8
  402614:	mov	w1, #0x1                   	// #1
  402618:	mov	x0, x19
  40261c:	bl	4015c0 <__fprintf_chk@plt>
  402620:	tbnz	w21, #31, 402718 <ferror@plt+0xfe8>
  402624:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  402628:	adrp	x24, 430000 <ferror@plt+0x2e8d0>
  40262c:	adrp	x25, 410000 <ferror@plt+0xe8d0>
  402630:	mov	w22, wzr
  402634:	add	x26, x26, #0xc1d
  402638:	add	x24, x24, #0x254
  40263c:	add	x25, x25, #0x3f0
  402640:	b	40267c <ferror@plt+0xf4c>
  402644:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  402648:	mov	w2, #0x3c                  	// #60
  40264c:	mov	x0, x24
  402650:	add	x1, x1, #0xf2f
  402654:	bl	401620 <__strcat_chk@plt>
  402658:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40265c:	mov	w1, #0x1                   	// #1
  402660:	mov	x0, x19
  402664:	add	x2, x2, #0xc20
  402668:	mov	x3, x24
  40266c:	bl	4015c0 <__fprintf_chk@plt>
  402670:	cmp	w22, w21
  402674:	add	w22, w22, #0x1
  402678:	b.eq	402710 <ferror@plt+0xfe0>  // b.none
  40267c:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402680:	tst	w22, #0x3
  402684:	add	x8, x8, #0xf5a
  402688:	csel	x2, x26, x8, eq  // eq = none
  40268c:	mov	w1, #0x1                   	// #1
  402690:	mov	x0, x19
  402694:	bl	4015c0 <__fprintf_chk@plt>
  402698:	mov	x0, x20
  40269c:	mov	w1, w22
  4026a0:	bl	403e4c <ferror@plt+0x271c>
  4026a4:	cbz	w0, 4026f8 <ferror@plt+0xfc8>
  4026a8:	cbz	w22, 402644 <ferror@plt+0xf14>
  4026ac:	mov	x28, xzr
  4026b0:	strb	wzr, [x23, #596]
  4026b4:	b	4026d4 <ferror@plt+0xfa4>
  4026b8:	ldr	x1, [x27, x28, lsl #3]
  4026bc:	mov	w2, #0x3c                  	// #60
  4026c0:	mov	x0, x24
  4026c4:	bl	401620 <__strcat_chk@plt>
  4026c8:	add	x28, x28, #0x1
  4026cc:	cmp	x28, #0x8
  4026d0:	b.eq	402658 <ferror@plt+0xf28>  // b.none
  4026d4:	lsr	w8, w22, w28
  4026d8:	tbz	w8, #0, 4026c8 <ferror@plt+0xf98>
  4026dc:	ldrb	w8, [x23, #596]
  4026e0:	cbz	w8, 4026b8 <ferror@plt+0xf88>
  4026e4:	mov	w2, #0x3c                  	// #60
  4026e8:	mov	x0, x24
  4026ec:	mov	x1, x25
  4026f0:	bl	401620 <__strcat_chk@plt>
  4026f4:	b	4026b8 <ferror@plt+0xf88>
  4026f8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4026fc:	mov	w1, #0x1                   	// #1
  402700:	mov	x0, x19
  402704:	add	x2, x2, #0xc28
  402708:	bl	4015c0 <__fprintf_chk@plt>
  40270c:	b	402670 <ferror@plt+0xf40>
  402710:	cmp	w21, #0xfe
  402714:	b.gt	40272c <ferror@plt+0xffc>
  402718:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40271c:	add	x2, x2, #0xc2b
  402720:	mov	w1, #0x1                   	// #1
  402724:	mov	x0, x19
  402728:	bl	4015c0 <__fprintf_chk@plt>
  40272c:	ldr	x8, [x20, #8]
  402730:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402734:	add	x2, x2, #0xc2e
  402738:	mov	w1, #0x1                   	// #1
  40273c:	ldr	w3, [x8, #16]
  402740:	mov	x0, x19
  402744:	bl	4015c0 <__fprintf_chk@plt>
  402748:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40274c:	add	x2, x2, #0xc55
  402750:	mov	w1, #0x1                   	// #1
  402754:	mov	x0, x19
  402758:	bl	4015c0 <__fprintf_chk@plt>
  40275c:	mov	w8, #0x101                 	// #257
  402760:	subs	x28, x8, #0x1
  402764:	b.eq	4028b8 <ferror@plt+0x1188>  // b.none
  402768:	ldr	x0, [x20, #16]
  40276c:	sub	x1, x8, #0x2
  402770:	bl	40b4bc <ferror@plt+0x9d8c>
  402774:	mov	x8, x28
  402778:	cbz	x0, 402760 <ferror@plt+0x1030>
  40277c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402780:	add	x2, x2, #0xd2b
  402784:	mov	w1, #0x1                   	// #1
  402788:	mov	x0, x19
  40278c:	bl	4015c0 <__fprintf_chk@plt>
  402790:	cmp	w28, #0x0
  402794:	cset	w8, gt
  402798:	b.le	4028e0 <ferror@plt+0x11b0>
  40279c:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  4027a0:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  4027a4:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  4027a8:	mov	x21, xzr
  4027ac:	mov	x26, xzr
  4027b0:	add	x24, x24, #0xf35
  4027b4:	add	x23, x23, #0xf37
  4027b8:	add	x25, x25, #0xf41
  4027bc:	str	w8, [sp, #12]
  4027c0:	b	4027f8 <ferror@plt+0x10c8>
  4027c4:	mov	x26, x22
  4027c8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4027cc:	mov	w1, #0x1                   	// #1
  4027d0:	mov	x0, x19
  4027d4:	add	x2, x2, #0xd40
  4027d8:	bl	4015c0 <__fprintf_chk@plt>
  4027dc:	ldr	x8, [sp, #16]
  4027e0:	sub	x8, x8, x22
  4027e4:	add	x8, x8, x26
  4027e8:	add	x26, x8, #0x1
  4027ec:	add	x21, x21, #0x1
  4027f0:	cmp	x28, x21
  4027f4:	b.eq	4028e8 <ferror@plt+0x11b8>  // b.none
  4027f8:	ldr	x0, [x20, #16]
  4027fc:	mov	x1, x21
  402800:	bl	40b4bc <ferror@plt+0x9d8c>
  402804:	cbz	x0, 4027ec <ferror@plt+0x10bc>
  402808:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40280c:	mov	x22, x0
  402810:	add	x8, sp, #0x18
  402814:	mov	w1, #0x1                   	// #1
  402818:	mov	x0, x19
  40281c:	add	x2, x2, #0xc1e
  402820:	str	x26, [sp, #16]
  402824:	str	x26, [x8, x21, lsl #3]
  402828:	bl	4015c0 <__fprintf_chk@plt>
  40282c:	ldrb	w8, [x22]
  402830:	cbz	w8, 4027c4 <ferror@plt+0x1094>
  402834:	mov	x26, x22
  402838:	b	402868 <ferror@plt+0x1138>
  40283c:	mov	x2, x23
  402840:	mov	w1, #0x1                   	// #1
  402844:	mov	x0, x19
  402848:	mov	w3, w27
  40284c:	bl	4015c0 <__fprintf_chk@plt>
  402850:	mov	w1, #0x1                   	// #1
  402854:	mov	x0, x19
  402858:	mov	x2, x25
  40285c:	bl	4015c0 <__fprintf_chk@plt>
  402860:	ldrb	w8, [x26, #1]!
  402864:	cbz	w8, 4027c8 <ferror@plt+0x1098>
  402868:	mov	w1, #0x1                   	// #1
  40286c:	mov	x0, x19
  402870:	mov	x2, x24
  402874:	and	w27, w8, #0xff
  402878:	bl	4015c0 <__fprintf_chk@plt>
  40287c:	cmp	w27, #0x27
  402880:	b.eq	40283c <ferror@plt+0x110c>  // b.none
  402884:	cmp	w27, #0x5c
  402888:	mov	x2, x23
  40288c:	b.eq	402840 <ferror@plt+0x1110>  // b.none
  402890:	bl	4015e0 <__ctype_b_loc@plt>
  402894:	ldr	x8, [x0]
  402898:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  40289c:	add	x9, x9, #0xf38
  4028a0:	ldrsh	w8, [x8, w27, uxtw #1]
  4028a4:	cmp	w8, #0x0
  4028a8:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  4028ac:	add	x8, x8, #0xf3b
  4028b0:	csel	x2, x9, x8, lt  // lt = tstop
  4028b4:	b	402840 <ferror@plt+0x1110>
  4028b8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4028bc:	add	x2, x2, #0xd2b
  4028c0:	mov	w1, #0x1                   	// #1
  4028c4:	mov	x0, x19
  4028c8:	bl	4015c0 <__fprintf_chk@plt>
  4028cc:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4028d0:	add	x2, x2, #0xd45
  4028d4:	mov	w1, #0x1                   	// #1
  4028d8:	mov	x0, x19
  4028dc:	bl	4015c0 <__fprintf_chk@plt>
  4028e0:	mov	w21, wzr
  4028e4:	b	4028ec <ferror@plt+0x11bc>
  4028e8:	ldr	w21, [sp, #12]
  4028ec:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4028f0:	add	x2, x2, #0xbf3
  4028f4:	mov	w1, #0x1                   	// #1
  4028f8:	mov	x0, x19
  4028fc:	bl	4015c0 <__fprintf_chk@plt>
  402900:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402904:	add	x2, x2, #0xd49
  402908:	mov	w1, #0x1                   	// #1
  40290c:	mov	x0, x19
  402910:	bl	4015c0 <__fprintf_chk@plt>
  402914:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402918:	add	x2, x2, #0xdbb
  40291c:	mov	w1, #0x1                   	// #1
  402920:	mov	x0, x19
  402924:	bl	4015c0 <__fprintf_chk@plt>
  402928:	cbz	w21, 402990 <ferror@plt+0x1260>
  40292c:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  402930:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  402934:	mov	x21, xzr
  402938:	mov	w24, w28
  40293c:	add	x22, x22, #0xdf0
  402940:	add	x25, sp, #0x18
  402944:	add	x23, x23, #0xdde
  402948:	b	402968 <ferror@plt+0x1238>
  40294c:	mov	w1, #0x1                   	// #1
  402950:	mov	x0, x19
  402954:	mov	x2, x22
  402958:	bl	4015c0 <__fprintf_chk@plt>
  40295c:	add	x21, x21, #0x1
  402960:	cmp	x24, x21
  402964:	b.eq	402990 <ferror@plt+0x1260>  // b.none
  402968:	ldr	x0, [x20, #16]
  40296c:	mov	x1, x21
  402970:	bl	40b4bc <ferror@plt+0x9d8c>
  402974:	cbz	x0, 40294c <ferror@plt+0x121c>
  402978:	ldr	x3, [x25, x21, lsl #3]
  40297c:	mov	w1, #0x1                   	// #1
  402980:	mov	x0, x19
  402984:	mov	x2, x23
  402988:	bl	4015c0 <__fprintf_chk@plt>
  40298c:	b	40295c <ferror@plt+0x122c>
  402990:	cmp	w28, #0xff
  402994:	b.gt	4029ac <ferror@plt+0x127c>
  402998:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40299c:	add	x2, x2, #0xdf0
  4029a0:	mov	w1, #0x1                   	// #1
  4029a4:	mov	x0, x19
  4029a8:	bl	4015c0 <__fprintf_chk@plt>
  4029ac:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4029b0:	add	x2, x2, #0xdf5
  4029b4:	mov	w1, #0x1                   	// #1
  4029b8:	mov	x0, x19
  4029bc:	bl	4015c0 <__fprintf_chk@plt>
  4029c0:	ldrb	w8, [x20]
  4029c4:	tbnz	w8, #4, 402bc8 <ferror@plt+0x1498>
  4029c8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4029cc:	add	x2, x2, #0xe34
  4029d0:	mov	w1, #0x1                   	// #1
  4029d4:	mov	x0, x19
  4029d8:	bl	4015c0 <__fprintf_chk@plt>
  4029dc:	ldr	x0, [x20, #24]
  4029e0:	ldr	x8, [x0, #16]
  4029e4:	cmp	x8, #0x1
  4029e8:	b.lt	402d80 <ferror@plt+0x1650>  // b.tstop
  4029ec:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  4029f0:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  4029f4:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  4029f8:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  4029fc:	mov	x21, xzr
  402a00:	add	x23, x23, #0xf35
  402a04:	add	x26, x26, #0xf37
  402a08:	add	x24, x24, #0xf41
  402a0c:	add	x22, x22, #0xf38
  402a10:	b	402a28 <ferror@plt+0x12f8>
  402a14:	ldr	x0, [x20, #24]
  402a18:	add	x21, x21, #0x1
  402a1c:	ldr	x8, [x0, #16]
  402a20:	cmp	x8, x21
  402a24:	b.le	402d68 <ferror@plt+0x1638>
  402a28:	mov	x1, x21
  402a2c:	bl	40b4bc <ferror@plt+0x9d8c>
  402a30:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402a34:	mov	x27, x0
  402a38:	mov	w1, #0x1                   	// #1
  402a3c:	mov	x0, x19
  402a40:	add	x2, x2, #0xe28
  402a44:	bl	4015c0 <__fprintf_chk@plt>
  402a48:	ldr	w25, [x27]
  402a4c:	mov	w1, #0x1                   	// #1
  402a50:	mov	x0, x19
  402a54:	mov	x2, x23
  402a58:	sxtw	x28, w25
  402a5c:	bl	4015c0 <__fprintf_chk@plt>
  402a60:	cmp	w25, #0x27
  402a64:	b.eq	402a94 <ferror@plt+0x1364>  // b.none
  402a68:	cmp	w25, #0x5c
  402a6c:	mov	x2, x26
  402a70:	b.eq	402a98 <ferror@plt+0x1368>  // b.none
  402a74:	bl	4015e0 <__ctype_b_loc@plt>
  402a78:	ldr	x8, [x0]
  402a7c:	ldrsh	w8, [x8, x28, lsl #1]
  402a80:	cmp	w8, #0x0
  402a84:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402a88:	add	x8, x8, #0xf3b
  402a8c:	csel	x2, x22, x8, lt  // lt = tstop
  402a90:	b	402a98 <ferror@plt+0x1368>
  402a94:	mov	x2, x26
  402a98:	mov	w1, #0x1                   	// #1
  402a9c:	mov	x0, x19
  402aa0:	mov	w3, w28
  402aa4:	bl	4015c0 <__fprintf_chk@plt>
  402aa8:	mov	w1, #0x1                   	// #1
  402aac:	mov	x0, x19
  402ab0:	mov	x2, x24
  402ab4:	bl	4015c0 <__fprintf_chk@plt>
  402ab8:	ldr	w25, [x27, #4]
  402abc:	mov	w1, #0x1                   	// #1
  402ac0:	mov	x0, x19
  402ac4:	mov	x2, x23
  402ac8:	sxtw	x28, w25
  402acc:	bl	4015c0 <__fprintf_chk@plt>
  402ad0:	cmp	w25, #0x27
  402ad4:	b.eq	402b04 <ferror@plt+0x13d4>  // b.none
  402ad8:	cmp	w25, #0x5c
  402adc:	mov	x2, x26
  402ae0:	b.eq	402b08 <ferror@plt+0x13d8>  // b.none
  402ae4:	bl	4015e0 <__ctype_b_loc@plt>
  402ae8:	ldr	x8, [x0]
  402aec:	ldrsh	w8, [x8, x28, lsl #1]
  402af0:	cmp	w8, #0x0
  402af4:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402af8:	add	x8, x8, #0xf3b
  402afc:	csel	x2, x22, x8, lt  // lt = tstop
  402b00:	b	402b08 <ferror@plt+0x13d8>
  402b04:	mov	x2, x26
  402b08:	mov	w1, #0x1                   	// #1
  402b0c:	mov	x0, x19
  402b10:	mov	w3, w28
  402b14:	bl	4015c0 <__fprintf_chk@plt>
  402b18:	mov	w1, #0x1                   	// #1
  402b1c:	mov	x0, x19
  402b20:	mov	x2, x24
  402b24:	bl	4015c0 <__fprintf_chk@plt>
  402b28:	ldr	w25, [x27, #8]
  402b2c:	mov	w1, #0x1                   	// #1
  402b30:	mov	x0, x19
  402b34:	mov	x2, x23
  402b38:	sxtw	x27, w25
  402b3c:	bl	4015c0 <__fprintf_chk@plt>
  402b40:	cmp	w25, #0x27
  402b44:	b.eq	402b74 <ferror@plt+0x1444>  // b.none
  402b48:	cmp	w25, #0x5c
  402b4c:	mov	x2, x26
  402b50:	b.eq	402b78 <ferror@plt+0x1448>  // b.none
  402b54:	bl	4015e0 <__ctype_b_loc@plt>
  402b58:	ldr	x8, [x0]
  402b5c:	ldrsh	w8, [x8, x27, lsl #1]
  402b60:	cmp	w8, #0x0
  402b64:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402b68:	add	x8, x8, #0xf3b
  402b6c:	csel	x2, x22, x8, lt  // lt = tstop
  402b70:	b	402b78 <ferror@plt+0x1448>
  402b74:	mov	x2, x26
  402b78:	mov	w1, #0x1                   	// #1
  402b7c:	mov	x0, x19
  402b80:	mov	w3, w27
  402b84:	bl	4015c0 <__fprintf_chk@plt>
  402b88:	mov	w1, #0x1                   	// #1
  402b8c:	mov	x0, x19
  402b90:	mov	x2, x23
  402b94:	bl	4015c0 <__fprintf_chk@plt>
  402b98:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402b9c:	mov	w1, #0x1                   	// #1
  402ba0:	mov	x0, x19
  402ba4:	add	x2, x2, #0xe31
  402ba8:	bl	4015c0 <__fprintf_chk@plt>
  402bac:	tbz	w21, #0, 402a14 <ferror@plt+0x12e4>
  402bb0:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402bb4:	mov	w1, #0x1                   	// #1
  402bb8:	mov	x0, x19
  402bbc:	add	x2, x2, #0xd29
  402bc0:	bl	4015c0 <__fprintf_chk@plt>
  402bc4:	b	402a14 <ferror@plt+0x12e4>
  402bc8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402bcc:	add	x2, x2, #0xdf9
  402bd0:	mov	w1, #0x1                   	// #1
  402bd4:	mov	x0, x19
  402bd8:	bl	4015c0 <__fprintf_chk@plt>
  402bdc:	ldr	x0, [x20, #24]
  402be0:	ldr	x8, [x0, #16]
  402be4:	cmp	x8, #0x1
  402be8:	b.lt	402d80 <ferror@plt+0x1650>  // b.tstop
  402bec:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  402bf0:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  402bf4:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  402bf8:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  402bfc:	mov	x21, xzr
  402c00:	add	x23, x23, #0xf35
  402c04:	add	x26, x26, #0xf37
  402c08:	add	x24, x24, #0xf41
  402c0c:	add	x25, x25, #0xe2b
  402c10:	b	402c28 <ferror@plt+0x14f8>
  402c14:	ldr	x0, [x20, #24]
  402c18:	add	x21, x21, #0x1
  402c1c:	ldr	x8, [x0, #16]
  402c20:	cmp	x8, x21
  402c24:	b.le	402d68 <ferror@plt+0x1638>
  402c28:	mov	x1, x21
  402c2c:	bl	40b4bc <ferror@plt+0x9d8c>
  402c30:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402c34:	mov	x27, x0
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	mov	x0, x19
  402c40:	add	x2, x2, #0xe28
  402c44:	bl	4015c0 <__fprintf_chk@plt>
  402c48:	ldr	w22, [x27]
  402c4c:	mov	w1, #0x1                   	// #1
  402c50:	mov	x0, x19
  402c54:	mov	x2, x23
  402c58:	sxtw	x28, w22
  402c5c:	bl	4015c0 <__fprintf_chk@plt>
  402c60:	cmp	w22, #0x27
  402c64:	b.eq	402c9c <ferror@plt+0x156c>  // b.none
  402c68:	cmp	w22, #0x5c
  402c6c:	mov	x2, x26
  402c70:	b.eq	402ca0 <ferror@plt+0x1570>  // b.none
  402c74:	bl	4015e0 <__ctype_b_loc@plt>
  402c78:	ldr	x8, [x0]
  402c7c:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  402c80:	add	x9, x9, #0xf38
  402c84:	ldrsh	w8, [x8, x28, lsl #1]
  402c88:	cmp	w8, #0x0
  402c8c:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402c90:	add	x8, x8, #0xf3b
  402c94:	csel	x2, x9, x8, lt  // lt = tstop
  402c98:	b	402ca0 <ferror@plt+0x1570>
  402c9c:	mov	x2, x26
  402ca0:	mov	w1, #0x1                   	// #1
  402ca4:	mov	x0, x19
  402ca8:	mov	w3, w28
  402cac:	bl	4015c0 <__fprintf_chk@plt>
  402cb0:	mov	w1, #0x1                   	// #1
  402cb4:	mov	x0, x19
  402cb8:	mov	x2, x24
  402cbc:	bl	4015c0 <__fprintf_chk@plt>
  402cc0:	ldr	w22, [x27, #4]
  402cc4:	mov	w1, #0x1                   	// #1
  402cc8:	mov	x0, x19
  402ccc:	mov	x2, x23
  402cd0:	sxtw	x28, w22
  402cd4:	bl	4015c0 <__fprintf_chk@plt>
  402cd8:	cmp	w22, #0x27
  402cdc:	b.eq	402d14 <ferror@plt+0x15e4>  // b.none
  402ce0:	cmp	w22, #0x5c
  402ce4:	mov	x2, x26
  402ce8:	b.eq	402d18 <ferror@plt+0x15e8>  // b.none
  402cec:	bl	4015e0 <__ctype_b_loc@plt>
  402cf0:	ldr	x8, [x0]
  402cf4:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  402cf8:	add	x9, x9, #0xf38
  402cfc:	ldrsh	w8, [x8, x28, lsl #1]
  402d00:	cmp	w8, #0x0
  402d04:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  402d08:	add	x8, x8, #0xf3b
  402d0c:	csel	x2, x9, x8, lt  // lt = tstop
  402d10:	b	402d18 <ferror@plt+0x15e8>
  402d14:	mov	x2, x26
  402d18:	mov	w1, #0x1                   	// #1
  402d1c:	mov	x0, x19
  402d20:	mov	w3, w28
  402d24:	bl	4015c0 <__fprintf_chk@plt>
  402d28:	mov	w1, #0x1                   	// #1
  402d2c:	mov	x0, x19
  402d30:	mov	x2, x24
  402d34:	bl	4015c0 <__fprintf_chk@plt>
  402d38:	ldr	w3, [x27, #8]
  402d3c:	mov	w1, #0x1                   	// #1
  402d40:	mov	x0, x19
  402d44:	mov	x2, x25
  402d48:	bl	4015c0 <__fprintf_chk@plt>
  402d4c:	tbz	w21, #0, 402c14 <ferror@plt+0x14e4>
  402d50:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402d54:	mov	w1, #0x1                   	// #1
  402d58:	mov	x0, x19
  402d5c:	add	x2, x2, #0xd29
  402d60:	bl	4015c0 <__fprintf_chk@plt>
  402d64:	b	402c14 <ferror@plt+0x14e4>
  402d68:	tbz	w21, #0, 402d80 <ferror@plt+0x1650>
  402d6c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402d70:	add	x2, x2, #0xd29
  402d74:	mov	w1, #0x1                   	// #1
  402d78:	mov	x0, x19
  402d7c:	bl	4015c0 <__fprintf_chk@plt>
  402d80:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402d84:	add	x2, x2, #0xbf3
  402d88:	mov	w1, #0x1                   	// #1
  402d8c:	mov	x0, x19
  402d90:	bl	4015c0 <__fprintf_chk@plt>
  402d94:	ldr	x8, [x20, #24]
  402d98:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402d9c:	add	x2, x2, #0xe61
  402da0:	mov	w1, #0x1                   	// #1
  402da4:	ldr	w3, [x8, #16]
  402da8:	mov	x0, x19
  402dac:	bl	4015c0 <__fprintf_chk@plt>
  402db0:	mov	w0, wzr
  402db4:	add	sp, sp, #0x820
  402db8:	ldp	x20, x19, [sp, #80]
  402dbc:	ldp	x22, x21, [sp, #64]
  402dc0:	ldp	x24, x23, [sp, #48]
  402dc4:	ldp	x26, x25, [sp, #32]
  402dc8:	ldp	x28, x27, [sp, #16]
  402dcc:	ldp	x29, x30, [sp], #96
  402dd0:	ret
  402dd4:	stp	x29, x30, [sp, #-80]!
  402dd8:	str	x25, [sp, #16]
  402ddc:	stp	x24, x23, [sp, #32]
  402de0:	stp	x22, x21, [sp, #48]
  402de4:	stp	x20, x19, [sp, #64]
  402de8:	mov	x29, sp
  402dec:	mov	x19, x0
  402df0:	ldr	x0, [x0, #16]
  402df4:	ldr	x8, [x0, #24]
  402df8:	cmp	x8, #0x1
  402dfc:	b.lt	402f00 <ferror@plt+0x17d0>  // b.tstop
  402e00:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  402e04:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  402e08:	mov	x20, x1
  402e0c:	mov	x21, xzr
  402e10:	add	x22, x22, #0xe87
  402e14:	add	x23, x23, #0xe95
  402e18:	b	402e48 <ferror@plt+0x1718>
  402e1c:	mov	w0, #0x22                  	// #34
  402e20:	mov	x1, x20
  402e24:	bl	401410 <fputc@plt>
  402e28:	mov	w0, #0xa                   	// #10
  402e2c:	mov	x1, x20
  402e30:	bl	401410 <fputc@plt>
  402e34:	ldr	x0, [x19, #16]
  402e38:	add	x21, x21, #0x1
  402e3c:	ldr	x8, [x0, #24]
  402e40:	cmp	x8, x21
  402e44:	b.le	402f00 <ferror@plt+0x17d0>
  402e48:	mov	x1, x21
  402e4c:	bl	40b4bc <ferror@plt+0x9d8c>
  402e50:	cbz	x0, 402e34 <ferror@plt+0x1704>
  402e54:	mov	x24, x0
  402e58:	mov	w1, #0x1                   	// #1
  402e5c:	mov	x0, x19
  402e60:	mov	w2, w21
  402e64:	bl	409978 <ferror@plt+0x8248>
  402e68:	mov	x3, x0
  402e6c:	mov	w1, #0x1                   	// #1
  402e70:	mov	x0, x20
  402e74:	mov	x2, x22
  402e78:	bl	4015c0 <__fprintf_chk@plt>
  402e7c:	ldrb	w8, [x24]
  402e80:	cbz	w8, 402e1c <ferror@plt+0x16ec>
  402e84:	add	x25, x24, #0x1
  402e88:	b	402eac <ferror@plt+0x177c>
  402e8c:	mov	w0, #0x5c                  	// #92
  402e90:	mov	x1, x20
  402e94:	bl	401410 <fputc@plt>
  402e98:	ldurb	w0, [x25, #-1]
  402e9c:	mov	x1, x20
  402ea0:	bl	401410 <fputc@plt>
  402ea4:	ldrb	w8, [x25], #1
  402ea8:	cbz	w8, 402e1c <ferror@plt+0x16ec>
  402eac:	and	w24, w8, #0xff
  402eb0:	cmp	w24, #0x5c
  402eb4:	b.eq	402e8c <ferror@plt+0x175c>  // b.none
  402eb8:	cmp	w24, #0x22
  402ebc:	b.eq	402e8c <ferror@plt+0x175c>  // b.none
  402ec0:	bl	4015e0 <__ctype_b_loc@plt>
  402ec4:	cmp	w24, #0x20
  402ec8:	b.eq	402ef8 <ferror@plt+0x17c8>  // b.none
  402ecc:	ldr	x8, [x0]
  402ed0:	ldrsh	w8, [x8, w24, uxtw #1]
  402ed4:	tbnz	w8, #31, 402ef8 <ferror@plt+0x17c8>
  402ed8:	mov	w1, #0x1                   	// #1
  402edc:	mov	x0, x20
  402ee0:	mov	x2, x23
  402ee4:	mov	w3, w24
  402ee8:	bl	4015c0 <__fprintf_chk@plt>
  402eec:	ldrb	w8, [x25], #1
  402ef0:	cbnz	w8, 402eac <ferror@plt+0x177c>
  402ef4:	b	402e1c <ferror@plt+0x16ec>
  402ef8:	mov	w0, w24
  402efc:	b	402e9c <ferror@plt+0x176c>
  402f00:	ldp	x20, x19, [sp, #64]
  402f04:	ldp	x22, x21, [sp, #48]
  402f08:	ldp	x24, x23, [sp, #32]
  402f0c:	ldr	x25, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #80
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-96]!
  402f1c:	stp	x28, x27, [sp, #16]
  402f20:	stp	x26, x25, [sp, #32]
  402f24:	stp	x24, x23, [sp, #48]
  402f28:	stp	x22, x21, [sp, #64]
  402f2c:	stp	x20, x19, [sp, #80]
  402f30:	mov	x29, sp
  402f34:	mov	x19, x0
  402f38:	ldr	x0, [x0, #24]
  402f3c:	ldr	x8, [x0, #16]
  402f40:	cmp	x8, #0x1
  402f44:	b.lt	403200 <ferror@plt+0x1ad0>  // b.tstop
  402f48:	adrp	x21, 40c000 <ferror@plt+0xa8d0>
  402f4c:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  402f50:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  402f54:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  402f58:	mov	x20, x1
  402f5c:	mov	x1, xzr
  402f60:	mov	w28, #0x1                   	// #1
  402f64:	add	x21, x21, #0xe9d
  402f68:	add	x22, x22, #0xf35
  402f6c:	add	x24, x24, #0xf37
  402f70:	add	x23, x23, #0xf5a
  402f74:	b	402fb8 <ferror@plt+0x1888>
  402f78:	eor	w1, w3, #0xf000
  402f7c:	mov	x0, x19
  402f80:	bl	409aa0 <ferror@plt+0x8370>
  402f84:	cbz	x0, 4031a8 <ferror@plt+0x1a78>
  402f88:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  402f8c:	mov	x3, x0
  402f90:	mov	w1, #0x1                   	// #1
  402f94:	mov	x0, x20
  402f98:	add	x2, x2, #0xea6
  402f9c:	bl	4015c0 <__fprintf_chk@plt>
  402fa0:	ldr	x0, [x19, #24]
  402fa4:	mov	w1, w28
  402fa8:	add	w28, w28, #0x1
  402fac:	ldr	x8, [x0, #16]
  402fb0:	cmp	x8, x1
  402fb4:	b.le	403200 <ferror@plt+0x1ad0>
  402fb8:	bl	40b4bc <ferror@plt+0x9d8c>
  402fbc:	cbz	x0, 402fa0 <ferror@plt+0x1870>
  402fc0:	mov	x25, x0
  402fc4:	mov	w1, #0x1                   	// #1
  402fc8:	mov	x0, x20
  402fcc:	mov	x2, x21
  402fd0:	bl	4015c0 <__fprintf_chk@plt>
  402fd4:	ldr	w27, [x25]
  402fd8:	mov	w1, #0x1                   	// #1
  402fdc:	mov	x0, x20
  402fe0:	mov	x2, x22
  402fe4:	sxtw	x26, w27
  402fe8:	bl	4015c0 <__fprintf_chk@plt>
  402fec:	cmp	w27, #0x27
  402ff0:	b.eq	403038 <ferror@plt+0x1908>  // b.none
  402ff4:	cmp	w27, #0x5c
  402ff8:	mov	x2, x24
  402ffc:	b.eq	40303c <ferror@plt+0x190c>  // b.none
  403000:	bl	4015e0 <__ctype_b_loc@plt>
  403004:	ldr	x8, [x0]
  403008:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  40300c:	add	x9, x9, #0xf38
  403010:	ldrsh	w8, [x8, x26, lsl #1]
  403014:	cmp	w8, #0x0
  403018:	mov	w8, #0x20                  	// #32
  40301c:	ccmp	w26, w8, #0x4, ge  // ge = tcont
  403020:	mov	w8, #0x7f                  	// #127
  403024:	ccmp	w26, w8, #0x2, ne  // ne = any
  403028:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  40302c:	add	x8, x8, #0xf3b
  403030:	csel	x2, x9, x8, hi  // hi = pmore
  403034:	b	40303c <ferror@plt+0x190c>
  403038:	mov	x2, x24
  40303c:	mov	w1, #0x1                   	// #1
  403040:	mov	x0, x20
  403044:	mov	w3, w26
  403048:	bl	4015c0 <__fprintf_chk@plt>
  40304c:	mov	w1, #0x1                   	// #1
  403050:	mov	x0, x20
  403054:	mov	x2, x22
  403058:	bl	4015c0 <__fprintf_chk@plt>
  40305c:	mov	w1, #0x1                   	// #1
  403060:	mov	x0, x20
  403064:	mov	x2, x23
  403068:	bl	4015c0 <__fprintf_chk@plt>
  40306c:	ldr	w27, [x25, #4]
  403070:	mov	w1, #0x1                   	// #1
  403074:	mov	x0, x20
  403078:	mov	x2, x22
  40307c:	sxtw	x26, w27
  403080:	bl	4015c0 <__fprintf_chk@plt>
  403084:	cmp	w27, #0x27
  403088:	b.eq	4030d0 <ferror@plt+0x19a0>  // b.none
  40308c:	cmp	w27, #0x5c
  403090:	mov	x2, x24
  403094:	b.eq	4030d4 <ferror@plt+0x19a4>  // b.none
  403098:	bl	4015e0 <__ctype_b_loc@plt>
  40309c:	ldr	x8, [x0]
  4030a0:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  4030a4:	add	x9, x9, #0xf38
  4030a8:	ldrsh	w8, [x8, x26, lsl #1]
  4030ac:	cmp	w8, #0x0
  4030b0:	mov	w8, #0x20                  	// #32
  4030b4:	ccmp	w26, w8, #0x4, ge  // ge = tcont
  4030b8:	mov	w8, #0x7f                  	// #127
  4030bc:	ccmp	w26, w8, #0x2, ne  // ne = any
  4030c0:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  4030c4:	add	x8, x8, #0xf3b
  4030c8:	csel	x2, x9, x8, hi  // hi = pmore
  4030cc:	b	4030d4 <ferror@plt+0x19a4>
  4030d0:	mov	x2, x24
  4030d4:	mov	w1, #0x1                   	// #1
  4030d8:	mov	x0, x20
  4030dc:	mov	w3, w26
  4030e0:	bl	4015c0 <__fprintf_chk@plt>
  4030e4:	mov	w1, #0x1                   	// #1
  4030e8:	mov	x0, x20
  4030ec:	mov	x2, x22
  4030f0:	bl	4015c0 <__fprintf_chk@plt>
  4030f4:	ldrb	w8, [x19]
  4030f8:	ldr	w3, [x25, #8]
  4030fc:	tbnz	w8, #4, 402f78 <ferror@plt+0x1848>
  403100:	cmp	w3, #0x100
  403104:	b.cc	403120 <ferror@plt+0x19f0>  // b.lo, b.ul, b.last
  403108:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40310c:	mov	w1, #0x1                   	// #1
  403110:	mov	x0, x20
  403114:	add	x2, x2, #0xeba
  403118:	bl	4015c0 <__fprintf_chk@plt>
  40311c:	b	402fa0 <ferror@plt+0x1870>
  403120:	mov	x0, x19
  403124:	mov	w1, w3
  403128:	bl	409aa0 <ferror@plt+0x8370>
  40312c:	cbnz	x0, 402f88 <ferror@plt+0x1858>
  403130:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403134:	mov	w1, #0x1                   	// #1
  403138:	mov	x0, x20
  40313c:	add	x2, x2, #0xec4
  403140:	bl	4015c0 <__fprintf_chk@plt>
  403144:	ldr	w26, [x25, #8]
  403148:	mov	w1, #0x1                   	// #1
  40314c:	mov	x0, x20
  403150:	mov	x2, x22
  403154:	sxtw	x25, w26
  403158:	bl	4015c0 <__fprintf_chk@plt>
  40315c:	cmp	w26, #0x27
  403160:	b.eq	4031c4 <ferror@plt+0x1a94>  // b.none
  403164:	cmp	w26, #0x5c
  403168:	mov	x2, x24
  40316c:	b.eq	4031c8 <ferror@plt+0x1a98>  // b.none
  403170:	bl	4015e0 <__ctype_b_loc@plt>
  403174:	ldr	x8, [x0]
  403178:	adrp	x9, 40c000 <ferror@plt+0xa8d0>
  40317c:	add	x9, x9, #0xf38
  403180:	ldrsh	w8, [x8, x25, lsl #1]
  403184:	cmp	w8, #0x0
  403188:	mov	w8, #0x20                  	// #32
  40318c:	ccmp	w25, w8, #0x4, ge  // ge = tcont
  403190:	mov	w8, #0x7f                  	// #127
  403194:	ccmp	w25, w8, #0x2, ne  // ne = any
  403198:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  40319c:	add	x8, x8, #0xf3b
  4031a0:	csel	x2, x9, x8, hi  // hi = pmore
  4031a4:	b	4031c8 <ferror@plt+0x1a98>
  4031a8:	ldr	w3, [x25, #8]
  4031ac:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4031b0:	mov	w1, #0x1                   	// #1
  4031b4:	mov	x0, x20
  4031b8:	add	x2, x2, #0xeae
  4031bc:	bl	4015c0 <__fprintf_chk@plt>
  4031c0:	b	402fa0 <ferror@plt+0x1870>
  4031c4:	mov	x2, x24
  4031c8:	mov	w1, #0x1                   	// #1
  4031cc:	mov	x0, x20
  4031d0:	mov	w3, w25
  4031d4:	bl	4015c0 <__fprintf_chk@plt>
  4031d8:	mov	w1, #0x1                   	// #1
  4031dc:	mov	x0, x20
  4031e0:	mov	x2, x22
  4031e4:	bl	4015c0 <__fprintf_chk@plt>
  4031e8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4031ec:	mov	w1, #0x1                   	// #1
  4031f0:	mov	x0, x20
  4031f4:	add	x2, x2, #0xd29
  4031f8:	bl	4015c0 <__fprintf_chk@plt>
  4031fc:	b	402fa0 <ferror@plt+0x1870>
  403200:	ldp	x20, x19, [sp, #80]
  403204:	ldp	x22, x21, [sp, #64]
  403208:	ldp	x24, x23, [sp, #48]
  40320c:	ldp	x26, x25, [sp, #32]
  403210:	ldp	x28, x27, [sp, #16]
  403214:	ldp	x29, x30, [sp], #96
  403218:	ret
  40321c:	stp	x29, x30, [sp, #-96]!
  403220:	stp	x28, x27, [sp, #16]
  403224:	stp	x26, x25, [sp, #32]
  403228:	stp	x24, x23, [sp, #48]
  40322c:	stp	x22, x21, [sp, #64]
  403230:	stp	x20, x19, [sp, #80]
  403234:	mov	x29, sp
  403238:	mov	x19, x1
  40323c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403240:	mov	x20, x0
  403244:	add	x2, x2, #0xec9
  403248:	mov	w1, #0x1                   	// #1
  40324c:	mov	x0, x19
  403250:	bl	4015c0 <__fprintf_chk@plt>
  403254:	ldr	x8, [x20, #8]
  403258:	ldr	x8, [x8, #24]
  40325c:	cmp	x8, #0x1
  403260:	b.lt	403380 <ferror@plt+0x1c50>  // b.tstop
  403264:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  403268:	adrp	x23, 40c000 <ferror@plt+0xa8d0>
  40326c:	mov	x21, xzr
  403270:	mov	w26, wzr
  403274:	mov	w28, wzr
  403278:	mov	w27, wzr
  40327c:	mov	w24, #0x2c                  	// #44
  403280:	mov	w25, #0x20                  	// #32
  403284:	add	x22, x22, #0xed1
  403288:	add	x23, x23, #0xed6
  40328c:	b	4032c0 <ferror@plt+0x1b90>
  403290:	mov	x0, x20
  403294:	mov	w1, w21
  403298:	bl	403e4c <ferror@plt+0x271c>
  40329c:	cbz	w0, 4032dc <ferror@plt+0x1bac>
  4032a0:	cmp	w27, #0x0
  4032a4:	add	w28, w21, #0x1
  4032a8:	csinc	w27, w27, w21, ne  // ne = any
  4032ac:	ldr	x8, [x20, #8]
  4032b0:	add	x21, x21, #0x1
  4032b4:	ldr	x8, [x8, #24]
  4032b8:	cmp	x8, x21
  4032bc:	b.le	403330 <ferror@plt+0x1c00>
  4032c0:	and	x8, x21, #0xffffffff
  4032c4:	orr	x8, x8, #0x8
  4032c8:	cmp	x21, x8
  4032cc:	b.ne	403290 <ferror@plt+0x1b60>  // b.any
  4032d0:	ldr	w8, [x20, #4]
  4032d4:	tbnz	w8, #2, 4032ac <ferror@plt+0x1b7c>
  4032d8:	b	403290 <ferror@plt+0x1b60>
  4032dc:	cbz	w28, 4032ac <ferror@plt+0x1b7c>
  4032e0:	cmp	w26, #0x0
  4032e4:	csel	w3, w25, w24, eq  // eq = none
  4032e8:	cmp	w27, w28
  4032ec:	sub	w4, w27, #0x1
  4032f0:	b.ne	40330c <ferror@plt+0x1bdc>  // b.any
  4032f4:	mov	w1, #0x1                   	// #1
  4032f8:	mov	x0, x19
  4032fc:	mov	x2, x22
  403300:	mov	w26, #0x1                   	// #1
  403304:	bl	4015c0 <__fprintf_chk@plt>
  403308:	b	403324 <ferror@plt+0x1bf4>
  40330c:	sub	w5, w28, #0x1
  403310:	mov	w1, #0x1                   	// #1
  403314:	mov	x0, x19
  403318:	mov	x2, x23
  40331c:	mov	w26, #0x1                   	// #1
  403320:	bl	4015c0 <__fprintf_chk@plt>
  403324:	mov	w27, wzr
  403328:	mov	w28, wzr
  40332c:	b	4032ac <ferror@plt+0x1b7c>
  403330:	cbz	w28, 403380 <ferror@plt+0x1c50>
  403334:	cmp	w26, #0x0
  403338:	mov	w8, #0x2c                  	// #44
  40333c:	mov	w9, #0x20                  	// #32
  403340:	csel	w3, w9, w8, eq  // eq = none
  403344:	cmp	w27, w28
  403348:	sub	w4, w27, #0x1
  40334c:	b.ne	403368 <ferror@plt+0x1c38>  // b.any
  403350:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403354:	add	x2, x2, #0xed1
  403358:	mov	w1, #0x1                   	// #1
  40335c:	mov	x0, x19
  403360:	bl	4015c0 <__fprintf_chk@plt>
  403364:	b	403380 <ferror@plt+0x1c50>
  403368:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40336c:	sub	w5, w28, #0x1
  403370:	add	x2, x2, #0xed6
  403374:	mov	w1, #0x1                   	// #1
  403378:	mov	x0, x19
  40337c:	bl	4015c0 <__fprintf_chk@plt>
  403380:	mov	x0, x19
  403384:	ldp	x20, x19, [sp, #80]
  403388:	ldp	x22, x21, [sp, #64]
  40338c:	ldp	x24, x23, [sp, #48]
  403390:	ldp	x26, x25, [sp, #32]
  403394:	ldp	x28, x27, [sp, #16]
  403398:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40339c:	add	x2, x2, #0xd29
  4033a0:	mov	w1, #0x1                   	// #1
  4033a4:	ldp	x29, x30, [sp], #96
  4033a8:	b	4015c0 <__fprintf_chk@plt>
  4033ac:	stp	d9, d8, [sp, #-112]!
  4033b0:	stp	x29, x30, [sp, #16]
  4033b4:	stp	x28, x27, [sp, #32]
  4033b8:	stp	x26, x25, [sp, #48]
  4033bc:	stp	x24, x23, [sp, #64]
  4033c0:	stp	x22, x21, [sp, #80]
  4033c4:	stp	x20, x19, [sp, #96]
  4033c8:	mov	x29, sp
  4033cc:	sub	sp, sp, #0x890
  4033d0:	ldr	x8, [x0, #8]
  4033d4:	str	w2, [sp, #60]
  4033d8:	ldr	x20, [x8, #24]
  4033dc:	cbz	x20, 403ac8 <ferror@plt+0x2398>
  4033e0:	ldr	w8, [sp, #60]
  4033e4:	mov	w19, w3
  4033e8:	mov	x21, x0
  4033ec:	mov	x22, x1
  4033f0:	cmp	w8, #0x4
  4033f4:	b.eq	4034c8 <ferror@plt+0x1d98>  // b.none
  4033f8:	cmp	w8, #0x8
  4033fc:	mov	w8, #0x1                   	// #1
  403400:	b.eq	4034e8 <ferror@plt+0x1db8>  // b.none
  403404:	cmp	x20, #0x1
  403408:	b.lt	4034d0 <ferror@plt+0x1da0>  // b.tstop
  40340c:	mov	x23, xzr
  403410:	b	403428 <ferror@plt+0x1cf8>
  403414:	ldr	x8, [x21, #8]
  403418:	add	x23, x23, #0x1
  40341c:	ldr	x8, [x8, #24]
  403420:	cmp	x8, x23
  403424:	b.le	4034d0 <ferror@plt+0x1da0>
  403428:	orr	w24, w23, #0x8
  40342c:	cmp	x23, x24
  403430:	b.eq	403414 <ferror@plt+0x1ce4>  // b.none
  403434:	mov	x0, x21
  403438:	mov	w1, w23
  40343c:	bl	403e4c <ferror@plt+0x271c>
  403440:	cbz	w0, 403414 <ferror@plt+0x1ce4>
  403444:	mov	x0, x21
  403448:	mov	w1, w24
  40344c:	bl	403e4c <ferror@plt+0x271c>
  403450:	cbz	w0, 403414 <ferror@plt+0x1ce4>
  403454:	mov	w25, #0x1                   	// #1
  403458:	b	403468 <ferror@plt+0x1d38>
  40345c:	add	w25, w25, #0x1
  403460:	cmp	w25, #0x100
  403464:	b.eq	403414 <ferror@plt+0x1ce4>  // b.none
  403468:	mov	x0, x21
  40346c:	mov	w1, w23
  403470:	mov	w2, w25
  403474:	bl	403fe0 <ferror@plt+0x28b0>
  403478:	cmn	w0, #0x1
  40347c:	b.eq	403414 <ferror@plt+0x1ce4>  // b.none
  403480:	asr	w8, w0, #8
  403484:	cmp	w8, #0xb
  403488:	b.eq	403490 <ferror@plt+0x1d60>  // b.none
  40348c:	cbnz	w8, 40345c <ferror@plt+0x1d2c>
  403490:	and	w26, w0, #0xff
  403494:	cmp	w26, #0x7f
  403498:	b.hi	40345c <ferror@plt+0x1d2c>  // b.pmore
  40349c:	mov	x0, x21
  4034a0:	mov	w1, w24
  4034a4:	bl	403e4c <ferror@plt+0x271c>
  4034a8:	cbz	w0, 4034c8 <ferror@plt+0x1d98>
  4034ac:	mov	x0, x21
  4034b0:	mov	w1, w24
  4034b4:	mov	w2, w25
  4034b8:	bl	403fe0 <ferror@plt+0x28b0>
  4034bc:	orr	w8, w26, #0x800
  4034c0:	cmp	w0, w8
  4034c4:	b.eq	40345c <ferror@plt+0x1d2c>  // b.none
  4034c8:	mov	w8, #0x1                   	// #1
  4034cc:	b	4034e8 <ferror@plt+0x1db8>
  4034d0:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4034d4:	add	x2, x2, #0xede
  4034d8:	mov	w1, #0x1                   	// #1
  4034dc:	mov	x0, x22
  4034e0:	bl	4015c0 <__fprintf_chk@plt>
  4034e4:	mov	w8, wzr
  4034e8:	subs	x12, x20, #0x1
  4034ec:	lsl	x9, x20, #2
  4034f0:	stp	x12, x9, [sp, #32]
  4034f4:	add	x13, sp, #0x88
  4034f8:	mov	w9, #0xb20                 	// #2848
  4034fc:	add	x24, sp, #0x488
  403500:	mov	w10, #0x820                 	// #2080
  403504:	cset	w11, lt  // lt = tstop
  403508:	dup	v8.2s, w9
  40350c:	add	x9, x13, #0x8
  403510:	mov	w25, #0x200                 	// #512
  403514:	and	x14, x12, #0xfffffffffffffffe
  403518:	orr	x12, x12, #0x1
  40351c:	str	x9, [sp, #8]
  403520:	dup	v9.2s, w10
  403524:	add	x9, x24, #0x8
  403528:	orr	w8, w8, w11
  40352c:	mov	w27, #0x1                   	// #1
  403530:	stp	x12, x14, [sp, #16]
  403534:	str	x9, [sp]
  403538:	str	w8, [sp, #48]
  40353c:	b	403594 <ferror@plt+0x1e64>
  403540:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403544:	mov	w1, #0x1                   	// #1
  403548:	mov	x0, x22
  40354c:	add	x2, x2, #0xeeb
  403550:	mov	w3, w27
  403554:	bl	4015c0 <__fprintf_chk@plt>
  403558:	ldr	w8, [sp, #56]
  40355c:	cbz	w8, 40383c <ferror@plt+0x210c>
  403560:	ldr	w2, [sp, #52]
  403564:	mov	x0, x21
  403568:	mov	x1, x22
  40356c:	mov	w3, w19
  403570:	bl	403aec <ferror@plt+0x23bc>
  403574:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403578:	mov	w1, #0x1                   	// #1
  40357c:	mov	x0, x22
  403580:	add	x2, x2, #0xd29
  403584:	bl	4015c0 <__fprintf_chk@plt>
  403588:	add	w27, w27, #0x1
  40358c:	cmp	w27, #0x100
  403590:	b.eq	403ac8 <ferror@plt+0x2398>  // b.none
  403594:	cmp	x20, #0x1
  403598:	b.lt	4035ec <ferror@plt+0x1ebc>  // b.tstop
  40359c:	mov	x26, xzr
  4035a0:	mov	w23, #0x1                   	// #1
  4035a4:	b	4035b4 <ferror@plt+0x1e84>
  4035a8:	add	x26, x26, #0x1
  4035ac:	cmp	x20, x26
  4035b0:	b.eq	4035f0 <ferror@plt+0x1ec0>  // b.none
  4035b4:	mov	x0, x21
  4035b8:	mov	w1, w26
  4035bc:	str	w25, [x24, x26, lsl #2]
  4035c0:	bl	403e4c <ferror@plt+0x271c>
  4035c4:	cbz	w0, 4035a8 <ferror@plt+0x1e78>
  4035c8:	mov	x0, x21
  4035cc:	mov	w1, w26
  4035d0:	mov	w2, w27
  4035d4:	bl	403fe0 <ferror@plt+0x28b0>
  4035d8:	cmp	w0, #0x200
  4035dc:	str	w0, [x24, x26, lsl #2]
  4035e0:	b.eq	4035a8 <ferror@plt+0x1e78>  // b.none
  4035e4:	mov	w23, wzr
  4035e8:	b	4035a8 <ferror@plt+0x1e78>
  4035ec:	mov	w23, #0x1                   	// #1
  4035f0:	ldr	w8, [sp, #60]
  4035f4:	cmp	w8, #0x4
  4035f8:	b.eq	403600 <ferror@plt+0x1ed0>  // b.none
  4035fc:	cbnz	w23, 403588 <ferror@plt+0x1e58>
  403600:	ldr	w23, [sp, #60]
  403604:	cmp	w23, #0x4
  403608:	b.eq	40364c <ferror@plt+0x1f1c>  // b.none
  40360c:	cmp	w23, #0x8
  403610:	b.ne	4036a8 <ferror@plt+0x1f78>  // b.any
  403614:	cmp	x20, #0x1
  403618:	b.lt	403574 <ferror@plt+0x1e44>  // b.tstop
  40361c:	mov	x26, xzr
  403620:	ldr	w2, [x24, x26, lsl #2]
  403624:	mov	x0, x21
  403628:	mov	x1, x22
  40362c:	mov	w3, w27
  403630:	mov	w4, w26
  403634:	mov	w5, w19
  403638:	bl	403d04 <ferror@plt+0x25d4>
  40363c:	add	x26, x26, #0x1
  403640:	cmp	x20, x26
  403644:	b.ne	403620 <ferror@plt+0x1ef0>  // b.any
  403648:	b	403574 <ferror@plt+0x1e44>
  40364c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403650:	mov	w1, #0x1                   	// #1
  403654:	mov	x0, x22
  403658:	add	x2, x2, #0xeeb
  40365c:	mov	w3, w27
  403660:	bl	4015c0 <__fprintf_chk@plt>
  403664:	cmp	x20, #0x1
  403668:	b.lt	403574 <ferror@plt+0x1e44>  // b.tstop
  40366c:	mov	x26, xzr
  403670:	b	403680 <ferror@plt+0x1f50>
  403674:	add	x26, x26, #0x1
  403678:	cmp	x20, x26
  40367c:	b.eq	403574 <ferror@plt+0x1e44>  // b.none
  403680:	mov	x0, x21
  403684:	mov	w1, w26
  403688:	bl	403e4c <ferror@plt+0x271c>
  40368c:	cbz	w0, 403674 <ferror@plt+0x1f44>
  403690:	ldr	w2, [x24, x26, lsl #2]
  403694:	mov	x0, x21
  403698:	mov	x1, x22
  40369c:	mov	w3, w19
  4036a0:	bl	403aec <ferror@plt+0x23bc>
  4036a4:	b	403674 <ferror@plt+0x1f44>
  4036a8:	ldr	w8, [sp, #1160]
  4036ac:	asr	w9, w8, #8
  4036b0:	cmp	w9, #0xb
  4036b4:	and	w10, w8, #0xff
  4036b8:	str	w10, [sp, #52]
  4036bc:	b.eq	4036c4 <ferror@plt+0x1f94>  // b.none
  4036c0:	cbnz	w9, 40376c <ferror@plt+0x203c>
  4036c4:	mov	w9, #0xdf                  	// #223
  4036c8:	and	w9, w8, w9
  4036cc:	sub	w9, w9, #0x41
  4036d0:	cmp	w9, #0x19
  4036d4:	b.hi	40376c <ferror@plt+0x203c>  // b.pmore
  4036d8:	dup	v0.2s, w10
  4036dc:	mov	w9, #0x9f                  	// #159
  4036e0:	mov	v1.16b, v0.16b
  4036e4:	and	w8, w8, w9
  4036e8:	eor	v2.8b, v0.8b, v8.8b
  4036ec:	eor	v3.8b, v0.8b, v9.8b
  4036f0:	orr	v0.2s, #0x8, lsl #8
  4036f4:	orr	v1.2s, #0xb, lsl #8
  4036f8:	mov	v0.s[1], v3.s[1]
  4036fc:	dup	v3.4s, w8
  403700:	orr	w8, w8, #0x800
  403704:	mov	v1.s[1], v2.s[1]
  403708:	cmp	x20, #0x1
  40370c:	dup	v2.4s, w8
  403710:	mov	v0.d[1], v0.d[0]
  403714:	mov	v1.d[1], v1.d[0]
  403718:	stp	q1, q3, [sp, #64]
  40371c:	stp	q0, q2, [sp, #96]
  403720:	b.lt	403860 <ferror@plt+0x2130>  // b.tstop
  403724:	mov	x26, xzr
  403728:	b	403748 <ferror@plt+0x2018>
  40372c:	add	x9, sp, #0x40
  403730:	ldr	w9, [x9, x26, lsl #2]
  403734:	cmp	w8, w9
  403738:	b.ne	40376c <ferror@plt+0x203c>  // b.any
  40373c:	add	x26, x26, #0x1
  403740:	cmp	x20, x26
  403744:	b.eq	403860 <ferror@plt+0x2130>  // b.none
  403748:	mov	x0, x21
  40374c:	mov	w1, w26
  403750:	bl	403e4c <ferror@plt+0x271c>
  403754:	cbz	w0, 40373c <ferror@plt+0x200c>
  403758:	ldr	w8, [x24, x26, lsl #2]
  40375c:	cmp	x26, #0x10
  403760:	b.cc	40372c <ferror@plt+0x1ffc>  // b.lo, b.ul, b.last
  403764:	cmp	w8, #0x200
  403768:	b.eq	40373c <ferror@plt+0x200c>  // b.none
  40376c:	str	wzr, [sp, #56]
  403770:	cmp	x20, #0x1
  403774:	b.lt	403788 <ferror@plt+0x2058>  // b.tstop
  403778:	ldr	x2, [sp, #40]
  40377c:	add	x0, sp, #0x88
  403780:	mov	w1, wzr
  403784:	bl	4014d0 <memset@plt>
  403788:	ldr	w8, [sp, #48]
  40378c:	tbnz	w8, #0, 403540 <ferror@plt+0x1e10>
  403790:	mov	x28, xzr
  403794:	b	4037b8 <ferror@plt+0x2088>
  403798:	lsl	x8, x26, #2
  40379c:	mov	w9, #0x1                   	// #1
  4037a0:	add	x10, sp, #0x88
  4037a4:	str	w25, [x24, x8]
  4037a8:	str	w9, [x10, x8]
  4037ac:	add	x28, x28, #0x1
  4037b0:	cmp	x20, x28
  4037b4:	b.eq	403540 <ferror@plt+0x1e10>  // b.none
  4037b8:	orr	w26, w28, #0x8
  4037bc:	cmp	x28, x26
  4037c0:	b.eq	4037ac <ferror@plt+0x207c>  // b.none
  4037c4:	mov	x0, x21
  4037c8:	mov	w1, w26
  4037cc:	bl	403e4c <ferror@plt+0x271c>
  4037d0:	cbz	w0, 4037ac <ferror@plt+0x207c>
  4037d4:	ldr	w8, [x24, x28, lsl #2]
  4037d8:	asr	w9, w8, #8
  4037dc:	cmp	w9, #0xb
  4037e0:	b.eq	4037e8 <ferror@plt+0x20b8>  // b.none
  4037e4:	cbnz	w9, 4037ac <ferror@plt+0x207c>
  4037e8:	and	w8, w8, #0xff
  4037ec:	cmp	w8, #0x7f
  4037f0:	b.hi	4037ac <ferror@plt+0x207c>  // b.pmore
  4037f4:	ldr	w9, [x24, x26, lsl #2]
  4037f8:	orr	w8, w8, #0x800
  4037fc:	cmp	w9, w8
  403800:	b.eq	403798 <ferror@plt+0x2068>  // b.none
  403804:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  403808:	ldr	x8, [x8, #3992]
  40380c:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  403810:	mov	w2, #0x5                   	// #5
  403814:	mov	x0, xzr
  403818:	ldr	x23, [x8]
  40381c:	add	x1, x1, #0xef9
  403820:	bl	4016b0 <dcgettext@plt>
  403824:	mov	x2, x0
  403828:	mov	x0, x23
  40382c:	ldr	w23, [sp, #60]
  403830:	mov	w1, #0x1                   	// #1
  403834:	bl	4015c0 <__fprintf_chk@plt>
  403838:	b	403798 <ferror@plt+0x2068>
  40383c:	cmp	x20, #0x2
  403840:	b.lt	403874 <ferror@plt+0x2144>  // b.tstop
  403844:	ldr	x9, [sp, #32]
  403848:	ldr	w8, [sp, #1160]
  40384c:	cmp	x9, #0x1
  403850:	b.hi	403984 <ferror@plt+0x2254>  // b.pmore
  403854:	movi	v0.2d, #0x0
  403858:	mov	w10, #0x1                   	// #1
  40385c:	b	403a20 <ferror@plt+0x22f0>
  403860:	mov	w8, #0x1                   	// #1
  403864:	str	w8, [sp, #56]
  403868:	cmp	x20, #0x1
  40386c:	b.ge	403778 <ferror@plt+0x2048>  // b.tcont
  403870:	b	403788 <ferror@plt+0x2058>
  403874:	movi	v0.2d, #0x0
  403878:	fmov	w8, s0
  40387c:	mov	w9, v0.s[1]
  403880:	cmp	w8, w9
  403884:	b.gt	40392c <ferror@plt+0x21fc>
  403888:	ldr	x9, [sp, #32]
  40388c:	smov	x8, v0.s[0]
  403890:	cmp	x9, x8
  403894:	b.le	40392c <ferror@plt+0x21fc>
  403898:	ldr	w28, [sp, #1160]
  40389c:	cmp	w28, #0x200
  4038a0:	b.eq	4038b8 <ferror@plt+0x2188>  // b.none
  4038a4:	mov	x0, x21
  4038a8:	mov	x1, x22
  4038ac:	mov	w2, w28
  4038b0:	mov	w3, w19
  4038b4:	bl	403aec <ferror@plt+0x23bc>
  4038b8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4038bc:	mov	w1, #0x1                   	// #1
  4038c0:	mov	x0, x22
  4038c4:	add	x2, x2, #0xd29
  4038c8:	bl	4015c0 <__fprintf_chk@plt>
  4038cc:	cmp	x20, #0x2
  4038d0:	b.lt	403588 <ferror@plt+0x1e58>  // b.tstop
  4038d4:	mov	w26, #0x1                   	// #1
  4038d8:	b	4038e8 <ferror@plt+0x21b8>
  4038dc:	add	x26, x26, #0x1
  4038e0:	cmp	x20, x26
  4038e4:	b.eq	403588 <ferror@plt+0x1e58>  // b.none
  4038e8:	mov	x0, x21
  4038ec:	mov	w1, w26
  4038f0:	bl	403e4c <ferror@plt+0x271c>
  4038f4:	cbz	w0, 4038dc <ferror@plt+0x21ac>
  4038f8:	ldr	w2, [x24, x26, lsl #2]
  4038fc:	cmp	w2, w28
  403900:	b.eq	4038dc <ferror@plt+0x21ac>  // b.none
  403904:	add	x8, sp, #0x88
  403908:	ldr	w8, [x8, x26, lsl #2]
  40390c:	cbnz	w8, 4038dc <ferror@plt+0x21ac>
  403910:	mov	x0, x21
  403914:	mov	x1, x22
  403918:	mov	w3, w27
  40391c:	mov	w4, w26
  403920:	mov	w5, w19
  403924:	bl	403d04 <ferror@plt+0x25d4>
  403928:	b	4038dc <ferror@plt+0x21ac>
  40392c:	cmp	x20, #0x1
  403930:	b.lt	403a6c <ferror@plt+0x233c>  // b.tstop
  403934:	mov	x26, xzr
  403938:	b	40395c <ferror@plt+0x222c>
  40393c:	mov	x0, x21
  403940:	mov	x1, x22
  403944:	mov	w2, w28
  403948:	mov	w3, w19
  40394c:	bl	403aec <ferror@plt+0x23bc>
  403950:	add	x26, x26, #0x1
  403954:	cmp	x20, x26
  403958:	b.eq	403a74 <ferror@plt+0x2344>  // b.none
  40395c:	ldr	w28, [x24, x26, lsl #2]
  403960:	cmp	w28, #0x200
  403964:	b.eq	403a78 <ferror@plt+0x2348>  // b.none
  403968:	cmp	w23, #0x10
  40396c:	b.ne	40393c <ferror@plt+0x220c>  // b.any
  403970:	mov	x0, x21
  403974:	mov	w1, w26
  403978:	bl	403e4c <ferror@plt+0x271c>
  40397c:	cbnz	w0, 40393c <ferror@plt+0x220c>
  403980:	b	403a78 <ferror@plt+0x2348>
  403984:	ldr	x9, [sp, #24]
  403988:	ldp	x10, x11, [sp]
  40398c:	movi	v0.2s, #0x2, lsl #8
  403990:	movi	v1.2d, #0x0
  403994:	mov	v0.s[0], w8
  403998:	movi	v2.2d, #0x0
  40399c:	b	4039f8 <ferror@plt+0x22c8>
  4039a0:	ldur	w13, [x10, #-4]
  4039a4:	cbz	w14, 403a04 <ferror@plt+0x22d4>
  4039a8:	cmp	w14, #0x0
  4039ac:	dup	v4.2s, w15
  4039b0:	dup	v3.2s, w13
  4039b4:	cset	w13, eq  // eq = none
  4039b8:	cmp	w12, #0x0
  4039bc:	cmeq	v4.2s, v4.2s, v0.2s
  4039c0:	cmeq	v3.2s, v3.2s, v0.2s
  4039c4:	cset	w12, eq  // eq = none
  4039c8:	mvn	v4.8b, v4.8b
  4039cc:	dup	v5.2s, w13
  4039d0:	mvn	v3.8b, v3.8b
  4039d4:	and	v4.8b, v5.8b, v4.8b
  4039d8:	dup	v5.2s, w12
  4039dc:	and	v3.8b, v5.8b, v3.8b
  4039e0:	add	x11, x11, #0x8
  4039e4:	subs	x9, x9, #0x2
  4039e8:	add	v1.2s, v1.2s, v4.2s
  4039ec:	add	v2.2s, v2.2s, v3.2s
  4039f0:	add	x10, x10, #0x8
  4039f4:	b.eq	403a0c <ferror@plt+0x22dc>  // b.none
  4039f8:	ldp	w12, w14, [x11, #-4]
  4039fc:	cbz	w12, 4039a0 <ferror@plt+0x2270>
  403a00:	cbnz	w14, 4039a8 <ferror@plt+0x2278>
  403a04:	ldr	w15, [x10]
  403a08:	b	4039a8 <ferror@plt+0x2278>
  403a0c:	ldp	x10, x9, [sp, #24]
  403a10:	add	v0.2s, v1.2s, v2.2s
  403a14:	cmp	x9, x10
  403a18:	ldr	x10, [sp, #16]
  403a1c:	b.eq	403878 <ferror@plt+0x2148>  // b.none
  403a20:	movi	v1.2s, #0x2, lsl #8
  403a24:	lsl	x9, x10, #2
  403a28:	add	x11, sp, #0x88
  403a2c:	mov	v1.s[0], w8
  403a30:	add	x8, x24, x9
  403a34:	add	x9, x11, x9
  403a38:	sub	x10, x20, x10
  403a3c:	b	403a50 <ferror@plt+0x2320>
  403a40:	add	x8, x8, #0x4
  403a44:	subs	x10, x10, #0x1
  403a48:	add	x9, x9, #0x4
  403a4c:	b.eq	403878 <ferror@plt+0x2148>  // b.none
  403a50:	ldr	w11, [x9]
  403a54:	cbnz	w11, 403a40 <ferror@plt+0x2310>
  403a58:	ld1r	{v2.2s}, [x8]
  403a5c:	cmeq	v2.2s, v2.2s, v1.2s
  403a60:	mvn	v2.8b, v2.8b
  403a64:	sub	v0.2s, v0.2s, v2.2s
  403a68:	b	403a40 <ferror@plt+0x2310>
  403a6c:	mov	x26, xzr
  403a70:	b	403a78 <ferror@plt+0x2348>
  403a74:	mov	x26, x20
  403a78:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403a7c:	mov	w1, #0x1                   	// #1
  403a80:	mov	x0, x22
  403a84:	add	x2, x2, #0xd29
  403a88:	bl	4015c0 <__fprintf_chk@plt>
  403a8c:	and	x26, x26, #0xffffffff
  403a90:	b	403a98 <ferror@plt+0x2368>
  403a94:	add	x26, x26, #0x1
  403a98:	cmp	x20, x26
  403a9c:	b.le	403588 <ferror@plt+0x1e58>
  403aa0:	ldr	w2, [x24, x26, lsl #2]
  403aa4:	cmp	w2, #0x200
  403aa8:	b.eq	403a94 <ferror@plt+0x2364>  // b.none
  403aac:	mov	x0, x21
  403ab0:	mov	x1, x22
  403ab4:	mov	w3, w27
  403ab8:	mov	w4, w26
  403abc:	mov	w5, w19
  403ac0:	bl	403d04 <ferror@plt+0x25d4>
  403ac4:	b	403a94 <ferror@plt+0x2364>
  403ac8:	add	sp, sp, #0x890
  403acc:	ldp	x20, x19, [sp, #96]
  403ad0:	ldp	x22, x21, [sp, #80]
  403ad4:	ldp	x24, x23, [sp, #64]
  403ad8:	ldp	x26, x25, [sp, #48]
  403adc:	ldp	x28, x27, [sp, #32]
  403ae0:	ldp	x29, x30, [sp, #16]
  403ae4:	ldp	d9, d8, [sp], #112
  403ae8:	ret
  403aec:	stp	x29, x30, [sp, #-96]!
  403af0:	str	x27, [sp, #16]
  403af4:	stp	x26, x25, [sp, #32]
  403af8:	stp	x24, x23, [sp, #48]
  403afc:	stp	x22, x21, [sp, #64]
  403b00:	stp	x20, x19, [sp, #80]
  403b04:	mov	x29, sp
  403b08:	adrp	x21, 40c000 <ferror@plt+0xa8d0>
  403b0c:	mov	x19, x1
  403b10:	add	x21, x21, #0xf5a
  403b14:	mov	w20, w2
  403b18:	mov	x22, x0
  403b1c:	mov	w1, #0x1                   	// #1
  403b20:	mov	x0, x19
  403b24:	mov	x2, x21
  403b28:	mov	w23, w3
  403b2c:	bl	4015c0 <__fprintf_chk@plt>
  403b30:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  403b34:	ldr	x8, [x8, #4056]
  403b38:	asr	w24, w20, #8
  403b3c:	ldr	w27, [x8]
  403b40:	cmp	w24, w27
  403b44:	b.ge	403b78 <ferror@plt+0x2448>  // b.tcont
  403b48:	cmp	w24, #0xb
  403b4c:	b.ne	403bb0 <ferror@plt+0x2480>  // b.any
  403b50:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403b54:	add	x2, x2, #0xf5c
  403b58:	mov	w1, #0x1                   	// #1
  403b5c:	mov	x0, x19
  403b60:	mov	w26, #0x1                   	// #1
  403b64:	bl	4015c0 <__fprintf_chk@plt>
  403b68:	mov	w24, wzr
  403b6c:	tst	w23, #0xff
  403b70:	b.eq	403bbc <ferror@plt+0x248c>  // b.none
  403b74:	b	403bd0 <ferror@plt+0x24a0>
  403b78:	tst	w23, #0xff
  403b7c:	b.eq	403cc4 <ferror@plt+0x2594>  // b.none
  403b80:	eor	w3, w20, #0xf000
  403b84:	mov	x0, x19
  403b88:	ldp	x20, x19, [sp, #80]
  403b8c:	ldp	x22, x21, [sp, #64]
  403b90:	ldp	x24, x23, [sp, #48]
  403b94:	ldp	x26, x25, [sp, #32]
  403b98:	ldr	x27, [sp, #16]
  403b9c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403ba0:	add	x2, x2, #0xf4b
  403ba4:	mov	w1, #0x1                   	// #1
  403ba8:	ldp	x29, x30, [sp], #96
  403bac:	b	4015c0 <__fprintf_chk@plt>
  403bb0:	mov	w26, wzr
  403bb4:	tst	w23, #0xff
  403bb8:	b.ne	403bd0 <ferror@plt+0x24a0>  // b.any
  403bbc:	cbnz	w24, 403bd0 <ferror@plt+0x24a0>
  403bc0:	mov	x0, x22
  403bc4:	mov	w1, w20
  403bc8:	bl	409aa0 <ferror@plt+0x8370>
  403bcc:	cbnz	x0, 403c10 <ferror@plt+0x24e0>
  403bd0:	tst	w23, #0xff
  403bd4:	and	w25, w20, #0xff
  403bd8:	b.ne	403c30 <ferror@plt+0x2500>  // b.any
  403bdc:	cmp	w24, w27
  403be0:	b.ge	403c30 <ferror@plt+0x2500>  // b.tcont
  403be4:	mov	x0, x22
  403be8:	mov	w1, w24
  403bec:	bl	4098f0 <ferror@plt+0x81c0>
  403bf0:	cmp	w25, w0
  403bf4:	b.ge	403c30 <ferror@plt+0x2500>  // b.tcont
  403bf8:	mov	x0, x22
  403bfc:	mov	w1, w24
  403c00:	mov	w2, w25
  403c04:	bl	409978 <ferror@plt+0x8248>
  403c08:	ldrb	w8, [x0]
  403c0c:	cbz	w8, 403c30 <ferror@plt+0x2500>
  403c10:	mov	w8, #0x10                  	// #16
  403c14:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403c18:	mov	x4, x0
  403c1c:	add	x2, x2, #0xf5e
  403c20:	sub	w3, w8, w26
  403c24:	mov	w1, #0x1                   	// #1
  403c28:	mov	x0, x19
  403c2c:	b	403ca8 <ferror@plt+0x2578>
  403c30:	cmp	w25, #0x7f
  403c34:	b.hi	403c84 <ferror@plt+0x2554>  // b.pmore
  403c38:	tst	w23, #0xff
  403c3c:	b.ne	403c84 <ferror@plt+0x2554>  // b.any
  403c40:	cmp	w24, #0x8
  403c44:	b.ne	403c84 <ferror@plt+0x2554>  // b.any
  403c48:	mov	x0, x22
  403c4c:	mov	w1, wzr
  403c50:	bl	4098f0 <ferror@plt+0x81c0>
  403c54:	cmp	w25, w0
  403c58:	b.ge	403c84 <ferror@plt+0x2554>  // b.tcont
  403c5c:	mov	x0, x22
  403c60:	mov	w1, wzr
  403c64:	mov	w2, w25
  403c68:	bl	409978 <ferror@plt+0x8248>
  403c6c:	ldrb	w8, [x0]
  403c70:	cbz	w8, 403c84 <ferror@plt+0x2554>
  403c74:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403c78:	mov	x3, x0
  403c7c:	add	x2, x2, #0xf63
  403c80:	b	403ce0 <ferror@plt+0x25b0>
  403c84:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  403c88:	add	x8, x8, #0xc1f
  403c8c:	cmp	w26, #0x0
  403c90:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403c94:	add	x2, x2, #0xf6e
  403c98:	csel	x4, x21, x8, eq  // eq = none
  403c9c:	mov	w1, #0x1                   	// #1
  403ca0:	mov	x0, x19
  403ca4:	mov	w3, w20
  403ca8:	ldp	x20, x19, [sp, #80]
  403cac:	ldp	x22, x21, [sp, #64]
  403cb0:	ldp	x24, x23, [sp, #48]
  403cb4:	ldp	x26, x25, [sp, #32]
  403cb8:	ldr	x27, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #96
  403cc0:	b	4015c0 <__fprintf_chk@plt>
  403cc4:	mov	x0, x22
  403cc8:	mov	w1, w20
  403ccc:	bl	409aa0 <ferror@plt+0x8370>
  403cd0:	cbz	x0, 403b80 <ferror@plt+0x2450>
  403cd4:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403cd8:	mov	x3, x0
  403cdc:	add	x2, x2, #0xf45
  403ce0:	mov	x0, x19
  403ce4:	ldp	x20, x19, [sp, #80]
  403ce8:	ldp	x22, x21, [sp, #64]
  403cec:	ldp	x24, x23, [sp, #48]
  403cf0:	ldp	x26, x25, [sp, #32]
  403cf4:	ldr	x27, [sp, #16]
  403cf8:	mov	w1, #0x1                   	// #1
  403cfc:	ldp	x29, x30, [sp], #96
  403d00:	b	4015c0 <__fprintf_chk@plt>
  403d04:	stp	x29, x30, [sp, #-80]!
  403d08:	stp	x26, x25, [sp, #16]
  403d0c:	stp	x24, x23, [sp, #32]
  403d10:	stp	x22, x21, [sp, #48]
  403d14:	stp	x20, x19, [sp, #64]
  403d18:	mov	x29, sp
  403d1c:	mov	w20, w5
  403d20:	mov	w23, w3
  403d24:	mov	w21, w2
  403d28:	mov	x19, x1
  403d2c:	mov	x22, x0
  403d30:	cbz	w4, 403d94 <ferror@plt+0x2664>
  403d34:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403d38:	add	x2, x2, #0xc1e
  403d3c:	mov	w1, #0x1                   	// #1
  403d40:	mov	x0, x19
  403d44:	mov	w24, w4
  403d48:	bl	4015c0 <__fprintf_chk@plt>
  403d4c:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  403d50:	ldr	x8, [x8, #4016]
  403d54:	ldr	x3, [x8]
  403d58:	cbz	x3, 403da8 <ferror@plt+0x2678>
  403d5c:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  403d60:	add	x26, x8, #0x10
  403d64:	add	x25, x25, #0xf80
  403d68:	b	403d74 <ferror@plt+0x2644>
  403d6c:	ldr	x3, [x26], #16
  403d70:	cbz	x3, 403da8 <ferror@plt+0x2678>
  403d74:	ldur	w8, [x26, #-8]
  403d78:	lsr	w8, w24, w8
  403d7c:	tbz	w8, #0, 403d6c <ferror@plt+0x263c>
  403d80:	mov	w1, #0x1                   	// #1
  403d84:	mov	x0, x19
  403d88:	mov	x2, x25
  403d8c:	bl	4015c0 <__fprintf_chk@plt>
  403d90:	b	403d6c <ferror@plt+0x263c>
  403d94:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403d98:	add	x2, x2, #0xf84
  403d9c:	mov	w1, #0x1                   	// #1
  403da0:	mov	x0, x19
  403da4:	bl	4015c0 <__fprintf_chk@plt>
  403da8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403dac:	add	x2, x2, #0xeeb
  403db0:	mov	w1, #0x1                   	// #1
  403db4:	mov	x0, x19
  403db8:	mov	w3, w23
  403dbc:	bl	4015c0 <__fprintf_chk@plt>
  403dc0:	mov	x0, x22
  403dc4:	mov	x1, x19
  403dc8:	mov	w2, w21
  403dcc:	mov	w3, w20
  403dd0:	bl	403aec <ferror@plt+0x23bc>
  403dd4:	mov	x0, x19
  403dd8:	ldp	x20, x19, [sp, #64]
  403ddc:	ldp	x22, x21, [sp, #48]
  403de0:	ldp	x24, x23, [sp, #32]
  403de4:	ldp	x26, x25, [sp, #16]
  403de8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403dec:	add	x2, x2, #0xd29
  403df0:	mov	w1, #0x1                   	// #1
  403df4:	ldp	x29, x30, [sp], #80
  403df8:	b	4015c0 <__fprintf_chk@plt>
  403dfc:	stp	x29, x30, [sp, #-48]!
  403e00:	stp	x22, x21, [sp, #16]
  403e04:	stp	x20, x19, [sp, #32]
  403e08:	mov	x29, sp
  403e0c:	mov	w19, w3
  403e10:	mov	w20, w2
  403e14:	mov	x21, x1
  403e18:	mov	x22, x0
  403e1c:	bl	40321c <ferror@plt+0x1aec>
  403e20:	mov	x0, x22
  403e24:	mov	x1, x21
  403e28:	mov	w2, w20
  403e2c:	mov	w3, w19
  403e30:	bl	4033ac <ferror@plt+0x1c7c>
  403e34:	mov	x0, x22
  403e38:	mov	x1, x21
  403e3c:	ldp	x20, x19, [sp, #32]
  403e40:	ldp	x22, x21, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #48
  403e48:	b	402dd4 <ferror@plt+0x16a4>
  403e4c:	stp	x29, x30, [sp, #-16]!
  403e50:	mov	x29, sp
  403e54:	ldr	x0, [x0, #8]
  403e58:	sxtw	x1, w1
  403e5c:	bl	40b4bc <ferror@plt+0x9d8c>
  403e60:	cmp	x0, #0x0
  403e64:	cset	w0, ne  // ne = any
  403e68:	ldp	x29, x30, [sp], #16
  403e6c:	ret
  403e70:	stp	x29, x30, [sp, #-16]!
  403e74:	mov	x29, sp
  403e78:	ldr	x0, [x0, #8]
  403e7c:	sxtw	x1, w1
  403e80:	bl	40b4bc <ferror@plt+0x9d8c>
  403e84:	cbz	x0, 403e94 <ferror@plt+0x2764>
  403e88:	ldr	x8, [x0, #24]
  403e8c:	cmp	x8, #0xff
  403e90:	csinv	w0, w8, wzr, le
  403e94:	ldp	x29, x30, [sp], #16
  403e98:	ret
  403e9c:	stp	x29, x30, [sp, #-32]!
  403ea0:	str	x19, [sp, #16]
  403ea4:	mov	x29, sp
  403ea8:	ldr	x0, [x0, #8]
  403eac:	mov	w19, w2
  403eb0:	sxtw	x1, w1
  403eb4:	bl	40b4bc <ferror@plt+0x9d8c>
  403eb8:	cbz	x0, 403ed4 <ferror@plt+0x27a4>
  403ebc:	sxtw	x1, w19
  403ec0:	bl	40b474 <ferror@plt+0x9d44>
  403ec4:	cbz	x0, 403ed4 <ferror@plt+0x27a4>
  403ec8:	ldr	w8, [x0]
  403ecc:	cmp	w8, #0x0
  403ed0:	cset	w0, ne  // ne = any
  403ed4:	ldr	x19, [sp, #16]
  403ed8:	ldp	x29, x30, [sp], #32
  403edc:	ret
  403ee0:	sub	sp, sp, #0x30
  403ee4:	stp	x29, x30, [sp, #16]
  403ee8:	stp	x20, x19, [sp, #32]
  403eec:	add	x29, sp, #0x10
  403ef0:	mov	x19, x0
  403ef4:	ldr	x0, [x0, #8]
  403ef8:	sxtw	x20, w1
  403efc:	mov	x1, x20
  403f00:	bl	40b4bc <ferror@plt+0x9d8c>
  403f04:	cbz	x0, 403f10 <ferror@plt+0x27e0>
  403f08:	mov	w0, wzr
  403f0c:	b	403fd0 <ferror@plt+0x28a0>
  403f10:	mov	w0, #0x20                  	// #32
  403f14:	bl	401450 <malloc@plt>
  403f18:	str	x0, [sp, #8]
  403f1c:	cbz	x0, 403f88 <ferror@plt+0x2858>
  403f20:	mov	w1, #0x4                   	// #4
  403f24:	mov	x2, xzr
  403f28:	bl	40b2e0 <ferror@plt+0x9bb0>
  403f2c:	ldr	x0, [x19, #8]
  403f30:	add	x2, sp, #0x8
  403f34:	mov	x1, x20
  403f38:	bl	40b504 <ferror@plt+0x9dd4>
  403f3c:	tbz	w0, #31, 403f08 <ferror@plt+0x27d8>
  403f40:	ldr	x0, [sp, #8]
  403f44:	bl	401610 <free@plt>
  403f48:	ldr	w8, [x19, #56]
  403f4c:	cmp	w8, #0x3
  403f50:	b.lt	403fcc <ferror@plt+0x289c>  // b.tstop
  403f54:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  403f58:	add	x1, x1, #0xaa6
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	mov	x0, xzr
  403f64:	bl	4016b0 <dcgettext@plt>
  403f68:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403f6c:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  403f70:	mov	x5, x0
  403f74:	add	x2, x2, #0xf8b
  403f78:	add	x4, x4, #0xf92
  403f7c:	mov	w1, #0x3                   	// #3
  403f80:	mov	w3, #0x45                  	// #69
  403f84:	b	403fc4 <ferror@plt+0x2894>
  403f88:	ldr	w8, [x19, #56]
  403f8c:	cmp	w8, #0x3
  403f90:	b.lt	403fcc <ferror@plt+0x289c>  // b.tstop
  403f94:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  403f98:	add	x1, x1, #0xaa6
  403f9c:	mov	w2, #0x5                   	// #5
  403fa0:	mov	x0, xzr
  403fa4:	bl	4016b0 <dcgettext@plt>
  403fa8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  403fac:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  403fb0:	mov	x5, x0
  403fb4:	add	x2, x2, #0xf8b
  403fb8:	add	x4, x4, #0xf92
  403fbc:	mov	w1, #0x3                   	// #3
  403fc0:	mov	w3, #0x3d                  	// #61
  403fc4:	mov	x0, x19
  403fc8:	bl	401df0 <ferror@plt+0x6c0>
  403fcc:	mov	w0, #0xffffffff            	// #-1
  403fd0:	ldp	x20, x19, [sp, #32]
  403fd4:	ldp	x29, x30, [sp, #16]
  403fd8:	add	sp, sp, #0x30
  403fdc:	ret
  403fe0:	stp	x29, x30, [sp, #-48]!
  403fe4:	str	x21, [sp, #16]
  403fe8:	stp	x20, x19, [sp, #32]
  403fec:	mov	x29, sp
  403ff0:	mov	x20, x0
  403ff4:	ldr	x0, [x0, #8]
  403ff8:	mov	w19, w1
  403ffc:	sxtw	x1, w19
  404000:	mov	w21, w2
  404004:	bl	40b4bc <ferror@plt+0x9d8c>
  404008:	cbz	x0, 404034 <ferror@plt+0x2904>
  40400c:	sxtw	x1, w21
  404010:	bl	40b474 <ferror@plt+0x9d44>
  404014:	mov	x8, x0
  404018:	mov	w0, #0x200                 	// #512
  40401c:	cbz	x8, 404080 <ferror@plt+0x2950>
  404020:	ldr	w8, [x8]
  404024:	sub	w9, w8, #0x1
  404028:	cmp	w8, #0x0
  40402c:	csel	w0, w0, w9, eq  // eq = none
  404030:	b	404080 <ferror@plt+0x2950>
  404034:	ldr	w8, [x20, #56]
  404038:	cmp	w8, #0x3
  40403c:	b.lt	40407c <ferror@plt+0x294c>  // b.tstop
  404040:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  404044:	add	x1, x1, #0xfa8
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x0, xzr
  404050:	bl	4016b0 <dcgettext@plt>
  404054:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  404058:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  40405c:	mov	x5, x0
  404060:	add	x2, x2, #0xf8b
  404064:	add	x4, x4, #0xf9d
  404068:	mov	w1, #0x3                   	// #3
  40406c:	mov	w3, #0x53                  	// #83
  404070:	mov	x0, x20
  404074:	mov	w6, w19
  404078:	bl	401df0 <ferror@plt+0x6c0>
  40407c:	mov	w0, #0xffffffff            	// #-1
  404080:	ldp	x20, x19, [sp, #32]
  404084:	ldr	x21, [sp, #16]
  404088:	ldp	x29, x30, [sp], #48
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-64]!
  404094:	str	x23, [sp, #16]
  404098:	stp	x22, x21, [sp, #32]
  40409c:	stp	x20, x19, [sp, #48]
  4040a0:	mov	x29, sp
  4040a4:	mov	x20, x0
  4040a8:	ldr	x0, [x0, #8]
  4040ac:	mov	w19, w1
  4040b0:	sxtw	x1, w19
  4040b4:	mov	w21, w2
  4040b8:	bl	40b4bc <ferror@plt+0x9d8c>
  4040bc:	cbz	x0, 4040ec <ferror@plt+0x29bc>
  4040c0:	sxtw	x23, w21
  4040c4:	mov	x1, x23
  4040c8:	mov	x22, x0
  4040cc:	bl	40b3fc <ferror@plt+0x9ccc>
  4040d0:	cbz	w0, 404188 <ferror@plt+0x2a58>
  4040d4:	mov	x0, x22
  4040d8:	mov	x1, x23
  4040dc:	bl	40b5d8 <ferror@plt+0x9ea8>
  4040e0:	tbnz	w0, #31, 404138 <ferror@plt+0x2a08>
  4040e4:	mov	w0, wzr
  4040e8:	b	404188 <ferror@plt+0x2a58>
  4040ec:	ldr	w8, [x20, #56]
  4040f0:	cmp	w8, #0x3
  4040f4:	b.lt	404184 <ferror@plt+0x2a54>  // b.tstop
  4040f8:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4040fc:	add	x1, x1, #0xfa8
  404100:	mov	w2, #0x5                   	// #5
  404104:	mov	x0, xzr
  404108:	bl	4016b0 <dcgettext@plt>
  40410c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  404110:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  404114:	mov	x5, x0
  404118:	add	x2, x2, #0xf8b
  40411c:	add	x4, x4, #0xfc0
  404120:	mov	w1, #0x3                   	// #3
  404124:	mov	w3, #0x65                  	// #101
  404128:	mov	x0, x20
  40412c:	mov	w6, w19
  404130:	bl	401df0 <ferror@plt+0x6c0>
  404134:	b	404184 <ferror@plt+0x2a54>
  404138:	ldr	w8, [x20, #56]
  40413c:	cmp	w8, #0x3
  404140:	b.lt	404184 <ferror@plt+0x2a54>  // b.tstop
  404144:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  404148:	add	x1, x1, #0xfcb
  40414c:	mov	w2, #0x5                   	// #5
  404150:	mov	x0, xzr
  404154:	bl	4016b0 <dcgettext@plt>
  404158:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40415c:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  404160:	mov	x5, x0
  404164:	add	x2, x2, #0xf8b
  404168:	add	x4, x4, #0xfc0
  40416c:	mov	w1, #0x3                   	// #3
  404170:	mov	w3, #0x6e                  	// #110
  404174:	mov	x0, x20
  404178:	mov	w6, w21
  40417c:	mov	w7, w19
  404180:	bl	401df0 <ferror@plt+0x6c0>
  404184:	mov	w0, #0xffffffff            	// #-1
  404188:	ldp	x20, x19, [sp, #48]
  40418c:	ldp	x22, x21, [sp, #32]
  404190:	ldr	x23, [sp, #16]
  404194:	ldp	x29, x30, [sp], #64
  404198:	ret
  40419c:	sub	sp, sp, #0x50
  4041a0:	stp	x29, x30, [sp, #16]
  4041a4:	stp	x24, x23, [sp, #32]
  4041a8:	stp	x22, x21, [sp, #48]
  4041ac:	stp	x20, x19, [sp, #64]
  4041b0:	add	x29, sp, #0x10
  4041b4:	mov	x19, x0
  4041b8:	adds	w8, w3, #0x1
  4041bc:	stur	w8, [x29, #-4]
  4041c0:	b.cc	404214 <ferror@plt+0x2ae4>  // b.lo, b.ul, b.last
  4041c4:	ldr	w8, [x19, #56]
  4041c8:	cmp	w8, #0x3
  4041cc:	b.lt	4043d0 <ferror@plt+0x2ca0>  // b.tstop
  4041d0:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4041d4:	add	x1, x1, #0xffa
  4041d8:	mov	w2, #0x5                   	// #5
  4041dc:	mov	x0, xzr
  4041e0:	bl	4016b0 <dcgettext@plt>
  4041e4:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4041e8:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  4041ec:	mov	x5, x0
  4041f0:	add	x2, x2, #0xf8b
  4041f4:	add	x4, x4, #0xfef
  4041f8:	mov	w1, #0x3                   	// #3
  4041fc:	mov	w3, #0x7d                  	// #125
  404200:	mov	w6, #0xffffffff            	// #-1
  404204:	mov	x0, x19
  404208:	mov	w20, #0xffffffff            	// #-1
  40420c:	bl	401df0 <ferror@plt+0x6c0>
  404210:	b	4043d4 <ferror@plt+0x2ca4>
  404214:	ldr	x0, [x19, #8]
  404218:	mov	w21, w1
  40421c:	sxtw	x23, w21
  404220:	mov	x1, x23
  404224:	mov	w22, w3
  404228:	mov	w20, w2
  40422c:	bl	40b4bc <ferror@plt+0x9d8c>
  404230:	cbz	x0, 40431c <ferror@plt+0x2bec>
  404234:	cmp	w22, #0x200
  404238:	b.ne	404268 <ferror@plt+0x2b38>  // b.any
  40423c:	ldr	w8, [x19, #4]
  404240:	tbz	w8, #2, 404268 <ferror@plt+0x2b38>
  404244:	ldr	x0, [x19, #8]
  404248:	mov	x1, x23
  40424c:	bl	40b4bc <ferror@plt+0x9d8c>
  404250:	cbz	x0, 404268 <ferror@plt+0x2b38>
  404254:	sxtw	x1, w20
  404258:	bl	40b474 <ferror@plt+0x9d44>
  40425c:	cbz	x0, 404268 <ferror@plt+0x2b38>
  404260:	ldr	w8, [x0]
  404264:	cbnz	w8, 404314 <ferror@plt+0x2be4>
  404268:	ldr	x0, [x19, #8]
  40426c:	mov	x1, x23
  404270:	bl	40b4bc <ferror@plt+0x9d8c>
  404274:	sxtw	x24, w20
  404278:	sub	x2, x29, #0x4
  40427c:	mov	x1, x24
  404280:	bl	40b504 <ferror@plt+0x9dd4>
  404284:	tbnz	w0, #31, 404338 <ferror@plt+0x2c08>
  404288:	ldrb	w8, [x19, #4]
  40428c:	tbz	w8, #2, 404314 <ferror@plt+0x2be4>
  404290:	orr	w23, w21, #0x8
  404294:	cmp	w23, w21
  404298:	b.eq	404314 <ferror@plt+0x2be4>  // b.none
  40429c:	ldr	x0, [x19, #8]
  4042a0:	sxtw	x21, w23
  4042a4:	mov	x1, x21
  4042a8:	bl	40b4bc <ferror@plt+0x9d8c>
  4042ac:	cbz	x0, 404314 <ferror@plt+0x2be4>
  4042b0:	ldr	x0, [x19, #8]
  4042b4:	mov	x1, x21
  4042b8:	bl	40b4bc <ferror@plt+0x9d8c>
  4042bc:	cbz	x0, 4042d4 <ferror@plt+0x2ba4>
  4042c0:	mov	x1, x24
  4042c4:	bl	40b474 <ferror@plt+0x9d44>
  4042c8:	cbz	x0, 4042d4 <ferror@plt+0x2ba4>
  4042cc:	ldr	w8, [x0]
  4042d0:	cbnz	w8, 404314 <ferror@plt+0x2be4>
  4042d4:	asr	w10, w22, #8
  4042d8:	cmp	w10, #0x0
  4042dc:	and	w8, w22, #0xff
  4042e0:	cset	w9, eq  // eq = none
  4042e4:	cmp	w10, #0xb
  4042e8:	cset	w10, eq  // eq = none
  4042ec:	cmp	w8, #0x7f
  4042f0:	b.hi	404314 <ferror@plt+0x2be4>  // b.pmore
  4042f4:	orr	w9, w9, w10
  4042f8:	cbz	w9, 404314 <ferror@plt+0x2be4>
  4042fc:	orr	w3, w8, #0x800
  404300:	mov	x0, x19
  404304:	mov	w1, w23
  404308:	mov	w2, w20
  40430c:	bl	40419c <ferror@plt+0x2a6c>
  404310:	tbnz	w0, #31, 4043d0 <ferror@plt+0x2ca0>
  404314:	mov	w20, wzr
  404318:	b	4043d4 <ferror@plt+0x2ca4>
  40431c:	ldrb	w8, [x19, #4]
  404320:	tbnz	w8, #1, 404388 <ferror@plt+0x2c58>
  404324:	mov	x0, x19
  404328:	mov	w1, w21
  40432c:	bl	403ee0 <ferror@plt+0x27b0>
  404330:	tbz	w0, #31, 404234 <ferror@plt+0x2b04>
  404334:	b	4043d0 <ferror@plt+0x2ca0>
  404338:	ldr	w8, [x19, #56]
  40433c:	cmp	w8, #0x3
  404340:	b.lt	4043d0 <ferror@plt+0x2ca0>  // b.tstop
  404344:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404348:	add	x1, x1, #0x4d
  40434c:	mov	w2, #0x5                   	// #5
  404350:	mov	x0, xzr
  404354:	bl	4016b0 <dcgettext@plt>
  404358:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40435c:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  404360:	mov	x5, x0
  404364:	add	x2, x2, #0xf8b
  404368:	add	x4, x4, #0xfef
  40436c:	mov	w1, #0x3                   	// #3
  404370:	mov	w3, #0x95                  	// #149
  404374:	mov	x0, x19
  404378:	mov	w6, w20
  40437c:	mov	w7, w21
  404380:	bl	401df0 <ferror@plt+0x6c0>
  404384:	b	4043d0 <ferror@plt+0x2ca0>
  404388:	ldr	w8, [x19, #56]
  40438c:	cmp	w8, #0x3
  404390:	b.lt	4043d0 <ferror@plt+0x2ca0>  // b.tstop
  404394:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404398:	add	x1, x1, #0x20
  40439c:	mov	w2, #0x5                   	// #5
  4043a0:	mov	x0, xzr
  4043a4:	bl	4016b0 <dcgettext@plt>
  4043a8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4043ac:	adrp	x4, 40c000 <ferror@plt+0xa8d0>
  4043b0:	mov	x5, x0
  4043b4:	add	x2, x2, #0xf8b
  4043b8:	add	x4, x4, #0xfef
  4043bc:	mov	w1, #0x3                   	// #3
  4043c0:	mov	w3, #0x85                  	// #133
  4043c4:	mov	x0, x19
  4043c8:	mov	w6, w21
  4043cc:	bl	401df0 <ferror@plt+0x6c0>
  4043d0:	mov	w20, #0xffffffff            	// #-1
  4043d4:	mov	w0, w20
  4043d8:	ldp	x20, x19, [sp, #64]
  4043dc:	ldp	x22, x21, [sp, #48]
  4043e0:	ldp	x24, x23, [sp, #32]
  4043e4:	ldp	x29, x30, [sp, #16]
  4043e8:	add	sp, sp, #0x50
  4043ec:	ret
  4043f0:	sub	sp, sp, #0xb0
  4043f4:	stp	d9, d8, [sp, #64]
  4043f8:	stp	x29, x30, [sp, #80]
  4043fc:	stp	x28, x27, [sp, #96]
  404400:	stp	x26, x25, [sp, #112]
  404404:	stp	x24, x23, [sp, #128]
  404408:	stp	x22, x21, [sp, #144]
  40440c:	stp	x20, x19, [sp, #160]
  404410:	add	x29, sp, #0x40
  404414:	ldrb	w8, [x0, #4]
  404418:	mov	x19, x0
  40441c:	tbz	w8, #1, 404458 <ferror@plt+0x2d28>
  404420:	ldr	x0, [x19, #8]
  404424:	ldr	x8, [x0, #24]
  404428:	cmp	x8, #0x1
  40442c:	b.lt	404458 <ferror@plt+0x2d28>  // b.tstop
  404430:	mov	x20, xzr
  404434:	mov	x1, x20
  404438:	bl	40b4bc <ferror@plt+0x9d8c>
  40443c:	cbnz	x0, 40445c <ferror@plt+0x2d2c>
  404440:	ldr	x0, [x19, #8]
  404444:	add	x20, x20, #0x1
  404448:	ldr	x8, [x0, #24]
  40444c:	cmp	x8, x20
  404450:	b.gt	404434 <ferror@plt+0x2d04>
  404454:	b	40445c <ferror@plt+0x2d2c>
  404458:	mov	w20, wzr
  40445c:	ldr	x0, [x19, #64]
  404460:	ldr	x8, [x0, #24]
  404464:	cmp	x8, #0x1
  404468:	b.lt	4046b0 <ferror@plt+0x2f80>  // b.tstop
  40446c:	adrp	x25, 40c000 <ferror@plt+0xa8d0>
  404470:	mov	w8, #0xb20                 	// #2848
  404474:	mov	w9, #0x820                 	// #2080
  404478:	mov	x21, xzr
  40447c:	mov	w22, w20
  404480:	add	x25, x25, #0xf9d
  404484:	mov	w28, #0x200                 	// #512
  404488:	mov	w23, #0xdf                  	// #223
  40448c:	dup	v8.2s, w8
  404490:	dup	v9.2s, w9
  404494:	mov	x24, sp
  404498:	b	4044b0 <ferror@plt+0x2d80>
  40449c:	ldr	x0, [x19, #64]
  4044a0:	add	x21, x21, #0x1
  4044a4:	ldr	x8, [x0, #24]
  4044a8:	cmp	x8, x21
  4044ac:	b.le	4046b0 <ferror@plt+0x2f80>
  4044b0:	mov	x1, x21
  4044b4:	bl	40b474 <ferror@plt+0x9d44>
  4044b8:	cbz	x0, 40449c <ferror@plt+0x2d6c>
  4044bc:	ldrb	w8, [x0]
  4044c0:	cbz	w8, 40449c <ferror@plt+0x2d6c>
  4044c4:	ldr	x0, [x19, #8]
  4044c8:	mov	x1, x22
  4044cc:	bl	40b4bc <ferror@plt+0x9d8c>
  4044d0:	cbz	x0, 4046b8 <ferror@plt+0x2f88>
  4044d4:	ldr	x0, [x19, #8]
  4044d8:	mov	x1, x22
  4044dc:	bl	40b4bc <ferror@plt+0x9d8c>
  4044e0:	cbz	x0, 4045e8 <ferror@plt+0x2eb8>
  4044e4:	mov	x1, x21
  4044e8:	bl	40b474 <ferror@plt+0x9d44>
  4044ec:	cbz	x0, 404634 <ferror@plt+0x2f04>
  4044f0:	ldr	w8, [x0]
  4044f4:	sub	w9, w8, #0x1
  4044f8:	cmp	w8, #0x0
  4044fc:	csel	w26, w28, w9, eq  // eq = none
  404500:	asr	w8, w26, #8
  404504:	cmp	w8, #0xb
  404508:	b.eq	404510 <ferror@plt+0x2de0>  // b.none
  40450c:	cbnz	w8, 404638 <ferror@plt+0x2f08>
  404510:	and	w8, w26, w23
  404514:	sub	w8, w8, #0x41
  404518:	cmp	w8, #0x19
  40451c:	b.hi	404638 <ferror@plt+0x2f08>  // b.pmore
  404520:	and	w8, w26, #0xff
  404524:	dup	v0.2s, w8
  404528:	mov	w8, #0x9f                  	// #159
  40452c:	mov	v1.16b, v0.16b
  404530:	and	w8, w26, w8
  404534:	eor	v2.8b, v0.8b, v8.8b
  404538:	eor	v3.8b, v0.8b, v9.8b
  40453c:	orr	v0.2s, #0x8, lsl #8
  404540:	orr	v1.2s, #0xb, lsl #8
  404544:	mov	v0.s[1], v3.s[1]
  404548:	dup	v3.4s, w8
  40454c:	orr	w8, w8, #0x800
  404550:	mov	v1.s[1], v2.s[1]
  404554:	dup	v2.4s, w8
  404558:	mov	v0.d[1], v0.d[0]
  40455c:	mov	v1.d[1], v1.d[0]
  404560:	stp	q1, q3, [sp]
  404564:	stp	q0, q2, [sp, #32]
  404568:	ldr	x0, [x19, #8]
  40456c:	ldr	x8, [x0, #24]
  404570:	cmp	x8, #0x1
  404574:	b.lt	40449c <ferror@plt+0x2d6c>  // b.tstop
  404578:	mov	x26, xzr
  40457c:	b	4045b0 <ferror@plt+0x2e80>
  404580:	and	x8, x26, #0xf
  404584:	ldr	w3, [x24, x8, lsl #2]
  404588:	mov	x0, x19
  40458c:	mov	w1, w26
  404590:	mov	w2, w21
  404594:	bl	40419c <ferror@plt+0x2a6c>
  404598:	tbnz	w0, #31, 4046fc <ferror@plt+0x2fcc>
  40459c:	ldr	x0, [x19, #8]
  4045a0:	add	x26, x26, #0x1
  4045a4:	ldr	x8, [x0, #24]
  4045a8:	cmp	x8, x26
  4045ac:	b.le	40449c <ferror@plt+0x2d6c>
  4045b0:	mov	x1, x26
  4045b4:	bl	40b4bc <ferror@plt+0x9d8c>
  4045b8:	cbz	x0, 40459c <ferror@plt+0x2e6c>
  4045bc:	cbz	x26, 404580 <ferror@plt+0x2e50>
  4045c0:	ldr	x0, [x19, #8]
  4045c4:	mov	x1, x26
  4045c8:	bl	40b4bc <ferror@plt+0x9d8c>
  4045cc:	cbz	x0, 404580 <ferror@plt+0x2e50>
  4045d0:	mov	x1, x21
  4045d4:	bl	40b474 <ferror@plt+0x9d44>
  4045d8:	cbz	x0, 404580 <ferror@plt+0x2e50>
  4045dc:	ldr	w8, [x0]
  4045e0:	cbnz	w8, 40459c <ferror@plt+0x2e6c>
  4045e4:	b	404580 <ferror@plt+0x2e50>
  4045e8:	ldr	w8, [x19, #56]
  4045ec:	cmp	w8, #0x3
  4045f0:	b.lt	40462c <ferror@plt+0x2efc>  // b.tstop
  4045f4:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4045f8:	mov	w2, #0x5                   	// #5
  4045fc:	mov	x0, xzr
  404600:	add	x1, x1, #0xfa8
  404604:	bl	4016b0 <dcgettext@plt>
  404608:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40460c:	mov	x5, x0
  404610:	mov	w1, #0x3                   	// #3
  404614:	mov	w3, #0x53                  	// #83
  404618:	mov	x0, x19
  40461c:	add	x2, x2, #0xf8b
  404620:	mov	x4, x25
  404624:	mov	w6, w20
  404628:	bl	401df0 <ferror@plt+0x6c0>
  40462c:	mov	w26, #0xffffffff            	// #-1
  404630:	b	404638 <ferror@plt+0x2f08>
  404634:	mov	w26, #0x200                 	// #512
  404638:	ldr	x0, [x19, #8]
  40463c:	ldr	x8, [x0, #24]
  404640:	cmp	x8, #0x2
  404644:	b.lt	40449c <ferror@plt+0x2d6c>  // b.tstop
  404648:	mov	w27, #0x1                   	// #1
  40464c:	b	40467c <ferror@plt+0x2f4c>
  404650:	mov	x0, x19
  404654:	mov	w1, w27
  404658:	mov	w2, w21
  40465c:	mov	w3, w26
  404660:	bl	40419c <ferror@plt+0x2a6c>
  404664:	tbnz	w0, #31, 4046fc <ferror@plt+0x2fcc>
  404668:	ldr	x0, [x19, #8]
  40466c:	add	x27, x27, #0x1
  404670:	ldr	x8, [x0, #24]
  404674:	cmp	x8, x27
  404678:	b.le	40449c <ferror@plt+0x2d6c>
  40467c:	mov	x1, x27
  404680:	bl	40b4bc <ferror@plt+0x9d8c>
  404684:	cbz	x0, 404668 <ferror@plt+0x2f38>
  404688:	ldr	x0, [x19, #8]
  40468c:	mov	x1, x27
  404690:	bl	40b4bc <ferror@plt+0x9d8c>
  404694:	cbz	x0, 404650 <ferror@plt+0x2f20>
  404698:	mov	x1, x21
  40469c:	bl	40b474 <ferror@plt+0x9d44>
  4046a0:	cbz	x0, 404650 <ferror@plt+0x2f20>
  4046a4:	ldr	w8, [x0]
  4046a8:	cbnz	w8, 404668 <ferror@plt+0x2f38>
  4046ac:	b	404650 <ferror@plt+0x2f20>
  4046b0:	mov	w0, wzr
  4046b4:	b	404700 <ferror@plt+0x2fd0>
  4046b8:	ldr	w8, [x19, #56]
  4046bc:	cmp	w8, #0x3
  4046c0:	b.lt	4046fc <ferror@plt+0x2fcc>  // b.tstop
  4046c4:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  4046c8:	add	x1, x1, #0x6f
  4046cc:	mov	w2, #0x5                   	// #5
  4046d0:	mov	x0, xzr
  4046d4:	bl	4016b0 <dcgettext@plt>
  4046d8:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4046dc:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  4046e0:	mov	x5, x0
  4046e4:	add	x2, x2, #0xf8b
  4046e8:	add	x4, x4, #0x83
  4046ec:	mov	w1, #0x3                   	// #3
  4046f0:	mov	w3, #0xef                  	// #239
  4046f4:	mov	x0, x19
  4046f8:	bl	401df0 <ferror@plt+0x6c0>
  4046fc:	mov	w0, #0xffffffff            	// #-1
  404700:	ldp	x20, x19, [sp, #160]
  404704:	ldp	x22, x21, [sp, #144]
  404708:	ldp	x24, x23, [sp, #128]
  40470c:	ldp	x26, x25, [sp, #112]
  404710:	ldp	x28, x27, [sp, #96]
  404714:	ldp	x29, x30, [sp, #80]
  404718:	ldp	d9, d8, [sp, #64]
  40471c:	add	sp, sp, #0xb0
  404720:	ret
  404724:	stp	x29, x30, [sp, #-96]!
  404728:	stp	x28, x27, [sp, #16]
  40472c:	stp	x26, x25, [sp, #32]
  404730:	stp	x24, x23, [sp, #48]
  404734:	stp	x22, x21, [sp, #64]
  404738:	stp	x20, x19, [sp, #80]
  40473c:	mov	x29, sp
  404740:	sub	sp, sp, #0xc30
  404744:	mov	w21, w2
  404748:	mov	w20, w1
  40474c:	mov	x19, x0
  404750:	bl	4043f0 <ferror@plt+0x2cc0>
  404754:	tbnz	w0, #31, 4051a0 <ferror@plt+0x3a70>
  404758:	ldrb	w8, [x19]
  40475c:	tbz	w8, #1, 4047c4 <ferror@plt+0x3094>
  404760:	mov	w1, #0x4b45                	// #19269
  404764:	mov	w2, #0x3                   	// #3
  404768:	mov	w0, w20
  40476c:	bl	401710 <ioctl@plt>
  404770:	cbz	w0, 4047c4 <ferror@plt+0x3094>
  404774:	ldr	w8, [x19, #56]
  404778:	cmp	w8, #0x3
  40477c:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  404780:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404784:	add	x1, x1, #0x15a
  404788:	mov	w2, #0x5                   	// #5
  40478c:	mov	x0, xzr
  404790:	bl	4016b0 <dcgettext@plt>
  404794:	mov	x20, x0
  404798:	bl	4016e0 <__errno_location@plt>
  40479c:	ldr	w0, [x0]
  4047a0:	bl	401540 <strerror@plt>
  4047a4:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4047a8:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  4047ac:	mov	x6, x0
  4047b0:	add	x2, x2, #0x94
  4047b4:	add	x4, x4, #0x152
  4047b8:	mov	w1, #0x3                   	// #3
  4047bc:	mov	w3, #0x1c                  	// #28
  4047c0:	b	404b80 <ferror@plt+0x3450>
  4047c4:	adrp	x25, 40d000 <ferror@plt+0xb8d0>
  4047c8:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  4047cc:	str	w21, [sp, #28]
  4047d0:	mov	w21, wzr
  4047d4:	mov	w23, wzr
  4047d8:	add	x25, x25, #0x94
  4047dc:	add	x26, x26, #0x152
  4047e0:	b	4047f0 <ferror@plt+0x30c0>
  4047e4:	add	w23, w23, #0x1
  4047e8:	cmp	w23, #0x100
  4047ec:	b.eq	404b18 <ferror@plt+0x33e8>  // b.none
  4047f0:	mov	x0, x19
  4047f4:	mov	w1, w23
  4047f8:	bl	403e4c <ferror@plt+0x271c>
  4047fc:	cbz	w0, 4049bc <ferror@plt+0x328c>
  404800:	mov	w22, wzr
  404804:	b	404818 <ferror@plt+0x30e8>
  404808:	bl	401df0 <ferror@plt+0x6c0>
  40480c:	add	w22, w22, #0x1
  404810:	cmp	w22, #0x100
  404814:	b.eq	4047e4 <ferror@plt+0x30b4>  // b.none
  404818:	mov	x0, x19
  40481c:	mov	w1, w23
  404820:	mov	w2, w22
  404824:	bl	403e9c <ferror@plt+0x276c>
  404828:	cbz	w0, 40480c <ferror@plt+0x30dc>
  40482c:	mov	x0, x19
  404830:	mov	w1, w23
  404834:	mov	w2, w22
  404838:	bl	403fe0 <ferror@plt+0x28b0>
  40483c:	mov	w28, w0
  404840:	cmp	w0, #0x10, lsl #12
  404844:	b.cc	40488c <ferror@plt+0x315c>  // b.lo, b.ul, b.last
  404848:	ldr	w8, [x19, #56]
  40484c:	cmp	w8, #0x4
  404850:	b.lt	40480c <ferror@plt+0x30dc>  // b.tstop
  404854:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404858:	mov	w2, #0x5                   	// #5
  40485c:	mov	x0, xzr
  404860:	add	x1, x1, #0x18a
  404864:	bl	4016b0 <dcgettext@plt>
  404868:	mov	x5, x0
  40486c:	mov	w1, #0x4                   	// #4
  404870:	mov	w3, #0x2c                  	// #44
  404874:	mov	x0, x19
  404878:	mov	x2, x25
  40487c:	mov	x4, x26
  404880:	mov	w6, w22
  404884:	mov	w7, w28
  404888:	b	404808 <ferror@plt+0x30d8>
  40488c:	add	x2, sp, #0x20
  404890:	mov	w1, #0x4b47                	// #19271
  404894:	mov	w0, w20
  404898:	strb	w22, [sp, #33]
  40489c:	strb	w23, [sp, #32]
  4048a0:	strh	w28, [sp, #34]
  4048a4:	bl	401710 <ioctl@plt>
  4048a8:	mov	w28, w0
  4048ac:	cbz	w0, 4048f8 <ferror@plt+0x31c8>
  4048b0:	bl	4016e0 <__errno_location@plt>
  4048b4:	ldr	w0, [x0]
  4048b8:	ldr	w8, [x19, #56]
  4048bc:	cmp	w0, #0x1
  4048c0:	b.eq	404a74 <ferror@plt+0x3344>  // b.none
  4048c4:	cmp	w8, #0x3
  4048c8:	b.lt	40480c <ferror@plt+0x30dc>  // b.tstop
  4048cc:	bl	401540 <strerror@plt>
  4048d0:	adrp	x5, 40c000 <ferror@plt+0xa8d0>
  4048d4:	mov	x6, x0
  4048d8:	mov	w1, #0x3                   	// #3
  4048dc:	mov	w3, #0x3c                  	// #60
  4048e0:	mov	x0, x19
  4048e4:	mov	x2, x25
  4048e8:	mov	x4, x26
  4048ec:	add	x5, x5, #0xf7d
  4048f0:	bl	401df0 <ferror@plt+0x6c0>
  4048f4:	b	4048fc <ferror@plt+0x31cc>
  4048f8:	add	w21, w21, #0x1
  4048fc:	ldr	w8, [x19, #56]
  404900:	cmp	w8, #0x6
  404904:	b.lt	404974 <ferror@plt+0x3244>  // b.tstop
  404908:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  40490c:	mov	w2, #0x5                   	// #5
  404910:	mov	x0, xzr
  404914:	add	x1, x1, #0x1df
  404918:	bl	4016b0 <dcgettext@plt>
  40491c:	ldrh	w27, [sp, #34]
  404920:	mov	x24, x0
  404924:	cbz	w28, 404940 <ferror@plt+0x3210>
  404928:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  40492c:	mov	w2, #0x5                   	// #5
  404930:	mov	x0, xzr
  404934:	add	x1, x1, #0x1fb
  404938:	bl	4016b0 <dcgettext@plt>
  40493c:	b	404948 <ferror@plt+0x3218>
  404940:	adrp	x0, 40c000 <ferror@plt+0xa8d0>
  404944:	add	x0, x0, #0xc1f
  404948:	str	x0, [sp, #8]
  40494c:	mov	w1, #0x6                   	// #6
  404950:	mov	w3, #0x41                  	// #65
  404954:	mov	x0, x19
  404958:	mov	x2, x25
  40495c:	mov	x4, x26
  404960:	mov	x5, x24
  404964:	mov	w6, w22
  404968:	mov	w7, w23
  40496c:	str	w27, [sp]
  404970:	bl	401df0 <ferror@plt+0x6c0>
  404974:	cbz	w28, 40480c <ferror@plt+0x30dc>
  404978:	ldr	w8, [x19, #56]
  40497c:	cmp	w8, #0x4
  404980:	b.lt	40480c <ferror@plt+0x30dc>  // b.tstop
  404984:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404988:	mov	w2, #0x5                   	// #5
  40498c:	mov	x0, xzr
  404990:	add	x1, x1, #0x206
  404994:	bl	4016b0 <dcgettext@plt>
  404998:	ldrh	w7, [sp, #34]
  40499c:	mov	x5, x0
  4049a0:	mov	w1, #0x4                   	// #4
  4049a4:	mov	w3, #0x45                  	// #69
  4049a8:	mov	x0, x19
  4049ac:	mov	x2, x25
  4049b0:	mov	x4, x26
  4049b4:	mov	w6, w22
  4049b8:	b	404808 <ferror@plt+0x30d8>
  4049bc:	ldrb	w8, [x19, #4]
  4049c0:	tbz	w8, #1, 4047e4 <ferror@plt+0x30b4>
  4049c4:	mov	w8, #0x27f                 	// #639
  4049c8:	strb	wzr, [sp, #33]
  4049cc:	strb	w23, [sp, #32]
  4049d0:	strh	w8, [sp, #34]
  4049d4:	ldr	w8, [x19, #56]
  4049d8:	cmp	w8, #0x7
  4049dc:	b.lt	404a14 <ferror@plt+0x32e4>  // b.tstop
  4049e0:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  4049e4:	mov	w2, #0x5                   	// #5
  4049e8:	mov	x0, xzr
  4049ec:	add	x1, x1, #0x240
  4049f0:	bl	4016b0 <dcgettext@plt>
  4049f4:	mov	x5, x0
  4049f8:	mov	w1, #0x7                   	// #7
  4049fc:	mov	w3, #0x4e                  	// #78
  404a00:	mov	x0, x19
  404a04:	mov	x2, x25
  404a08:	mov	x4, x26
  404a0c:	mov	w6, w23
  404a10:	bl	401df0 <ferror@plt+0x6c0>
  404a14:	add	x2, sp, #0x20
  404a18:	mov	w1, #0x4b47                	// #19271
  404a1c:	mov	w0, w20
  404a20:	bl	401710 <ioctl@plt>
  404a24:	cbz	w0, 4047e4 <ferror@plt+0x30b4>
  404a28:	bl	4016e0 <__errno_location@plt>
  404a2c:	ldr	w8, [x0]
  404a30:	mov	x22, x0
  404a34:	cmp	w8, #0x16
  404a38:	b.ne	404eac <ferror@plt+0x377c>  // b.any
  404a3c:	mov	w24, wzr
  404a40:	mov	w8, #0x200                 	// #512
  404a44:	add	x2, sp, #0x20
  404a48:	mov	w1, #0x4b47                	// #19271
  404a4c:	mov	w0, w20
  404a50:	strb	w24, [sp, #33]
  404a54:	strb	w23, [sp, #32]
  404a58:	strh	w8, [sp, #34]
  404a5c:	bl	401710 <ioctl@plt>
  404a60:	cbnz	w0, 404ab4 <ferror@plt+0x3384>
  404a64:	add	w24, w24, #0x1
  404a68:	cmp	w24, #0x100
  404a6c:	b.ne	404a40 <ferror@plt+0x3310>  // b.any
  404a70:	b	4047e4 <ferror@plt+0x30b4>
  404a74:	cmp	w8, #0x3
  404a78:	b.lt	4047e4 <ferror@plt+0x30b4>  // b.tstop
  404a7c:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404a80:	mov	w2, #0x5                   	// #5
  404a84:	mov	x0, xzr
  404a88:	add	x1, x1, #0x1c2
  404a8c:	bl	4016b0 <dcgettext@plt>
  404a90:	mov	x5, x0
  404a94:	mov	w1, #0x3                   	// #3
  404a98:	mov	w3, #0x38                  	// #56
  404a9c:	mov	x0, x19
  404aa0:	mov	x2, x25
  404aa4:	mov	x4, x26
  404aa8:	mov	w6, w23
  404aac:	bl	401df0 <ferror@plt+0x6c0>
  404ab0:	b	4047e4 <ferror@plt+0x30b4>
  404ab4:	cmp	w23, #0x10
  404ab8:	b.cc	404ac8 <ferror@plt+0x3398>  // b.lo, b.ul, b.last
  404abc:	ldr	w8, [x22]
  404ac0:	cmp	w8, #0x16
  404ac4:	b.eq	4047e4 <ferror@plt+0x30b4>  // b.none
  404ac8:	ldr	w8, [x19, #56]
  404acc:	cmp	w8, #0x3
  404ad0:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  404ad4:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404ad8:	add	x1, x1, #0x255
  404adc:	mov	w2, #0x5                   	// #5
  404ae0:	mov	x0, xzr
  404ae4:	bl	4016b0 <dcgettext@plt>
  404ae8:	ldr	w8, [x22]
  404aec:	mov	x20, x0
  404af0:	mov	w0, w8
  404af4:	bl	401540 <strerror@plt>
  404af8:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404afc:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404b00:	mov	x6, x0
  404b04:	add	x2, x2, #0x94
  404b08:	add	x4, x4, #0x152
  404b0c:	mov	w1, #0x3                   	// #3
  404b10:	mov	w3, #0x62                  	// #98
  404b14:	b	404b80 <ferror@plt+0x3450>
  404b18:	ldrb	w8, [x19]
  404b1c:	tbz	w8, #1, 404b90 <ferror@plt+0x3460>
  404b20:	ldr	w2, [sp, #28]
  404b24:	mov	w1, #0x4b45                	// #19269
  404b28:	mov	w0, w20
  404b2c:	bl	401710 <ioctl@plt>
  404b30:	cbz	w0, 404b90 <ferror@plt+0x3460>
  404b34:	ldr	w8, [x19, #56]
  404b38:	cmp	w8, #0x3
  404b3c:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  404b40:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404b44:	add	x1, x1, #0x285
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	mov	x0, xzr
  404b50:	bl	4016b0 <dcgettext@plt>
  404b54:	mov	x20, x0
  404b58:	bl	4016e0 <__errno_location@plt>
  404b5c:	ldr	w0, [x0]
  404b60:	bl	401540 <strerror@plt>
  404b64:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404b68:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404b6c:	mov	x6, x0
  404b70:	add	x2, x2, #0x94
  404b74:	add	x4, x4, #0x152
  404b78:	mov	w1, #0x3                   	// #3
  404b7c:	mov	w3, #0x6c                  	// #108
  404b80:	mov	x0, x19
  404b84:	mov	x5, x20
  404b88:	bl	401df0 <ferror@plt+0x6c0>
  404b8c:	b	4051a0 <ferror@plt+0x3a70>
  404b90:	tbnz	w21, #31, 4051a0 <ferror@plt+0x3a70>
  404b94:	add	x8, sp, #0x20
  404b98:	mov	w26, #0x305c                	// #12380
  404b9c:	mov	x23, xzr
  404ba0:	mov	w22, wzr
  404ba4:	mov	w25, #0x6e5c                	// #28252
  404ba8:	movk	w26, #0x3333, lsl #16
  404bac:	orr	x27, x8, #0x1
  404bb0:	b	404bc8 <ferror@plt+0x3498>
  404bb4:	mov	x0, x24
  404bb8:	bl	401610 <free@plt>
  404bbc:	add	x23, x23, #0x1
  404bc0:	cmp	x23, #0x100
  404bc4:	b.eq	404d54 <ferror@plt+0x3624>  // b.none
  404bc8:	strb	w23, [sp, #32]
  404bcc:	ldr	x0, [x19, #16]
  404bd0:	mov	x1, x23
  404bd4:	bl	40b4bc <ferror@plt+0x9d8c>
  404bd8:	cbz	x0, 404ccc <ferror@plt+0x359c>
  404bdc:	mov	x1, x0
  404be0:	mov	w2, #0x200                 	// #512
  404be4:	mov	x0, x27
  404be8:	bl	401470 <__strcpy_chk@plt>
  404bec:	add	x2, sp, #0x20
  404bf0:	mov	w1, #0x4b49                	// #19273
  404bf4:	mov	w0, w20
  404bf8:	bl	401710 <ioctl@plt>
  404bfc:	cbz	w0, 404d4c <ferror@plt+0x361c>
  404c00:	mov	x0, x27
  404c04:	bl	4013c0 <strlen@plt>
  404c08:	mov	w8, #0x1                   	// #1
  404c0c:	bfi	x8, x0, #2, #62
  404c10:	mov	x0, x8
  404c14:	bl	401450 <malloc@plt>
  404c18:	mov	x24, x0
  404c1c:	mov	x9, x27
  404c20:	mov	x8, x0
  404c24:	cbnz	x0, 404c34 <ferror@plt+0x3504>
  404c28:	b	404e64 <ferror@plt+0x3734>
  404c2c:	str	w26, [x8], #4
  404c30:	add	x9, x9, #0x1
  404c34:	ldrb	w10, [x9]
  404c38:	cmp	w10, #0xa
  404c3c:	b.eq	404c58 <ferror@plt+0x3528>  // b.none
  404c40:	cmp	w10, #0x1b
  404c44:	b.eq	404c2c <ferror@plt+0x34fc>  // b.none
  404c48:	cbz	w10, 404c64 <ferror@plt+0x3534>
  404c4c:	strb	w10, [x8], #1
  404c50:	add	x9, x9, #0x1
  404c54:	b	404c34 <ferror@plt+0x3504>
  404c58:	strh	w25, [x8], #2
  404c5c:	add	x9, x9, #0x1
  404c60:	b	404c34 <ferror@plt+0x3504>
  404c64:	strb	wzr, [x8]
  404c68:	ldr	w8, [x19, #56]
  404c6c:	cmp	w8, #0x3
  404c70:	b.lt	404bb4 <ferror@plt+0x3484>  // b.tstop
  404c74:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404c78:	mov	w2, #0x5                   	// #5
  404c7c:	mov	x0, xzr
  404c80:	add	x1, x1, #0x2c8
  404c84:	bl	4016b0 <dcgettext@plt>
  404c88:	ldrb	w2, [sp, #32]
  404c8c:	mov	x28, x0
  404c90:	mov	w1, #0x1                   	// #1
  404c94:	mov	x0, x19
  404c98:	bl	409978 <ferror@plt+0x8248>
  404c9c:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404ca0:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404ca4:	mov	x7, x0
  404ca8:	mov	w1, #0x3                   	// #3
  404cac:	mov	w3, #0xab                  	// #171
  404cb0:	mov	x0, x19
  404cb4:	add	x2, x2, #0x94
  404cb8:	add	x4, x4, #0x2bf
  404cbc:	mov	x5, x28
  404cc0:	mov	x6, x24
  404cc4:	bl	401df0 <ferror@plt+0x6c0>
  404cc8:	b	404bb4 <ferror@plt+0x3484>
  404ccc:	ldrb	w8, [x19]
  404cd0:	tbz	w8, #3, 404bbc <ferror@plt+0x348c>
  404cd4:	add	x2, sp, #0x20
  404cd8:	mov	w1, #0x4b49                	// #19273
  404cdc:	mov	w0, w20
  404ce0:	strb	wzr, [sp, #33]
  404ce4:	bl	401710 <ioctl@plt>
  404ce8:	cbz	w0, 404d4c <ferror@plt+0x361c>
  404cec:	ldr	w8, [x19, #56]
  404cf0:	cmp	w8, #0x3
  404cf4:	b.lt	404bbc <ferror@plt+0x348c>  // b.tstop
  404cf8:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404cfc:	mov	w2, #0x5                   	// #5
  404d00:	mov	x0, xzr
  404d04:	add	x1, x1, #0x2f2
  404d08:	bl	4016b0 <dcgettext@plt>
  404d0c:	ldrb	w2, [sp, #32]
  404d10:	mov	x24, x0
  404d14:	mov	w1, #0x1                   	// #1
  404d18:	mov	x0, x19
  404d1c:	bl	409978 <ferror@plt+0x8248>
  404d20:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404d24:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404d28:	mov	x6, x0
  404d2c:	mov	w1, #0x3                   	// #3
  404d30:	mov	w3, #0xb5                  	// #181
  404d34:	mov	x0, x19
  404d38:	add	x2, x2, #0x94
  404d3c:	add	x4, x4, #0x2bf
  404d40:	mov	x5, x24
  404d44:	bl	401df0 <ferror@plt+0x6c0>
  404d48:	b	404bbc <ferror@plt+0x348c>
  404d4c:	add	w22, w22, #0x1
  404d50:	b	404bbc <ferror@plt+0x348c>
  404d54:	tbnz	w22, #31, 4051a0 <ferror@plt+0x3a70>
  404d58:	ldr	w8, [x19, #56]
  404d5c:	cmp	w8, #0x6
  404d60:	b.lt	404e00 <ferror@plt+0x36d0>  // b.tstop
  404d64:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404d68:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404d6c:	mov	w3, w21
  404d70:	add	x1, x1, #0xae
  404d74:	add	x2, x2, #0xbe
  404d78:	mov	w4, #0x5                   	// #5
  404d7c:	mov	x0, xzr
  404d80:	bl	401680 <dcngettext@plt>
  404d84:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404d88:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404d8c:	mov	x5, x0
  404d90:	add	x2, x2, #0x94
  404d94:	add	x4, x4, #0x9f
  404d98:	mov	w1, #0x6                   	// #6
  404d9c:	mov	w3, #0x10b                 	// #267
  404da0:	mov	x0, x19
  404da4:	mov	w6, w21
  404da8:	bl	401df0 <ferror@plt+0x6c0>
  404dac:	ldr	w8, [x19, #56]
  404db0:	cmp	w8, #0x6
  404db4:	b.lt	404e00 <ferror@plt+0x36d0>  // b.tstop
  404db8:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404dbc:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404dc0:	mov	w3, w22
  404dc4:	add	x1, x1, #0xcf
  404dc8:	add	x2, x2, #0xe1
  404dcc:	mov	w4, #0x5                   	// #5
  404dd0:	mov	x0, xzr
  404dd4:	bl	401680 <dcngettext@plt>
  404dd8:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404ddc:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404de0:	mov	x5, x0
  404de4:	add	x2, x2, #0x94
  404de8:	add	x4, x4, #0x9f
  404dec:	mov	w1, #0x6                   	// #6
  404df0:	mov	w3, #0x10c                 	// #268
  404df4:	mov	x0, x19
  404df8:	mov	w6, w22
  404dfc:	bl	401df0 <ferror@plt+0x6c0>
  404e00:	ldr	x8, [x19, #24]
  404e04:	ldr	x21, [x8, #16]
  404e08:	cmp	x21, #0x0
  404e0c:	b.le	404f0c <ferror@plt+0x37dc>
  404e10:	cmp	x21, #0x101
  404e14:	b.lt	404f5c <ferror@plt+0x382c>  // b.tstop
  404e18:	ldr	w8, [x19, #56]
  404e1c:	cmp	w8, #0x3
  404e20:	b.lt	404e5c <ferror@plt+0x372c>  // b.tstop
  404e24:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404e28:	add	x1, x1, #0x31a
  404e2c:	mov	w2, #0x5                   	// #5
  404e30:	mov	x0, xzr
  404e34:	bl	4016b0 <dcgettext@plt>
  404e38:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404e3c:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404e40:	mov	x5, x0
  404e44:	add	x2, x2, #0x94
  404e48:	add	x4, x4, #0x311
  404e4c:	mov	w1, #0x3                   	// #3
  404e50:	mov	w3, #0xc6                  	// #198
  404e54:	mov	x0, x19
  404e58:	bl	401df0 <ferror@plt+0x6c0>
  404e5c:	mov	w21, #0x100                 	// #256
  404e60:	b	404f5c <ferror@plt+0x382c>
  404e64:	ldr	w8, [x19, #56]
  404e68:	cmp	w8, #0x3
  404e6c:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  404e70:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  404e74:	add	x1, x1, #0xaa6
  404e78:	mov	w2, #0x5                   	// #5
  404e7c:	mov	x0, xzr
  404e80:	bl	4016b0 <dcgettext@plt>
  404e84:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404e88:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404e8c:	mov	x5, x0
  404e90:	add	x2, x2, #0x94
  404e94:	add	x4, x4, #0x30c
  404e98:	mov	w1, #0x3                   	// #3
  404e9c:	mov	w3, #0x7e                  	// #126
  404ea0:	mov	x0, x19
  404ea4:	bl	401df0 <ferror@plt+0x6c0>
  404ea8:	b	4051a0 <ferror@plt+0x3a70>
  404eac:	ldr	w8, [x19, #56]
  404eb0:	cmp	w8, #0x3
  404eb4:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  404eb8:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404ebc:	add	x1, x1, #0x228
  404ec0:	mov	w2, #0x5                   	// #5
  404ec4:	mov	x0, xzr
  404ec8:	bl	4016b0 <dcgettext@plt>
  404ecc:	ldr	w8, [x22]
  404ed0:	mov	x20, x0
  404ed4:	mov	w0, w8
  404ed8:	bl	401540 <strerror@plt>
  404edc:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404ee0:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404ee4:	mov	x6, x0
  404ee8:	add	x2, x2, #0x94
  404eec:	add	x4, x4, #0x152
  404ef0:	mov	w1, #0x3                   	// #3
  404ef4:	mov	w3, #0x53                  	// #83
  404ef8:	mov	x0, x19
  404efc:	mov	x5, x20
  404f00:	mov	w7, w23
  404f04:	bl	401df0 <ferror@plt+0x6c0>
  404f08:	b	4051a0 <ferror@plt+0x3a70>
  404f0c:	ldrb	w8, [x19]
  404f10:	tbnz	w8, #2, 404f5c <ferror@plt+0x382c>
  404f14:	ldr	w8, [x19, #56]
  404f18:	cmp	w8, #0x6
  404f1c:	b.lt	405168 <ferror@plt+0x3a38>  // b.tstop
  404f20:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  404f24:	add	x1, x1, #0x12f
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	mov	x0, xzr
  404f30:	bl	4016b0 <dcgettext@plt>
  404f34:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  404f38:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  404f3c:	mov	x5, x0
  404f40:	add	x2, x2, #0x94
  404f44:	add	x4, x4, #0x9f
  404f48:	mov	w1, #0x6                   	// #6
  404f4c:	mov	w3, #0x119                 	// #281
  404f50:	mov	x0, x19
  404f54:	bl	401df0 <ferror@plt+0x6c0>
  404f58:	b	405168 <ferror@plt+0x3a38>
  404f5c:	ldrb	w8, [x19]
  404f60:	tbnz	w8, #4, 405048 <ferror@plt+0x3918>
  404f64:	str	w21, [sp, #32]
  404f68:	cbz	w21, 404ff4 <ferror@plt+0x38c4>
  404f6c:	ldr	x0, [x19, #24]
  404f70:	ldr	x8, [x0, #24]
  404f74:	cmp	x8, #0x1
  404f78:	b.lt	404ff4 <ferror@plt+0x38c4>  // b.tstop
  404f7c:	mov	x1, xzr
  404f80:	mov	w22, wzr
  404f84:	mov	w23, #0x1                   	// #1
  404f88:	add	x24, sp, #0x20
  404f8c:	bl	40b4bc <ferror@plt+0x9d8c>
  404f90:	cbz	x0, 404fd4 <ferror@plt+0x38a4>
  404f94:	ldr	w8, [x0]
  404f98:	cmp	w8, #0xff
  404f9c:	b.hi	405170 <ferror@plt+0x3a40>  // b.pmore
  404fa0:	ldr	w9, [x0, #4]
  404fa4:	cmp	w9, #0xff
  404fa8:	b.hi	405170 <ferror@plt+0x3a40>  // b.pmore
  404fac:	ldr	w10, [x0, #8]
  404fb0:	cmp	w10, #0x100
  404fb4:	b.cs	405170 <ferror@plt+0x3a40>  // b.hs, b.nlast
  404fb8:	mov	w11, w22
  404fbc:	add	x11, x11, w22, uxtw #1
  404fc0:	add	x11, x24, x11
  404fc4:	add	w22, w22, #0x1
  404fc8:	strb	w8, [x11, #4]
  404fcc:	strb	w9, [x11, #5]
  404fd0:	strb	w10, [x11, #6]
  404fd4:	cmp	w22, w21
  404fd8:	b.cs	404ff4 <ferror@plt+0x38c4>  // b.hs, b.nlast
  404fdc:	ldr	x0, [x19, #24]
  404fe0:	mov	w1, w23
  404fe4:	add	w23, w23, #0x1
  404fe8:	ldr	x8, [x0, #24]
  404fec:	cmp	x8, x1
  404ff0:	b.gt	404f8c <ferror@plt+0x385c>
  404ff4:	add	x2, sp, #0x20
  404ff8:	mov	w1, #0x4b4b                	// #19275
  404ffc:	mov	w0, w20
  405000:	bl	401710 <ioctl@plt>
  405004:	cbz	w0, 405110 <ferror@plt+0x39e0>
  405008:	ldr	w8, [x19, #56]
  40500c:	cmp	w8, #0x3
  405010:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  405014:	bl	4016e0 <__errno_location@plt>
  405018:	ldr	w0, [x0]
  40501c:	bl	401540 <strerror@plt>
  405020:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405024:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  405028:	adrp	x5, 40d000 <ferror@plt+0xb8d0>
  40502c:	mov	x6, x0
  405030:	add	x2, x2, #0x94
  405034:	add	x4, x4, #0x311
  405038:	add	x5, x5, #0x38e
  40503c:	mov	w1, #0x3                   	// #3
  405040:	mov	w3, #0xf9                  	// #249
  405044:	b	405104 <ferror@plt+0x39d4>
  405048:	str	w21, [sp, #32]
  40504c:	cbz	w21, 4050b4 <ferror@plt+0x3984>
  405050:	ldr	x0, [x19, #24]
  405054:	ldr	x8, [x0, #24]
  405058:	cmp	x8, #0x1
  40505c:	b.lt	4050b4 <ferror@plt+0x3984>  // b.tstop
  405060:	mov	x1, xzr
  405064:	mov	w22, wzr
  405068:	mov	w23, #0x1                   	// #1
  40506c:	mov	w24, #0xc                   	// #12
  405070:	add	x25, sp, #0x20
  405074:	bl	40b4bc <ferror@plt+0x9d8c>
  405078:	cbz	x0, 405094 <ferror@plt+0x3964>
  40507c:	ldr	x8, [x0]
  405080:	umaddl	x9, w22, w24, x25
  405084:	add	w22, w22, #0x1
  405088:	stur	x8, [x9, #4]
  40508c:	ldr	w8, [x0, #8]
  405090:	str	w8, [x9, #12]
  405094:	cmp	w22, w21
  405098:	b.cs	4050b4 <ferror@plt+0x3984>  // b.hs, b.nlast
  40509c:	ldr	x0, [x19, #24]
  4050a0:	mov	w1, w23
  4050a4:	add	w23, w23, #0x1
  4050a8:	ldr	x8, [x0, #24]
  4050ac:	cmp	x8, x1
  4050b0:	b.gt	405074 <ferror@plt+0x3944>
  4050b4:	add	x2, sp, #0x20
  4050b8:	mov	w1, #0x4bfb                	// #19451
  4050bc:	mov	w0, w20
  4050c0:	bl	401710 <ioctl@plt>
  4050c4:	cbz	w0, 405110 <ferror@plt+0x39e0>
  4050c8:	ldr	w8, [x19, #56]
  4050cc:	cmp	w8, #0x3
  4050d0:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  4050d4:	bl	4016e0 <__errno_location@plt>
  4050d8:	ldr	w0, [x0]
  4050dc:	bl	401540 <strerror@plt>
  4050e0:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4050e4:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  4050e8:	adrp	x5, 40d000 <ferror@plt+0xb8d0>
  4050ec:	mov	x6, x0
  4050f0:	add	x2, x2, #0x94
  4050f4:	add	x4, x4, #0x311
  4050f8:	add	x5, x5, #0x337
  4050fc:	mov	w1, #0x3                   	// #3
  405100:	mov	w3, #0xdc                  	// #220
  405104:	mov	x0, x19
  405108:	bl	401df0 <ferror@plt+0x6c0>
  40510c:	b	4051a0 <ferror@plt+0x3a70>
  405110:	tbnz	w21, #31, 4051a0 <ferror@plt+0x3a70>
  405114:	ldr	w8, [x19, #56]
  405118:	cmp	w8, #0x6
  40511c:	b.lt	405168 <ferror@plt+0x3a38>  // b.tstop
  405120:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  405124:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405128:	mov	w3, w21
  40512c:	add	x1, x1, #0xf4
  405130:	add	x2, x2, #0x111
  405134:	mov	w4, #0x5                   	// #5
  405138:	mov	x0, xzr
  40513c:	bl	401680 <dcngettext@plt>
  405140:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405144:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  405148:	mov	x5, x0
  40514c:	add	x2, x2, #0x94
  405150:	add	x4, x4, #0x9f
  405154:	mov	w1, #0x6                   	// #6
  405158:	mov	w3, #0x116                 	// #278
  40515c:	mov	x0, x19
  405160:	mov	w6, w21
  405164:	bl	401df0 <ferror@plt+0x6c0>
  405168:	mov	w0, wzr
  40516c:	b	4051a4 <ferror@plt+0x3a74>
  405170:	ldr	w8, [x19, #56]
  405174:	cmp	w8, #0x3
  405178:	b.lt	4051a0 <ferror@plt+0x3a70>  // b.tstop
  40517c:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405180:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  405184:	adrp	x5, 40d000 <ferror@plt+0xb8d0>
  405188:	add	x2, x2, #0x94
  40518c:	add	x4, x4, #0x311
  405190:	add	x5, x5, #0x348
  405194:	mov	w1, #0x3                   	// #3
  405198:	mov	w3, #0xee                  	// #238
  40519c:	b	404ea0 <ferror@plt+0x3770>
  4051a0:	mov	w0, #0xffffffff            	// #-1
  4051a4:	add	sp, sp, #0xc30
  4051a8:	ldp	x20, x19, [sp, #80]
  4051ac:	ldp	x22, x21, [sp, #64]
  4051b0:	ldp	x24, x23, [sp, #48]
  4051b4:	ldp	x26, x25, [sp, #32]
  4051b8:	ldp	x28, x27, [sp, #16]
  4051bc:	ldp	x29, x30, [sp], #96
  4051c0:	ret
  4051c4:	stp	x29, x30, [sp, #-96]!
  4051c8:	stp	x28, x27, [sp, #16]
  4051cc:	stp	x26, x25, [sp, #32]
  4051d0:	stp	x24, x23, [sp, #48]
  4051d4:	stp	x22, x21, [sp, #64]
  4051d8:	stp	x20, x19, [sp, #80]
  4051dc:	mov	x29, sp
  4051e0:	sub	sp, sp, #0x19, lsl #12
  4051e4:	sub	sp, sp, #0xee0
  4051e8:	str	x0, [sp, #24]
  4051ec:	add	x0, sp, #0x19, lsl #12
  4051f0:	mov	x26, x1
  4051f4:	add	x0, x0, #0xac8
  4051f8:	mov	w2, #0x208                 	// #520
  4051fc:	mov	w1, wzr
  405200:	bl	4014d0 <memset@plt>
  405204:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  405208:	ldr	x28, [x28, #3984]
  40520c:	add	x8, sp, #0x74
  405210:	str	x8, [sp, #104]
  405214:	mov	w8, #0x80                  	// #128
  405218:	str	x8, [sp, #96]
  40521c:	adrp	x19, 42f000 <ferror@plt+0x2d8d0>
  405220:	ldr	w9, [x28]
  405224:	ldr	x19, [x19, #3992]
  405228:	cbz	w9, 405240 <ferror@plt+0x3b10>
  40522c:	ldr	x0, [x19]
  405230:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405234:	add	x2, x2, #0x88a
  405238:	mov	w1, #0x1                   	// #1
  40523c:	bl	4015c0 <__fprintf_chk@plt>
  405240:	add	x8, sp, #0x2f8
  405244:	stp	x26, x8, [sp, #32]
  405248:	add	x8, sp, #0x19, lsl #12
  40524c:	add	x8, x8, #0xcd0
  405250:	orr	x8, x8, #0x1
  405254:	str	x8, [sp, #16]
  405258:	mov	w8, #0xfffffffe            	// #-2
  40525c:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  405260:	add	x25, sp, #0x19, lsl #12
  405264:	add	x21, sp, #0x19, lsl #12
  405268:	mov	w23, wzr
  40526c:	str	w8, [sp, #48]
  405270:	mov	w20, #0xc8                  	// #200
  405274:	add	x27, x27, #0x6fe
  405278:	add	x25, x25, #0x938
  40527c:	add	x21, x21, #0x938
  405280:	add	x24, sp, #0x2f8
  405284:	add	x8, x25, x20, lsl #1
  405288:	sub	x8, x8, #0x2
  40528c:	cmp	x8, x21
  405290:	strh	w23, [x21]
  405294:	b.hi	405390 <ferror@plt+0x3c60>  // b.pmore
  405298:	lsr	x8, x20, #4
  40529c:	cmp	x8, #0x270
  4052a0:	b.hi	405f7c <ferror@plt+0x484c>  // b.pmore
  4052a4:	ubfx	x9, x20, #3, #60
  4052a8:	lsl	x8, x20, #1
  4052ac:	cmp	x9, #0x271
  4052b0:	mov	w9, #0x2710                	// #10000
  4052b4:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  4052b8:	mov	w8, #0x20a                 	// #522
  4052bc:	mul	x8, x22, x8
  4052c0:	add	x0, x8, #0x207
  4052c4:	bl	401450 <malloc@plt>
  4052c8:	cbz	x0, 405f7c <ferror@plt+0x484c>
  4052cc:	sub	x8, x21, x25
  4052d0:	asr	x24, x8, #1
  4052d4:	add	x21, x24, #0x1
  4052d8:	lsl	x2, x21, #1
  4052dc:	mov	x1, x25
  4052e0:	mov	x20, x0
  4052e4:	bl	4013b0 <memcpy@plt>
  4052e8:	lsl	w8, w22, #1
  4052ec:	add	w8, w8, #0x207
  4052f0:	mov	w10, #0xc0fd                	// #49405
  4052f4:	and	w8, w8, #0xffff
  4052f8:	movk	w10, #0xfc0f, lsl #16
  4052fc:	umull	x8, w8, w10
  405300:	ldr	x1, [sp, #40]
  405304:	lsr	x8, x8, #41
  405308:	mov	w10, #0x208                 	// #520
  40530c:	mov	x27, x22
  405310:	add	x9, x21, x21, lsl #6
  405314:	madd	x22, x8, x10, x20
  405318:	lsl	x2, x9, #3
  40531c:	mov	x0, x22
  405320:	bl	4013b0 <memcpy@plt>
  405324:	add	x8, sp, #0x19, lsl #12
  405328:	add	x8, x8, #0x938
  40532c:	cmp	x25, x8
  405330:	b.eq	40533c <ferror@plt+0x3c0c>  // b.none
  405334:	mov	x0, x25
  405338:	bl	401610 <free@plt>
  40533c:	ldr	w8, [x28]
  405340:	add	x21, x20, x24, lsl #1
  405344:	mov	x25, x27
  405348:	cbz	w8, 405364 <ferror@plt+0x3c34>
  40534c:	ldr	x0, [x19]
  405350:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405354:	mov	w1, #0x1                   	// #1
  405358:	add	x2, x2, #0x89a
  40535c:	mov	x3, x25
  405360:	bl	4015c0 <__fprintf_chk@plt>
  405364:	add	x8, x20, x25, lsl #1
  405368:	sub	x8, x8, #0x2
  40536c:	cmp	x8, x21
  405370:	b.ls	405ff0 <ferror@plt+0x48c0>  // b.plast
  405374:	mov	w8, #0x208                 	// #520
  405378:	mov	x25, x20
  40537c:	mov	x20, x27
  405380:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  405384:	madd	x24, x24, x8, x22
  405388:	add	x27, x27, #0x6fe
  40538c:	str	x22, [sp, #40]
  405390:	ldr	w8, [x28]
  405394:	cbz	w8, 4053b0 <ferror@plt+0x3c80>
  405398:	ldr	x0, [x19]
  40539c:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4053a0:	mov	w1, #0x1                   	// #1
  4053a4:	add	x2, x2, #0x8b7
  4053a8:	mov	w3, w23
  4053ac:	bl	4015c0 <__fprintf_chk@plt>
  4053b0:	cmp	w23, #0x2
  4053b4:	b.eq	405fb0 <ferror@plt+0x4880>  // b.none
  4053b8:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  4053bc:	sxtw	x22, w23
  4053c0:	add	x8, x8, #0x3ef
  4053c4:	str	x24, [sp, #80]
  4053c8:	ldrsb	w24, [x8, x22]
  4053cc:	str	x20, [sp, #56]
  4053d0:	cmn	w24, #0x1f
  4053d4:	b.eq	4054fc <ferror@plt+0x3dcc>  // b.none
  4053d8:	ldr	w0, [sp, #48]
  4053dc:	cmn	w0, #0x2
  4053e0:	b.ne	405410 <ferror@plt+0x3ce0>  // b.any
  4053e4:	ldr	w8, [x28]
  4053e8:	cbz	w8, 405400 <ferror@plt+0x3cd0>
  4053ec:	ldr	x0, [x19]
  4053f0:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4053f4:	mov	w1, #0x1                   	// #1
  4053f8:	add	x2, x2, #0x8ca
  4053fc:	bl	4015c0 <__fprintf_chk@plt>
  405400:	ldr	x1, [sp, #24]
  405404:	add	x0, sp, #0x19, lsl #12
  405408:	add	x0, x0, #0xac8
  40540c:	bl	407028 <ferror@plt+0x58f8>
  405410:	cmp	w0, #0x0
  405414:	b.le	405434 <ferror@plt+0x3d04>
  405418:	cmp	w0, #0x122
  40541c:	str	w0, [sp, #48]
  405420:	b.hi	40545c <ferror@plt+0x3d2c>  // b.pmore
  405424:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405428:	add	x8, x8, #0x449
  40542c:	ldrb	w28, [x8, w0, uxtw]
  405430:	b	405460 <ferror@plt+0x3d30>
  405434:	ldr	w8, [x28]
  405438:	cbz	w8, 405450 <ferror@plt+0x3d20>
  40543c:	ldr	x0, [x19]
  405440:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405444:	mov	w1, #0x1                   	// #1
  405448:	add	x2, x2, #0x8dc
  40544c:	bl	4015c0 <__fprintf_chk@plt>
  405450:	mov	w28, wzr
  405454:	str	wzr, [sp, #48]
  405458:	b	4054f0 <ferror@plt+0x3dc0>
  40545c:	mov	w28, #0x2                   	// #2
  405460:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  405464:	ldr	x8, [x8, #3984]
  405468:	ldr	w8, [x8]
  40546c:	cbz	w8, 4054f0 <ferror@plt+0x3dc0>
  405470:	ldr	x0, [x19]
  405474:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405478:	adrp	x3, 40d000 <ferror@plt+0xb8d0>
  40547c:	mov	w1, #0x1                   	// #1
  405480:	add	x2, x2, #0x8f2
  405484:	add	x3, x3, #0x8f6
  405488:	bl	4015c0 <__fprintf_chk@plt>
  40548c:	adrp	x8, 425000 <ferror@plt+0x238d0>
  405490:	ldr	x20, [x19]
  405494:	add	x8, x8, #0xfd8
  405498:	ldr	x4, [x8, w28, uxtw #3]
  40549c:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  4054a0:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  4054a4:	cmp	w28, #0x24
  4054a8:	add	x8, x8, #0xa2a
  4054ac:	add	x9, x9, #0xa24
  4054b0:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4054b4:	csel	x3, x9, x8, cc  // cc = lo, ul, last
  4054b8:	mov	w1, #0x1                   	// #1
  4054bc:	mov	x0, x20
  4054c0:	add	x2, x2, #0xa1c
  4054c4:	bl	4015c0 <__fprintf_chk@plt>
  4054c8:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4054cc:	mov	w1, #0x1                   	// #1
  4054d0:	mov	x0, x20
  4054d4:	add	x2, x2, #0xb93
  4054d8:	bl	4015c0 <__fprintf_chk@plt>
  4054dc:	ldr	x0, [x19]
  4054e0:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4054e4:	mov	w1, #0x1                   	// #1
  4054e8:	add	x2, x2, #0xd29
  4054ec:	bl	4015c0 <__fprintf_chk@plt>
  4054f0:	add	w8, w28, w24
  4054f4:	cmp	w8, #0x55
  4054f8:	b.ls	4056e0 <ferror@plt+0x3fb0>  // b.plast
  4054fc:	ldr	x24, [sp, #80]
  405500:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405504:	add	x8, x8, #0x618
  405508:	ldrb	w9, [x8, x22]
  40550c:	str	x25, [sp, #88]
  405510:	cbz	w9, 405fd8 <ferror@plt+0x48a8>
  405514:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405518:	add	x8, x8, #0x672
  40551c:	ldrb	w22, [x8, x9]
  405520:	mov	w8, #0x1                   	// #1
  405524:	stp	x21, x9, [sp, #64]
  405528:	mov	w9, #0x208                 	// #520
  40552c:	sub	x8, x8, x22
  405530:	madd	x1, x8, x9, x24
  405534:	ldr	w8, [x1], #4
  405538:	add	x0, sp, #0xf4
  40553c:	mov	w2, #0x204                 	// #516
  405540:	str	w8, [sp, #52]
  405544:	bl	4013b0 <memcpy@plt>
  405548:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  40554c:	ldr	x8, [x8, #3984]
  405550:	mov	x26, x27
  405554:	mov	x28, x19
  405558:	adrp	x19, 40d000 <ferror@plt+0xb8d0>
  40555c:	ldr	w8, [x8]
  405560:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  405564:	adrp	x27, 40c000 <ferror@plt+0xa8d0>
  405568:	adrp	x25, 40d000 <ferror@plt+0xb8d0>
  40556c:	add	x19, x19, #0xa1c
  405570:	add	x21, x21, #0xb93
  405574:	add	x27, x27, #0xd29
  405578:	add	x25, x25, #0xbde
  40557c:	cbz	w8, 405650 <ferror@plt+0x3f20>
  405580:	ldr	x20, [sp, #72]
  405584:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405588:	add	x8, x8, #0x758
  40558c:	ldr	x0, [x28]
  405590:	ldrh	w4, [x8, x20, lsl #1]
  405594:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405598:	sub	w3, w20, #0x1
  40559c:	mov	w1, #0x1                   	// #1
  4055a0:	add	x2, x2, #0xbb7
  4055a4:	bl	4015c0 <__fprintf_chk@plt>
  4055a8:	mov	x8, #0xfffffffffffffffa    	// #-6
  4055ac:	movk	x8, #0xfbff, lsl #32
  4055b0:	movk	x8, #0x7, lsl #48
  4055b4:	lsr	x8, x8, x20
  4055b8:	tbz	w8, #0, 405650 <ferror@plt+0x3f20>
  4055bc:	ldr	x8, [sp, #64]
  4055c0:	mov	w20, #0x1                   	// #1
  4055c4:	sub	x23, x8, x22, lsl #1
  4055c8:	ldr	x0, [x28]
  4055cc:	mov	w1, #0x1                   	// #1
  4055d0:	mov	x2, x25
  4055d4:	mov	w3, w20
  4055d8:	bl	4015c0 <__fprintf_chk@plt>
  4055dc:	ldrsh	x8, [x23, x20, lsl #1]
  4055e0:	adrp	x9, 425000 <ferror@plt+0x238d0>
  4055e4:	mov	x24, x22
  4055e8:	ldr	x22, [x28]
  4055ec:	ldrb	w8, [x26, x8]
  4055f0:	add	x9, x9, #0xfd8
  4055f4:	mov	w1, #0x1                   	// #1
  4055f8:	mov	x0, x22
  4055fc:	ldr	x4, [x9, x8, lsl #3]
  405600:	cmp	x8, #0x24
  405604:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405608:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  40560c:	add	x8, x8, #0xa2a
  405610:	add	x9, x9, #0xa24
  405614:	csel	x3, x9, x8, cc  // cc = lo, ul, last
  405618:	mov	x2, x19
  40561c:	bl	4015c0 <__fprintf_chk@plt>
  405620:	mov	w1, #0x1                   	// #1
  405624:	mov	x0, x22
  405628:	mov	x2, x21
  40562c:	mov	x22, x24
  405630:	bl	4015c0 <__fprintf_chk@plt>
  405634:	ldr	x0, [x28]
  405638:	mov	w1, #0x1                   	// #1
  40563c:	mov	x2, x27
  405640:	bl	4015c0 <__fprintf_chk@plt>
  405644:	cmp	x20, x24
  405648:	add	x20, x20, #0x1
  40564c:	b.cc	4055c8 <ferror@plt+0x3e98>  // b.lo, b.ul, b.last
  405650:	ldr	x20, [sp, #72]
  405654:	sub	w8, w20, #0xd
  405658:	cmp	w8, #0x25
  40565c:	b.hi	405ddc <ferror@plt+0x46ac>  // b.pmore
  405660:	adrp	x11, 40d000 <ferror@plt+0xb8d0>
  405664:	add	x11, x11, #0x39e
  405668:	adr	x9, 4056a0 <ferror@plt+0x3f70>
  40566c:	ldrh	w10, [x11, x8, lsl #1]
  405670:	add	x9, x9, x10, lsl #2
  405674:	ldr	x25, [sp, #88]
  405678:	ldr	x26, [sp, #32]
  40567c:	ldr	x21, [sp, #64]
  405680:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  405684:	adrp	x24, 40d000 <ferror@plt+0xb8d0>
  405688:	mov	x19, x28
  40568c:	adrp	x28, 40f000 <ferror@plt+0xd8d0>
  405690:	add	x27, x27, #0x6fe
  405694:	add	x24, x24, #0xa1c
  405698:	add	x28, x28, #0xb93
  40569c:	br	x9
  4056a0:	ldr	x10, [sp, #80]
  4056a4:	add	x11, sp, #0x19, lsl #12
  4056a8:	add	x1, sp, #0x19, lsl #12
  4056ac:	add	x11, x11, #0xcd0
  4056b0:	sub	x8, x10, #0x820
  4056b4:	sub	x9, x10, #0x618
  4056b8:	sub	x10, x10, #0x208
  4056bc:	ldr	w8, [x8]
  4056c0:	ldr	w9, [x9]
  4056c4:	ldr	w10, [x10]
  4056c8:	add	x1, x1, #0xcd0
  4056cc:	mov	x0, x26
  4056d0:	stp	w8, w9, [x11]
  4056d4:	str	w10, [x11, #8]
  4056d8:	bl	40b9dc <ferror@plt+0xa2ac>
  4056dc:	b	4059d8 <ferror@plt+0x42a8>
  4056e0:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  4056e4:	add	x9, x9, #0x56c
  4056e8:	ldrb	w9, [x9, x8]
  4056ec:	ldr	x24, [sp, #80]
  4056f0:	cmp	w28, w9
  4056f4:	b.ne	405500 <ferror@plt+0x3dd0>  // b.any
  4056f8:	adrp	x9, 42f000 <ferror@plt+0x2d8d0>
  4056fc:	ldr	x9, [x9, #3984]
  405700:	adrp	x10, 40d000 <ferror@plt+0xb8d0>
  405704:	add	x10, x10, #0x5c2
  405708:	ldrb	w23, [x10, x8]
  40570c:	ldr	w9, [x9]
  405710:	cbz	w9, 405794 <ferror@plt+0x4064>
  405714:	ldr	x0, [x19]
  405718:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  40571c:	adrp	x3, 40d000 <ferror@plt+0xb8d0>
  405720:	mov	w1, #0x1                   	// #1
  405724:	add	x2, x2, #0x8f2
  405728:	add	x3, x3, #0x904
  40572c:	bl	4015c0 <__fprintf_chk@plt>
  405730:	adrp	x8, 425000 <ferror@plt+0x238d0>
  405734:	ldr	x20, [x19]
  405738:	add	x8, x8, #0xfd8
  40573c:	ldr	x4, [x8, w28, uxtw #3]
  405740:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405744:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  405748:	cmp	w28, #0x24
  40574c:	add	x8, x8, #0xa2a
  405750:	add	x9, x9, #0xa24
  405754:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405758:	csel	x3, x9, x8, lt  // lt = tstop
  40575c:	mov	w1, #0x1                   	// #1
  405760:	mov	x0, x20
  405764:	add	x2, x2, #0xa1c
  405768:	bl	4015c0 <__fprintf_chk@plt>
  40576c:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  405770:	mov	w1, #0x1                   	// #1
  405774:	mov	x0, x20
  405778:	add	x2, x2, #0xb93
  40577c:	bl	4015c0 <__fprintf_chk@plt>
  405780:	ldr	x0, [x19]
  405784:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  405788:	mov	w1, #0x1                   	// #1
  40578c:	add	x2, x2, #0xd29
  405790:	bl	4015c0 <__fprintf_chk@plt>
  405794:	add	x24, x24, #0x208
  405798:	add	x1, sp, #0x19, lsl #12
  40579c:	add	x1, x1, #0xac8
  4057a0:	mov	w2, #0x208                 	// #520
  4057a4:	mov	x0, x24
  4057a8:	bl	4013b0 <memcpy@plt>
  4057ac:	mov	w8, #0xfffffffe            	// #-2
  4057b0:	str	w8, [sp, #48]
  4057b4:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  4057b8:	ldr	x28, [x28, #3984]
  4057bc:	ldr	x20, [sp, #56]
  4057c0:	b	405dbc <ferror@plt+0x468c>
  4057c4:	ldr	x8, [sp, #80]
  4057c8:	ldr	w8, [x8]
  4057cc:	str	w8, [sp, #52]
  4057d0:	b	405c1c <ferror@plt+0x44ec>
  4057d4:	ldr	x8, [sp, #80]
  4057d8:	ldr	w1, [x8]
  4057dc:	b	405c10 <ferror@plt+0x44e0>
  4057e0:	ldr	x8, [sp, #80]
  4057e4:	mov	x0, x26
  4057e8:	sub	x20, x8, #0x200
  4057ec:	mov	x1, x20
  4057f0:	bl	4096d0 <ferror@plt+0x7fa0>
  4057f4:	mov	x23, x22
  4057f8:	cbnz	w0, 4065bc <ferror@plt+0x4e8c>
  4057fc:	ldp	w22, w8, [x26]
  405800:	orr	w8, w8, #0x8
  405804:	str	w8, [x26, #4]
  405808:	tbz	w22, #4, 405a38 <ferror@plt+0x4308>
  40580c:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  405810:	add	x1, x1, #0x94d
  405814:	mov	x0, x20
  405818:	bl	401500 <strcasecmp@plt>
  40581c:	cbnz	w0, 405a38 <ferror@plt+0x4308>
  405820:	eor	w8, w22, #0x10
  405824:	str	w8, [x26]
  405828:	b	405a38 <ferror@plt+0x4308>
  40582c:	ldr	w8, [x26, #4]
  405830:	orr	w8, w8, #0x4
  405834:	str	w8, [x26, #4]
  405838:	b	405c1c <ferror@plt+0x44ec>
  40583c:	ldr	x23, [sp, #16]
  405840:	str	x22, [sp, #8]
  405844:	add	x22, sp, #0x19, lsl #12
  405848:	mov	x20, xzr
  40584c:	add	x22, x22, #0xcd0
  405850:	b	405860 <ferror@plt+0x4130>
  405854:	add	x20, x20, #0x1
  405858:	cmp	x20, #0x1e
  40585c:	b.eq	405dc4 <ferror@plt+0x4694>  // b.none
  405860:	cmp	x20, #0x19
  405864:	b.hi	405854 <ferror@plt+0x4124>  // b.pmore
  405868:	adrp	x8, 426000 <ferror@plt+0x248d0>
  40586c:	add	x8, x8, #0x198
  405870:	ldr	x1, [x8, x20, lsl #3]
  405874:	mov	w2, #0x200                 	// #512
  405878:	mov	x0, x23
  40587c:	strb	w20, [x22]
  405880:	bl	4016c0 <strncpy@plt>
  405884:	add	x1, sp, #0x19, lsl #12
  405888:	add	x1, x1, #0xcd0
  40588c:	mov	x0, x26
  405890:	strb	wzr, [x22, #512]
  405894:	bl	40bb7c <ferror@plt+0xa44c>
  405898:	cmn	w0, #0x1
  40589c:	b.ne	405854 <ferror@plt+0x4124>  // b.any
  4058a0:	b	40603c <ferror@plt+0x490c>
  4058a4:	ldr	x8, [sp, #80]
  4058a8:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  4058ac:	add	x1, x1, #0x94d
  4058b0:	sub	x20, x8, #0x200
  4058b4:	mov	x0, x20
  4058b8:	bl	4015d0 <strcmp@plt>
  4058bc:	mov	x23, x22
  4058c0:	cbnz	w0, 406610 <ferror@plt+0x4ee0>
  4058c4:	add	x22, sp, #0x19, lsl #12
  4058c8:	mov	x20, xzr
  4058cc:	add	x22, x22, #0xcd0
  4058d0:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  4058d4:	add	x8, x8, #0x7be
  4058d8:	add	x8, x8, x20
  4058dc:	ldrb	w9, [x8]
  4058e0:	ldrb	w10, [x8, #1]
  4058e4:	ldrb	w8, [x8, #2]
  4058e8:	add	x1, sp, #0x19, lsl #12
  4058ec:	add	x1, x1, #0xcd0
  4058f0:	mov	x0, x26
  4058f4:	stp	w9, w10, [x22]
  4058f8:	str	w8, [x22, #8]
  4058fc:	bl	40b9dc <ferror@plt+0xa2ac>
  405900:	cmn	w0, #0x1
  405904:	b.eq	405f98 <ferror@plt+0x4868>  // b.none
  405908:	add	x20, x20, #0x3
  40590c:	cmp	x20, #0xcc
  405910:	b.ne	4058d0 <ferror@plt+0x41a0>  // b.any
  405914:	b	405a38 <ferror@plt+0x4308>
  405918:	mov	x23, x22
  40591c:	add	x22, sp, #0x19, lsl #12
  405920:	mov	x20, xzr
  405924:	add	x22, x22, #0xcd0
  405928:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  40592c:	add	x8, x8, #0x7be
  405930:	add	x8, x8, x20
  405934:	ldrb	w9, [x8]
  405938:	ldrb	w10, [x8, #1]
  40593c:	ldrb	w8, [x8, #2]
  405940:	add	x1, sp, #0x19, lsl #12
  405944:	add	x1, x1, #0xcd0
  405948:	mov	x0, x26
  40594c:	stp	w9, w10, [x22]
  405950:	str	w8, [x22, #8]
  405954:	bl	40b9dc <ferror@plt+0xa2ac>
  405958:	cmn	w0, #0x1
  40595c:	b.eq	405f98 <ferror@plt+0x4868>  // b.none
  405960:	add	x20, x20, #0x3
  405964:	cmp	x20, #0xcc
  405968:	b.ne	405928 <ferror@plt+0x41f8>  // b.any
  40596c:	b	405a38 <ferror@plt+0x4308>
  405970:	ldr	w8, [x26, #4]
  405974:	orr	w8, w8, #0x2
  405978:	str	w8, [x26, #4]
  40597c:	b	405c1c <ferror@plt+0x44ec>
  405980:	ldr	x9, [sp, #80]
  405984:	sub	x8, x9, #0x410
  405988:	ldr	w20, [x8]
  40598c:	ldr	w8, [x9]
  405990:	cmp	w20, w8
  405994:	b.gt	4059c0 <ferror@plt+0x4290>
  405998:	mov	x0, x26
  40599c:	mov	w1, w20
  4059a0:	bl	403ee0 <ferror@plt+0x27b0>
  4059a4:	cmn	w0, #0x1
  4059a8:	b.eq	406040 <ferror@plt+0x4910>  // b.none
  4059ac:	ldr	x8, [sp, #80]
  4059b0:	ldr	w8, [x8]
  4059b4:	cmp	w20, w8
  4059b8:	add	w20, w20, #0x1
  4059bc:	b.lt	405998 <ferror@plt+0x4268>  // b.tstop
  4059c0:	ldr	x20, [sp, #72]
  4059c4:	b	405c1c <ferror@plt+0x44ec>
  4059c8:	ldr	x8, [sp, #80]
  4059cc:	mov	x0, x26
  4059d0:	ldr	w1, [x8]
  4059d4:	bl	403ee0 <ferror@plt+0x27b0>
  4059d8:	cmn	w0, #0x1
  4059dc:	b.ne	405c1c <ferror@plt+0x44ec>  // b.any
  4059e0:	b	406040 <ferror@plt+0x4910>
  4059e4:	ldr	x10, [sp, #80]
  4059e8:	mov	x23, x22
  4059ec:	sub	x22, x10, #0x618
  4059f0:	ldr	w8, [x22]
  4059f4:	and	w9, w8, #0xffffff00
  4059f8:	cmp	w9, #0x100
  4059fc:	b.ne	40666c <ferror@plt+0x4f3c>  // b.any
  405a00:	ldr	x0, [sp, #16]
  405a04:	add	x20, sp, #0x19, lsl #12
  405a08:	add	x20, x20, #0xcd0
  405a0c:	sub	x1, x10, #0x200
  405a10:	mov	w2, #0x200                 	// #512
  405a14:	strb	w8, [x20]
  405a18:	bl	4016c0 <strncpy@plt>
  405a1c:	add	x1, sp, #0x19, lsl #12
  405a20:	add	x1, x1, #0xcd0
  405a24:	mov	x0, x26
  405a28:	strb	wzr, [x20, #512]
  405a2c:	bl	40bb7c <ferror@plt+0xa44c>
  405a30:	cmn	w0, #0x1
  405a34:	b.eq	405f98 <ferror@plt+0x4868>  // b.none
  405a38:	ldr	x20, [sp, #72]
  405a3c:	mov	x22, x23
  405a40:	b	405c1c <ferror@plt+0x44ec>
  405a44:	ldr	x8, [sp, #80]
  405a48:	ldr	w8, [x8]
  405a4c:	eor	w8, w8, #0xf000
  405a50:	str	w8, [sp, #52]
  405a54:	b	405c1c <ferror@plt+0x44ec>
  405a58:	ldr	x8, [x26, #72]
  405a5c:	add	x9, sp, #0x19, lsl #12
  405a60:	add	x9, x9, #0xcd0
  405a64:	ldr	x8, [x8, #16]
  405a68:	cmp	x8, #0x1
  405a6c:	b.ne	405e08 <ferror@plt+0x46d8>  // b.any
  405a70:	ldr	x10, [sp, #80]
  405a74:	mov	x23, x22
  405a78:	strb	w8, [x9]
  405a7c:	ldr	x0, [x26, #64]
  405a80:	sub	x22, x10, #0x618
  405a84:	ldrsw	x1, [x22]
  405a88:	add	x2, sp, #0x19, lsl #12
  405a8c:	add	x2, x2, #0xcd0
  405a90:	bl	40b504 <ferror@plt+0x9dd4>
  405a94:	ldr	x8, [x26, #8]
  405a98:	ldr	x8, [x8, #24]
  405a9c:	cmp	x8, #0x1
  405aa0:	b.lt	405e00 <ferror@plt+0x46d0>  // b.tstop
  405aa4:	mov	x20, xzr
  405aa8:	b	405ac0 <ferror@plt+0x4390>
  405aac:	ldr	x8, [x26, #8]
  405ab0:	add	x20, x20, #0x1
  405ab4:	ldr	x8, [x8, #24]
  405ab8:	cmp	x8, x20
  405abc:	b.le	405e00 <ferror@plt+0x46d0>
  405ac0:	mov	x0, x26
  405ac4:	mov	w1, w20
  405ac8:	bl	403e4c <ferror@plt+0x271c>
  405acc:	cbz	w0, 405aac <ferror@plt+0x437c>
  405ad0:	ldr	w2, [x22]
  405ad4:	mov	x0, x26
  405ad8:	mov	w1, w20
  405adc:	bl	404090 <ferror@plt+0x2960>
  405ae0:	tbz	w0, #31, 405aac <ferror@plt+0x437c>
  405ae4:	b	405f98 <ferror@plt+0x4868>
  405ae8:	ldr	x9, [sp, #80]
  405aec:	ldr	w1, [x26, #80]
  405af0:	mov	x0, x26
  405af4:	b	405b04 <ferror@plt+0x43d4>
  405af8:	ldr	x9, [sp, #80]
  405afc:	mov	x0, x26
  405b00:	mov	w1, wzr
  405b04:	sub	x8, x9, #0x618
  405b08:	sub	x9, x9, #0x208
  405b0c:	ldr	w2, [x8]
  405b10:	ldr	w3, [x9]
  405b14:	bl	40419c <ferror@plt+0x2a6c>
  405b18:	tbnz	w0, #31, 406040 <ferror@plt+0x4910>
  405b1c:	str	wzr, [x26, #80]
  405b20:	b	405c1c <ferror@plt+0x44ec>
  405b24:	ldr	w8, [x26, #80]
  405b28:	orr	w8, w8, #0x1
  405b2c:	str	w8, [x26, #80]
  405b30:	b	405c1c <ferror@plt+0x44ec>
  405b34:	ldr	w8, [x26, #80]
  405b38:	orr	w8, w8, #0x4
  405b3c:	str	w8, [x26, #80]
  405b40:	b	405c1c <ferror@plt+0x44ec>
  405b44:	ldr	w8, [x26, #80]
  405b48:	orr	w8, w8, #0x8
  405b4c:	str	w8, [x26, #80]
  405b50:	b	405c1c <ferror@plt+0x44ec>
  405b54:	ldr	w8, [x26, #80]
  405b58:	orr	w8, w8, #0x2
  405b5c:	str	w8, [x26, #80]
  405b60:	b	405c1c <ferror@plt+0x44ec>
  405b64:	ldr	w8, [x26, #80]
  405b68:	orr	w8, w8, #0x10
  405b6c:	str	w8, [x26, #80]
  405b70:	b	405c1c <ferror@plt+0x44ec>
  405b74:	ldr	w8, [x26, #80]
  405b78:	orr	w8, w8, #0x20
  405b7c:	str	w8, [x26, #80]
  405b80:	b	405c1c <ferror@plt+0x44ec>
  405b84:	ldr	w8, [x26, #80]
  405b88:	orr	w8, w8, #0x40
  405b8c:	str	w8, [x26, #80]
  405b90:	b	405c1c <ferror@plt+0x44ec>
  405b94:	ldr	w8, [x26, #80]
  405b98:	orr	w8, w8, #0x80
  405b9c:	str	w8, [x26, #80]
  405ba0:	b	405c1c <ferror@plt+0x44ec>
  405ba4:	ldr	w8, [x26, #80]
  405ba8:	orr	w8, w8, #0x100
  405bac:	str	w8, [x26, #80]
  405bb0:	b	405c1c <ferror@plt+0x44ec>
  405bb4:	ldr	x8, [sp, #80]
  405bb8:	add	x9, sp, #0x19, lsl #12
  405bbc:	add	x9, x9, #0xcd0
  405bc0:	add	x1, sp, #0x19, lsl #12
  405bc4:	ldr	w8, [x8]
  405bc8:	add	x1, x1, #0xcd0
  405bcc:	str	w8, [x9]
  405bd0:	ldr	x0, [x26, #72]
  405bd4:	bl	40b680 <ferror@plt+0x9f50>
  405bd8:	b	405c1c <ferror@plt+0x44ec>
  405bdc:	ldr	x8, [sp, #80]
  405be0:	ldr	w1, [x8]
  405be4:	b	405bf4 <ferror@plt+0x44c4>
  405be8:	ldr	x8, [sp, #80]
  405bec:	ldr	w8, [x8]
  405bf0:	eor	w1, w8, #0xf000
  405bf4:	mov	w2, #0xffffffff            	// #-1
  405bf8:	mov	x0, x26
  405bfc:	bl	40a18c <ferror@plt+0x8a5c>
  405c00:	b	405c18 <ferror@plt+0x44e8>
  405c04:	ldr	x8, [sp, #80]
  405c08:	ldr	w8, [x8]
  405c0c:	eor	w1, w8, #0xf000
  405c10:	mov	x0, x26
  405c14:	bl	40a284 <ferror@plt+0x8b54>
  405c18:	str	w0, [sp, #52]
  405c1c:	adrp	x23, 42f000 <ferror@plt+0x2d8d0>
  405c20:	ldr	x23, [x23, #3984]
  405c24:	ldr	w8, [x23]
  405c28:	cbz	w8, 405d18 <ferror@plt+0x45e8>
  405c2c:	ldr	x0, [x19]
  405c30:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405c34:	adrp	x3, 40d000 <ferror@plt+0xb8d0>
  405c38:	mov	w1, #0x1                   	// #1
  405c3c:	add	x2, x2, #0x8f2
  405c40:	add	x3, x3, #0x99d
  405c44:	mov	x27, x26
  405c48:	bl	4015c0 <__fprintf_chk@plt>
  405c4c:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405c50:	add	x8, x8, #0x6a5
  405c54:	ldrb	w26, [x8, x20]
  405c58:	adrp	x8, 425000 <ferror@plt+0x238d0>
  405c5c:	ldr	x20, [x19]
  405c60:	add	x8, x8, #0xfd8
  405c64:	ldr	x4, [x8, x26, lsl #3]
  405c68:	adrp	x3, 40d000 <ferror@plt+0xb8d0>
  405c6c:	mov	w1, #0x1                   	// #1
  405c70:	mov	x0, x20
  405c74:	mov	x2, x24
  405c78:	add	x3, x3, #0xa2a
  405c7c:	bl	4015c0 <__fprintf_chk@plt>
  405c80:	mov	w1, #0x1                   	// #1
  405c84:	mov	x0, x20
  405c88:	mov	x2, x28
  405c8c:	bl	4015c0 <__fprintf_chk@plt>
  405c90:	ldr	x0, [x19]
  405c94:	adrp	x24, 40c000 <ferror@plt+0xa8d0>
  405c98:	add	x24, x24, #0xd29
  405c9c:	mov	w1, #0x1                   	// #1
  405ca0:	mov	x2, x24
  405ca4:	bl	4015c0 <__fprintf_chk@plt>
  405ca8:	ldr	w8, [x23]
  405cac:	neg	x20, x22
  405cb0:	sub	x21, x21, x22, lsl #1
  405cb4:	cbz	w8, 405d0c <ferror@plt+0x45dc>
  405cb8:	ldr	x0, [x19]
  405cbc:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405cc0:	mov	w1, #0x1                   	// #1
  405cc4:	add	x2, x2, #0xcb5
  405cc8:	bl	4015c0 <__fprintf_chk@plt>
  405ccc:	adrp	x28, 410000 <ferror@plt+0xe8d0>
  405cd0:	cmp	x25, x21
  405cd4:	add	x28, x28, #0x3ad
  405cd8:	b.hi	405cfc <ferror@plt+0x45cc>  // b.pmore
  405cdc:	mov	x23, x25
  405ce0:	ldrsh	w3, [x23], #2
  405ce4:	ldr	x0, [x19]
  405ce8:	mov	w1, #0x1                   	// #1
  405cec:	mov	x2, x28
  405cf0:	bl	4015c0 <__fprintf_chk@plt>
  405cf4:	cmp	x23, x21
  405cf8:	b.ls	405ce0 <ferror@plt+0x45b0>  // b.plast
  405cfc:	ldr	x0, [x19]
  405d00:	mov	w1, #0x1                   	// #1
  405d04:	mov	x2, x24
  405d08:	bl	4015c0 <__fprintf_chk@plt>
  405d0c:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  405d10:	ldr	x28, [x28, #3984]
  405d14:	b	405d34 <ferror@plt+0x4604>
  405d18:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405d1c:	add	x8, x8, #0x6a5
  405d20:	mov	x27, x26
  405d24:	ldrb	w26, [x8, x20]
  405d28:	neg	x20, x22
  405d2c:	sub	x21, x21, x22, lsl #1
  405d30:	mov	x28, x23
  405d34:	ldr	x9, [sp, #80]
  405d38:	ldr	w10, [sp, #52]
  405d3c:	mov	w8, #0x208                 	// #520
  405d40:	add	x1, sp, #0xf4
  405d44:	madd	x8, x20, x8, x9
  405d48:	add	x0, x8, #0x20c
  405d4c:	mov	w2, #0x204                 	// #516
  405d50:	add	x24, x8, #0x208
  405d54:	str	w10, [x8, #520]
  405d58:	bl	4013b0 <memcpy@plt>
  405d5c:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  405d60:	sub	x8, x26, #0x24
  405d64:	add	x9, x9, #0x6d8
  405d68:	ldrsb	w9, [x9, x8]
  405d6c:	ldrsh	w10, [x21]
  405d70:	add	w9, w10, w9
  405d74:	cmp	w9, #0x55
  405d78:	b.hi	405da0 <ferror@plt+0x4670>  // b.pmore
  405d7c:	adrp	x11, 40d000 <ferror@plt+0xb8d0>
  405d80:	add	x11, x11, #0x56c
  405d84:	ldrb	w11, [x11, x9]
  405d88:	cmp	w11, w10
  405d8c:	b.ne	405da0 <ferror@plt+0x4670>  // b.any
  405d90:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  405d94:	add	x8, x8, #0x5c2
  405d98:	ldrb	w23, [x8, x9]
  405d9c:	b	405dac <ferror@plt+0x467c>
  405da0:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  405da4:	add	x9, x9, #0x6eb
  405da8:	ldrsb	w23, [x9, x8]
  405dac:	ldr	x20, [sp, #56]
  405db0:	mov	x26, x27
  405db4:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  405db8:	add	x27, x27, #0x6fe
  405dbc:	add	x21, x21, #0x2
  405dc0:	b	405284 <ferror@plt+0x3b54>
  405dc4:	ldr	w8, [x26, #4]
  405dc8:	ldr	x22, [sp, #8]
  405dcc:	ldr	x20, [sp, #72]
  405dd0:	orr	w8, w8, #0x10
  405dd4:	str	w8, [x26, #4]
  405dd8:	b	405c1c <ferror@plt+0x44ec>
  405ddc:	ldr	x25, [sp, #88]
  405de0:	ldr	x26, [sp, #32]
  405de4:	ldr	x21, [sp, #64]
  405de8:	adrp	x24, 40d000 <ferror@plt+0xb8d0>
  405dec:	mov	x19, x28
  405df0:	adrp	x28, 40f000 <ferror@plt+0xd8d0>
  405df4:	add	x24, x24, #0xa1c
  405df8:	add	x28, x28, #0xb93
  405dfc:	b	405c1c <ferror@plt+0x44ec>
  405e00:	ldr	x20, [sp, #72]
  405e04:	mov	x22, x23
  405e08:	ldrb	w8, [x26, #4]
  405e0c:	tbnz	w8, #1, 405e68 <ferror@plt+0x4738>
  405e10:	ldr	x0, [x26, #72]
  405e14:	ldr	x8, [x0, #16]
  405e18:	cmp	x8, #0x1
  405e1c:	b.lt	405c1c <ferror@plt+0x44ec>  // b.tstop
  405e20:	ldr	x8, [sp, #80]
  405e24:	mov	x23, x22
  405e28:	mov	x20, xzr
  405e2c:	sub	x22, x8, #0x618
  405e30:	mov	x1, x20
  405e34:	bl	40b474 <ferror@plt+0x9d44>
  405e38:	ldr	w2, [x22]
  405e3c:	ldr	w3, [x0]
  405e40:	mov	x0, x26
  405e44:	mov	w1, w20
  405e48:	bl	40419c <ferror@plt+0x2a6c>
  405e4c:	tbnz	w0, #31, 405f98 <ferror@plt+0x4868>
  405e50:	ldr	x0, [x26, #72]
  405e54:	add	x20, x20, #0x1
  405e58:	ldr	x8, [x0, #16]
  405e5c:	cmp	x8, x20
  405e60:	b.gt	405e30 <ferror@plt+0x4700>
  405e64:	b	405a38 <ferror@plt+0x4308>
  405e68:	ldr	x8, [x26, #8]
  405e6c:	str	x22, [sp, #8]
  405e70:	ldr	x8, [x8, #24]
  405e74:	cmp	x8, #0x1
  405e78:	b.lt	405efc <ferror@plt+0x47cc>  // b.tstop
  405e7c:	ldr	x8, [sp, #80]
  405e80:	mov	x23, xzr
  405e84:	mov	w20, wzr
  405e88:	sub	x22, x8, #0x618
  405e8c:	b	405ec4 <ferror@plt+0x4794>
  405e90:	bl	40b474 <ferror@plt+0x9d44>
  405e94:	ldr	w3, [x0]
  405e98:	ldr	w2, [x22]
  405e9c:	mov	x0, x26
  405ea0:	mov	w1, w23
  405ea4:	bl	40419c <ferror@plt+0x2a6c>
  405ea8:	tbnz	w0, #31, 40603c <ferror@plt+0x490c>
  405eac:	add	w20, w20, #0x1
  405eb0:	ldr	x8, [x26, #8]
  405eb4:	add	x23, x23, #0x1
  405eb8:	ldr	x8, [x8, #24]
  405ebc:	cmp	x8, x23
  405ec0:	b.le	405f00 <ferror@plt+0x47d0>
  405ec4:	mov	x0, x26
  405ec8:	mov	w1, w23
  405ecc:	bl	403e4c <ferror@plt+0x271c>
  405ed0:	cbz	w0, 405eb0 <ferror@plt+0x4780>
  405ed4:	ldr	x0, [x26, #72]
  405ed8:	ldr	x8, [x0, #16]
  405edc:	cbz	w20, 405ee8 <ferror@plt+0x47b8>
  405ee0:	cmp	x8, #0x1
  405ee4:	b.eq	405eac <ferror@plt+0x477c>  // b.none
  405ee8:	sxtw	x1, w20
  405eec:	cmp	x8, x1
  405ef0:	b.gt	405e90 <ferror@plt+0x4760>
  405ef4:	mov	w3, #0x200                 	// #512
  405ef8:	b	405e98 <ferror@plt+0x4768>
  405efc:	mov	w20, wzr
  405f00:	ldr	x8, [x26, #72]
  405f04:	ldr	x22, [sp, #8]
  405f08:	ldr	x8, [x8, #16]
  405f0c:	cmp	x8, w20, sxtw
  405f10:	ldr	x20, [sp, #72]
  405f14:	b.le	405c1c <ferror@plt+0x44ec>
  405f18:	ldr	w8, [x26, #56]
  405f1c:	adrp	x25, 425000 <ferror@plt+0x238d0>
  405f20:	mov	x20, x26
  405f24:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  405f28:	cmp	w8, #0x3
  405f2c:	add	x25, x25, #0xfd8
  405f30:	add	x26, x26, #0xa2a
  405f34:	b.lt	406050 <ferror@plt+0x4920>  // b.tstop
  405f38:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  405f3c:	add	x1, x1, #0x97a
  405f40:	mov	w2, #0x5                   	// #5
  405f44:	mov	x0, xzr
  405f48:	bl	4016b0 <dcgettext@plt>
  405f4c:	ldr	x8, [x20, #72]
  405f50:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  405f54:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  405f58:	mov	x5, x0
  405f5c:	ldr	x6, [x8, #16]
  405f60:	add	x2, x2, #0x90d
  405f64:	add	x4, x4, #0x916
  405f68:	mov	w1, #0x3                   	// #3
  405f6c:	mov	w3, #0x15a                 	// #346
  405f70:	mov	x0, x20
  405f74:	bl	401df0 <ferror@plt+0x6c0>
  405f78:	b	406050 <ferror@plt+0x4920>
  405f7c:	mov	x20, x26
  405f80:	str	x25, [sp, #88]
  405f84:	adrp	x25, 425000 <ferror@plt+0x238d0>
  405f88:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  405f8c:	add	x25, x25, #0xfd8
  405f90:	add	x26, x26, #0xa2a
  405f94:	b	406344 <ferror@plt+0x4c14>
  405f98:	adrp	x25, 425000 <ferror@plt+0x238d0>
  405f9c:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  405fa0:	add	x25, x25, #0xfd8
  405fa4:	add	x26, x26, #0xa2a
  405fa8:	mov	x22, x23
  405fac:	b	406050 <ferror@plt+0x4920>
  405fb0:	ldr	w8, [sp, #48]
  405fb4:	str	x25, [sp, #88]
  405fb8:	adrp	x25, 425000 <ferror@plt+0x238d0>
  405fbc:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  405fc0:	mov	w22, wzr
  405fc4:	add	x25, x25, #0xfd8
  405fc8:	add	x26, x26, #0xa2a
  405fcc:	cmn	w8, #0x2
  405fd0:	b.ne	406390 <ferror@plt+0x4c60>  // b.any
  405fd4:	b	406430 <ferror@plt+0x4d00>
  405fd8:	ldr	w8, [sp, #48]
  405fdc:	mov	x20, x26
  405fe0:	cmn	w8, #0x2
  405fe4:	b.ne	406020 <ferror@plt+0x48f0>  // b.any
  405fe8:	mov	w22, #0xfffffffe            	// #-2
  405fec:	b	406258 <ferror@plt+0x4b28>
  405ff0:	ldr	w8, [sp, #48]
  405ff4:	adrp	x25, 425000 <ferror@plt+0x238d0>
  405ff8:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  405ffc:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  406000:	mov	w22, #0x1                   	// #1
  406004:	add	x25, x25, #0xfd8
  406008:	add	x26, x26, #0xa2a
  40600c:	add	x27, x27, #0x6fe
  406010:	str	x20, [sp, #88]
  406014:	cmn	w8, #0x2
  406018:	b.ne	406390 <ferror@plt+0x4c60>  // b.any
  40601c:	b	406430 <ferror@plt+0x4d00>
  406020:	cmp	w8, #0x122
  406024:	b.hi	406254 <ferror@plt+0x4b24>  // b.pmore
  406028:	mov	w9, w8
  40602c:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  406030:	add	x8, x8, #0x449
  406034:	ldrb	w22, [x8, w9, uxtw]
  406038:	b	406258 <ferror@plt+0x4b28>
  40603c:	ldr	x22, [sp, #8]
  406040:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406044:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  406048:	add	x25, x25, #0xfd8
  40604c:	add	x26, x26, #0xa2a
  406050:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  406054:	ldr	x8, [x8, #3984]
  406058:	sub	x21, x21, x22, lsl #1
  40605c:	ldr	w8, [x8]
  406060:	cbz	w8, 4060c0 <ferror@plt+0x4990>
  406064:	ldr	x0, [x19]
  406068:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  40606c:	add	x2, x2, #0xcb5
  406070:	mov	w1, #0x1                   	// #1
  406074:	bl	4015c0 <__fprintf_chk@plt>
  406078:	ldr	x8, [sp, #88]
  40607c:	cmp	x8, x21
  406080:	b.hi	4060ac <ferror@plt+0x497c>  // b.pmore
  406084:	ldr	x22, [sp, #88]
  406088:	adrp	x20, 410000 <ferror@plt+0xe8d0>
  40608c:	add	x20, x20, #0x3ad
  406090:	ldrsh	w3, [x22], #2
  406094:	ldr	x0, [x19]
  406098:	mov	w1, #0x1                   	// #1
  40609c:	mov	x2, x20
  4060a0:	bl	4015c0 <__fprintf_chk@plt>
  4060a4:	cmp	x22, x21
  4060a8:	b.ls	406090 <ferror@plt+0x4960>  // b.plast
  4060ac:	ldr	x0, [x19]
  4060b0:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  4060b4:	add	x2, x2, #0xd29
  4060b8:	mov	w1, #0x1                   	// #1
  4060bc:	bl	4015c0 <__fprintf_chk@plt>
  4060c0:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  4060c4:	ldrsh	w23, [x21]
  4060c8:	ldr	x28, [x28, #3984]
  4060cc:	ldr	x8, [sp, #88]
  4060d0:	cmp	x21, x8
  4060d4:	b.eq	40623c <ferror@plt+0x4b0c>  // b.none
  4060d8:	adrp	x22, 42f000 <ferror@plt+0x2d8d0>
  4060dc:	ldr	x22, [x22, #3984]
  4060e0:	adrp	x24, 40d000 <ferror@plt+0xb8d0>
  4060e4:	adrp	x25, 40d000 <ferror@plt+0xb8d0>
  4060e8:	adrp	x26, 40f000 <ferror@plt+0xd8d0>
  4060ec:	adrp	x27, 40c000 <ferror@plt+0xa8d0>
  4060f0:	adrp	x28, 410000 <ferror@plt+0xe8d0>
  4060f4:	add	x24, x24, #0x9b2
  4060f8:	add	x25, x25, #0xa1c
  4060fc:	add	x26, x26, #0xb93
  406100:	add	x27, x27, #0xd29
  406104:	add	x28, x28, #0x3ad
  406108:	b	406128 <ferror@plt+0x49f8>
  40610c:	ldr	x0, [x19]
  406110:	mov	w1, #0x1                   	// #1
  406114:	mov	x2, x27
  406118:	bl	4015c0 <__fprintf_chk@plt>
  40611c:	ldr	x8, [sp, #88]
  406120:	cmp	x21, x8
  406124:	b.eq	406204 <ferror@plt+0x4ad4>  // b.none
  406128:	ldr	w8, [x22]
  40612c:	cbz	w8, 4061fc <ferror@plt+0x4acc>
  406130:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  406134:	add	x8, x8, #0x6fe
  406138:	ldr	x0, [x19]
  40613c:	ldrb	w23, [x8, w23, sxtw]
  406140:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406144:	mov	w1, #0x1                   	// #1
  406148:	add	x2, x2, #0x8f2
  40614c:	mov	x3, x24
  406150:	bl	4015c0 <__fprintf_chk@plt>
  406154:	adrp	x8, 425000 <ferror@plt+0x238d0>
  406158:	ldr	x20, [x19]
  40615c:	add	x8, x8, #0xfd8
  406160:	ldr	x4, [x8, x23, lsl #3]
  406164:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  406168:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  40616c:	cmp	w23, #0x24
  406170:	add	x8, x8, #0xa2a
  406174:	add	x9, x9, #0xa24
  406178:	csel	x3, x9, x8, cc  // cc = lo, ul, last
  40617c:	mov	w1, #0x1                   	// #1
  406180:	mov	x0, x20
  406184:	mov	x2, x25
  406188:	bl	4015c0 <__fprintf_chk@plt>
  40618c:	mov	w1, #0x1                   	// #1
  406190:	mov	x0, x20
  406194:	mov	x2, x26
  406198:	bl	4015c0 <__fprintf_chk@plt>
  40619c:	ldr	x0, [x19]
  4061a0:	mov	w1, #0x1                   	// #1
  4061a4:	mov	x2, x27
  4061a8:	bl	4015c0 <__fprintf_chk@plt>
  4061ac:	ldr	w8, [x22]
  4061b0:	ldrsh	w23, [x21, #-2]!
  4061b4:	cbz	w8, 40611c <ferror@plt+0x49ec>
  4061b8:	ldr	x0, [x19]
  4061bc:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4061c0:	mov	w1, #0x1                   	// #1
  4061c4:	add	x2, x2, #0xcb5
  4061c8:	bl	4015c0 <__fprintf_chk@plt>
  4061cc:	ldr	x8, [sp, #88]
  4061d0:	cmp	x8, x21
  4061d4:	b.hi	40610c <ferror@plt+0x49dc>  // b.pmore
  4061d8:	ldr	x20, [sp, #88]
  4061dc:	ldrsh	w3, [x20], #2
  4061e0:	ldr	x0, [x19]
  4061e4:	mov	w1, #0x1                   	// #1
  4061e8:	mov	x2, x28
  4061ec:	bl	4015c0 <__fprintf_chk@plt>
  4061f0:	cmp	x20, x21
  4061f4:	b.ls	4061dc <ferror@plt+0x4aac>  // b.plast
  4061f8:	b	40610c <ferror@plt+0x49dc>
  4061fc:	ldrsh	w23, [x21, #-2]!
  406200:	b	40611c <ferror@plt+0x49ec>
  406204:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  406208:	ldr	x21, [sp, #88]
  40620c:	ldr	x28, [x28, #3984]
  406210:	ldr	w8, [sp, #48]
  406214:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406218:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  40621c:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  406220:	mov	w22, #0x1                   	// #1
  406224:	add	x25, x25, #0xfd8
  406228:	add	x26, x26, #0xa2a
  40622c:	add	x27, x27, #0x6fe
  406230:	cmn	w8, #0x2
  406234:	b.ne	406390 <ferror@plt+0x4c60>  // b.any
  406238:	b	406430 <ferror@plt+0x4d00>
  40623c:	mov	x21, x8
  406240:	ldr	w8, [sp, #48]
  406244:	mov	w22, #0x1                   	// #1
  406248:	cmn	w8, #0x2
  40624c:	b.ne	406390 <ferror@plt+0x4c60>  // b.any
  406250:	b	406430 <ferror@plt+0x4d00>
  406254:	mov	w22, #0x2                   	// #2
  406258:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  40625c:	ldr	x28, [x28, #3984]
  406260:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406264:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  406268:	add	x0, sp, #0x60
  40626c:	add	x1, sp, #0x68
  406270:	mov	x2, x21
  406274:	mov	w3, w22
  406278:	add	x25, x25, #0xfd8
  40627c:	add	x26, x26, #0xa2a
  406280:	bl	4066e4 <ferror@plt+0x4fb4>
  406284:	cmp	w0, #0x1
  406288:	b.eq	40629c <ferror@plt+0x4b6c>  // b.none
  40628c:	mov	w24, w0
  406290:	cbnz	w0, 4062e4 <ferror@plt+0x4bb4>
  406294:	ldr	x22, [sp, #104]
  406298:	b	406304 <ferror@plt+0x4bd4>
  40629c:	ldr	x0, [sp, #104]
  4062a0:	add	x8, sp, #0x74
  4062a4:	mov	w24, w22
  4062a8:	cmp	x0, x8
  4062ac:	b.eq	4062b4 <ferror@plt+0x4b84>  // b.none
  4062b0:	bl	401610 <free@plt>
  4062b4:	ldr	x0, [sp, #96]
  4062b8:	bl	401450 <malloc@plt>
  4062bc:	str	x0, [sp, #104]
  4062c0:	cbz	x0, 4062ec <ferror@plt+0x4bbc>
  4062c4:	mov	x22, x0
  4062c8:	add	x0, sp, #0x60
  4062cc:	add	x1, sp, #0x68
  4062d0:	mov	x2, x21
  4062d4:	mov	w3, w24
  4062d8:	bl	4066e4 <ferror@plt+0x4fb4>
  4062dc:	mov	w24, w0
  4062e0:	b	406304 <ferror@plt+0x4bd4>
  4062e4:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  4062e8:	b	406300 <ferror@plt+0x4bd0>
  4062ec:	add	x8, sp, #0x74
  4062f0:	mov	w9, #0x80                  	// #128
  4062f4:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  4062f8:	mov	w24, #0x2                   	// #2
  4062fc:	stp	x9, x8, [sp, #96]
  406300:	add	x22, x22, #0x9a5
  406304:	ldr	w8, [x20, #56]
  406308:	cmp	w8, #0x3
  40630c:	b.lt	40633c <ferror@plt+0x4c0c>  // b.tstop
  406310:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406314:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  406318:	adrp	x5, 40c000 <ferror@plt+0xa8d0>
  40631c:	add	x2, x2, #0x90d
  406320:	add	x4, x4, #0xda7
  406324:	add	x5, x5, #0xf7d
  406328:	mov	w1, #0x3                   	// #3
  40632c:	mov	w3, #0x4b                  	// #75
  406330:	mov	x0, x20
  406334:	mov	x6, x22
  406338:	bl	401df0 <ferror@plt+0x6c0>
  40633c:	cmp	w24, #0x2
  406340:	b.ne	4060cc <ferror@plt+0x499c>  // b.any
  406344:	ldr	w8, [x20, #56]
  406348:	cmp	w8, #0x3
  40634c:	b.lt	406380 <ferror@plt+0x4c50>  // b.tstop
  406350:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406354:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  406358:	adrp	x5, 40c000 <ferror@plt+0xa8d0>
  40635c:	adrp	x6, 40d000 <ferror@plt+0xb8d0>
  406360:	add	x2, x2, #0x90d
  406364:	add	x4, x4, #0xda7
  406368:	add	x5, x5, #0xf7d
  40636c:	add	x6, x6, #0x9c1
  406370:	mov	w1, #0x3                   	// #3
  406374:	mov	w3, #0x4b                  	// #75
  406378:	mov	x0, x20
  40637c:	bl	401df0 <ferror@plt+0x6c0>
  406380:	ldr	w8, [sp, #48]
  406384:	mov	w22, #0x2                   	// #2
  406388:	cmn	w8, #0x2
  40638c:	b.eq	406430 <ferror@plt+0x4d00>  // b.none
  406390:	cmp	w8, #0x122
  406394:	b.hi	4063b4 <ferror@plt+0x4c84>  // b.pmore
  406398:	mov	w9, w8
  40639c:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  4063a0:	add	x8, x8, #0x449
  4063a4:	ldrb	w23, [x8, w9, uxtw]
  4063a8:	ldr	w8, [x28]
  4063ac:	cbnz	w8, 4063c0 <ferror@plt+0x4c90>
  4063b0:	b	406490 <ferror@plt+0x4d60>
  4063b4:	mov	w23, #0x2                   	// #2
  4063b8:	ldr	w8, [x28]
  4063bc:	cbz	w8, 406490 <ferror@plt+0x4d60>
  4063c0:	ldr	x0, [x19]
  4063c4:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4063c8:	adrp	x3, 40d000 <ferror@plt+0xb8d0>
  4063cc:	add	x2, x2, #0x8f2
  4063d0:	add	x3, x3, #0x9d2
  4063d4:	mov	w1, #0x1                   	// #1
  4063d8:	bl	4015c0 <__fprintf_chk@plt>
  4063dc:	ldr	x20, [x19]
  4063e0:	ldr	x4, [x25, w23, uxtw #3]
  4063e4:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  4063e8:	cmp	w23, #0x24
  4063ec:	add	x8, x8, #0xa24
  4063f0:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4063f4:	csel	x3, x8, x26, cc  // cc = lo, ul, last
  4063f8:	add	x2, x2, #0xa1c
  4063fc:	mov	w1, #0x1                   	// #1
  406400:	mov	x0, x20
  406404:	bl	4015c0 <__fprintf_chk@plt>
  406408:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  40640c:	add	x2, x2, #0xb93
  406410:	mov	w1, #0x1                   	// #1
  406414:	mov	x0, x20
  406418:	bl	4015c0 <__fprintf_chk@plt>
  40641c:	ldr	x0, [x19]
  406420:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  406424:	add	x2, x2, #0xd29
  406428:	mov	w1, #0x1                   	// #1
  40642c:	bl	4015c0 <__fprintf_chk@plt>
  406430:	ldr	w8, [x28]
  406434:	cbz	w8, 406490 <ferror@plt+0x4d60>
  406438:	ldr	x0, [x19]
  40643c:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406440:	add	x2, x2, #0xcb5
  406444:	mov	w1, #0x1                   	// #1
  406448:	bl	4015c0 <__fprintf_chk@plt>
  40644c:	ldr	x23, [sp, #88]
  406450:	cmp	x23, x21
  406454:	b.hi	40647c <ferror@plt+0x4d4c>  // b.pmore
  406458:	adrp	x20, 410000 <ferror@plt+0xe8d0>
  40645c:	add	x20, x20, #0x3ad
  406460:	ldrsh	w3, [x23], #2
  406464:	ldr	x0, [x19]
  406468:	mov	w1, #0x1                   	// #1
  40646c:	mov	x2, x20
  406470:	bl	4015c0 <__fprintf_chk@plt>
  406474:	cmp	x23, x21
  406478:	b.ls	406460 <ferror@plt+0x4d30>  // b.plast
  40647c:	ldr	x0, [x19]
  406480:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  406484:	add	x2, x2, #0xd29
  406488:	mov	w1, #0x1                   	// #1
  40648c:	bl	4015c0 <__fprintf_chk@plt>
  406490:	ldr	x8, [sp, #88]
  406494:	cmp	x21, x8
  406498:	b.eq	406568 <ferror@plt+0x4e38>  // b.none
  40649c:	adrp	x20, 40d000 <ferror@plt+0xb8d0>
  4064a0:	adrp	x23, 40d000 <ferror@plt+0xb8d0>
  4064a4:	adrp	x24, 40d000 <ferror@plt+0xb8d0>
  4064a8:	adrp	x25, 40f000 <ferror@plt+0xd8d0>
  4064ac:	adrp	x26, 40c000 <ferror@plt+0xa8d0>
  4064b0:	add	x20, x20, #0x8f2
  4064b4:	add	x23, x23, #0x9f0
  4064b8:	add	x24, x24, #0xa1c
  4064bc:	add	x25, x25, #0xb93
  4064c0:	add	x26, x26, #0xd29
  4064c4:	b	4064d8 <ferror@plt+0x4da8>
  4064c8:	ldr	x8, [sp, #88]
  4064cc:	sub	x21, x21, #0x2
  4064d0:	cmp	x8, x21
  4064d4:	b.eq	406568 <ferror@plt+0x4e38>  // b.none
  4064d8:	ldr	w8, [x28]
  4064dc:	cbz	w8, 4064c8 <ferror@plt+0x4d98>
  4064e0:	ldrsh	x8, [x21]
  4064e4:	ldr	x0, [x19]
  4064e8:	mov	w1, #0x1                   	// #1
  4064ec:	mov	x2, x20
  4064f0:	ldrb	w28, [x27, x8]
  4064f4:	mov	x3, x23
  4064f8:	bl	4015c0 <__fprintf_chk@plt>
  4064fc:	adrp	x8, 425000 <ferror@plt+0x238d0>
  406500:	ldr	x27, [x19]
  406504:	add	x8, x8, #0xfd8
  406508:	ldr	x4, [x8, x28, lsl #3]
  40650c:	cmp	w28, #0x24
  406510:	adrp	x28, 42f000 <ferror@plt+0x2d8d0>
  406514:	ldr	x28, [x28, #3984]
  406518:	adrp	x8, 40d000 <ferror@plt+0xb8d0>
  40651c:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  406520:	add	x8, x8, #0xa2a
  406524:	add	x9, x9, #0xa24
  406528:	csel	x3, x9, x8, cc  // cc = lo, ul, last
  40652c:	mov	w1, #0x1                   	// #1
  406530:	mov	x0, x27
  406534:	mov	x2, x24
  406538:	bl	4015c0 <__fprintf_chk@plt>
  40653c:	mov	w1, #0x1                   	// #1
  406540:	mov	x0, x27
  406544:	adrp	x27, 40d000 <ferror@plt+0xb8d0>
  406548:	mov	x2, x25
  40654c:	add	x27, x27, #0x6fe
  406550:	bl	4015c0 <__fprintf_chk@plt>
  406554:	ldr	x0, [x19]
  406558:	mov	w1, #0x1                   	// #1
  40655c:	mov	x2, x26
  406560:	bl	4015c0 <__fprintf_chk@plt>
  406564:	b	4064c8 <ferror@plt+0x4d98>
  406568:	ldr	x0, [sp, #88]
  40656c:	add	x8, sp, #0x19, lsl #12
  406570:	add	x8, x8, #0x938
  406574:	cmp	x0, x8
  406578:	b.eq	406580 <ferror@plt+0x4e50>  // b.none
  40657c:	bl	401610 <free@plt>
  406580:	ldr	x0, [sp, #104]
  406584:	add	x8, sp, #0x74
  406588:	cmp	x0, x8
  40658c:	b.eq	406594 <ferror@plt+0x4e64>  // b.none
  406590:	bl	401610 <free@plt>
  406594:	mov	w0, w22
  406598:	add	sp, sp, #0x19, lsl #12
  40659c:	add	sp, sp, #0xee0
  4065a0:	ldp	x20, x19, [sp, #80]
  4065a4:	ldp	x22, x21, [sp, #64]
  4065a8:	ldp	x24, x23, [sp, #48]
  4065ac:	ldp	x26, x25, [sp, #32]
  4065b0:	ldp	x28, x27, [sp, #16]
  4065b4:	ldp	x29, x30, [sp], #96
  4065b8:	ret
  4065bc:	ldr	w8, [x26, #56]
  4065c0:	adrp	x25, 425000 <ferror@plt+0x238d0>
  4065c4:	mov	x22, x26
  4065c8:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  4065cc:	cmp	w8, #0x3
  4065d0:	add	x25, x25, #0xfd8
  4065d4:	add	x26, x26, #0xa2a
  4065d8:	b.lt	405fa8 <ferror@plt+0x4878>  // b.tstop
  4065dc:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  4065e0:	add	x1, x1, #0x91e
  4065e4:	mov	w2, #0x5                   	// #5
  4065e8:	mov	x0, xzr
  4065ec:	bl	4016b0 <dcgettext@plt>
  4065f0:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4065f4:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  4065f8:	mov	x5, x0
  4065fc:	add	x2, x2, #0x90d
  406600:	add	x4, x4, #0x916
  406604:	mov	w1, #0x3                   	// #3
  406608:	mov	w3, #0xc4                  	// #196
  40660c:	b	406660 <ferror@plt+0x4f30>
  406610:	ldr	w8, [x26, #56]
  406614:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406618:	mov	x22, x26
  40661c:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  406620:	cmp	w8, #0x3
  406624:	add	x25, x25, #0xfd8
  406628:	add	x26, x26, #0xa2a
  40662c:	b.lt	405fa8 <ferror@plt+0x4878>  // b.tstop
  406630:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  406634:	add	x1, x1, #0xc8a
  406638:	mov	w2, #0x5                   	// #5
  40663c:	mov	x0, xzr
  406640:	bl	4016b0 <dcgettext@plt>
  406644:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406648:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  40664c:	mov	x5, x0
  406650:	add	x2, x2, #0x90d
  406654:	add	x4, x4, #0xc79
  406658:	mov	w1, #0x3                   	// #3
  40665c:	mov	w3, #0x75                  	// #117
  406660:	mov	x0, x22
  406664:	mov	x6, x20
  406668:	b	4066dc <ferror@plt+0x4fac>
  40666c:	ldr	w8, [x26, #56]
  406670:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406674:	mov	x24, x26
  406678:	adrp	x26, 40d000 <ferror@plt+0xb8d0>
  40667c:	cmp	w8, #0x3
  406680:	add	x25, x25, #0xfd8
  406684:	add	x26, x26, #0xa2a
  406688:	b.lt	405fa8 <ferror@plt+0x4878>  // b.tstop
  40668c:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  406690:	add	x1, x1, #0x958
  406694:	mov	w2, #0x5                   	// #5
  406698:	mov	x0, xzr
  40669c:	bl	4016b0 <dcgettext@plt>
  4066a0:	ldr	w8, [x22]
  4066a4:	mov	x20, x0
  4066a8:	mov	x0, x24
  4066ac:	asr	w1, w8, #8
  4066b0:	and	w2, w8, #0xff
  4066b4:	bl	409978 <ferror@plt+0x8248>
  4066b8:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  4066bc:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  4066c0:	mov	x6, x0
  4066c4:	add	x2, x2, #0x90d
  4066c8:	add	x4, x4, #0x916
  4066cc:	mov	w1, #0x3                   	// #3
  4066d0:	mov	w3, #0x103                 	// #259
  4066d4:	mov	x0, x24
  4066d8:	mov	x5, x20
  4066dc:	bl	401df0 <ferror@plt+0x6c0>
  4066e0:	b	405fa8 <ferror@plt+0x4878>
  4066e4:	sub	sp, sp, #0x90
  4066e8:	stp	x29, x30, [sp, #48]
  4066ec:	stp	x28, x27, [sp, #64]
  4066f0:	stp	x26, x25, [sp, #80]
  4066f4:	stp	x24, x23, [sp, #96]
  4066f8:	stp	x22, x21, [sp, #112]
  4066fc:	stp	x20, x19, [sp, #128]
  406700:	add	x29, sp, #0x30
  406704:	adrp	x25, 425000 <ferror@plt+0x238d0>
  406708:	add	x25, x25, #0xfd8
  40670c:	ldr	x22, [x25, w3, sxtw #3]
  406710:	mov	w24, w3
  406714:	mov	x23, x2
  406718:	mov	x19, x1
  40671c:	ldrb	w8, [x22]
  406720:	mov	x20, x0
  406724:	cmp	w8, #0x22
  406728:	b.ne	406784 <ferror@plt+0x5054>  // b.any
  40672c:	mov	x21, xzr
  406730:	mov	x9, x22
  406734:	mov	x8, x22
  406738:	b	406744 <ferror@plt+0x5014>
  40673c:	add	x21, x21, #0x1
  406740:	mov	x9, x8
  406744:	ldrb	w10, [x8, #1]!
  406748:	cmp	w10, #0x5b
  40674c:	b.le	40676c <ferror@plt+0x503c>
  406750:	cmp	w10, #0x5c
  406754:	b.ne	40673c <ferror@plt+0x500c>  // b.any
  406758:	ldrb	w8, [x9, #2]!
  40675c:	cmp	w8, #0x5c
  406760:	b.ne	406784 <ferror@plt+0x5054>  // b.any
  406764:	mov	x8, x9
  406768:	b	40673c <ferror@plt+0x500c>
  40676c:	cmp	w10, #0x22
  406770:	b.eq	406790 <ferror@plt+0x5060>  // b.none
  406774:	cmp	w10, #0x27
  406778:	b.eq	406784 <ferror@plt+0x5054>  // b.none
  40677c:	cmp	w10, #0x2c
  406780:	b.ne	40673c <ferror@plt+0x500c>  // b.any
  406784:	mov	x0, x22
  406788:	bl	4013c0 <strlen@plt>
  40678c:	mov	x21, x0
  406790:	cmn	w24, #0x2
  406794:	b.ne	4067a8 <ferror@plt+0x5078>  // b.any
  406798:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  40679c:	mov	w23, wzr
  4067a0:	add	x22, x22, #0x9a5
  4067a4:	b	40690c <ferror@plt+0x51dc>
  4067a8:	ldrsh	x8, [x23]
  4067ac:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  4067b0:	add	x9, x9, #0x3ef
  4067b4:	str	x22, [sp, #8]
  4067b8:	ldrsb	w8, [x9, x8]
  4067bc:	cmn	w8, #0x1f
  4067c0:	b.eq	4068f8 <ferror@plt+0x51c8>  // b.none
  4067c4:	neg	w9, w8
  4067c8:	mov	w11, #0x56                  	// #86
  4067cc:	and	w10, w9, w8, asr #31
  4067d0:	sub	w9, w11, w8
  4067d4:	cmp	w9, #0x24
  4067d8:	mov	w11, #0x24                  	// #36
  4067dc:	csel	w9, w9, w11, lt  // lt = tstop
  4067e0:	cmp	w10, w9
  4067e4:	b.ge	4068f8 <ferror@plt+0x51c8>  // b.tcont
  4067e8:	adrp	x28, 40d000 <ferror@plt+0xb8d0>
  4067ec:	str	x19, [sp]
  4067f0:	sxtw	x22, w10
  4067f4:	sxtw	x26, w8
  4067f8:	sxtw	x27, w9
  4067fc:	mov	w23, #0x1                   	// #1
  406800:	add	x28, x28, #0x56c
  406804:	add	x19, sp, #0x8
  406808:	mov	x24, x21
  40680c:	b	40681c <ferror@plt+0x50ec>
  406810:	add	x22, x22, #0x1
  406814:	cmp	x22, x27
  406818:	b.ge	4068c0 <ferror@plt+0x5190>  // b.tcont
  40681c:	cmp	x22, #0x1
  406820:	b.eq	406810 <ferror@plt+0x50e0>  // b.none
  406824:	add	x8, x22, x26
  406828:	ldrb	w8, [x28, x8]
  40682c:	cmp	w22, w8
  406830:	b.ne	406810 <ferror@plt+0x50e0>  // b.any
  406834:	cmp	w23, #0x5
  406838:	b.eq	4068f4 <ferror@plt+0x51c4>  // b.none
  40683c:	ldr	x0, [x25, x22, lsl #3]
  406840:	str	x0, [x19, w23, sxtw #3]
  406844:	ldrb	w8, [x0]
  406848:	cmp	w8, #0x22
  40684c:	b.ne	4068a8 <ferror@plt+0x5178>  // b.any
  406850:	mov	x8, xzr
  406854:	mov	x10, x0
  406858:	mov	x9, x0
  40685c:	b	40686c <ferror@plt+0x513c>
  406860:	mov	x9, x10
  406864:	add	x8, x8, #0x1
  406868:	mov	x10, x9
  40686c:	ldrb	w11, [x9, #1]!
  406870:	cmp	w11, #0x5b
  406874:	b.le	406890 <ferror@plt+0x5160>
  406878:	cmp	w11, #0x5c
  40687c:	b.ne	406864 <ferror@plt+0x5134>  // b.any
  406880:	ldrb	w9, [x10, #2]!
  406884:	cmp	w9, #0x5c
  406888:	b.eq	406860 <ferror@plt+0x5130>  // b.none
  40688c:	b	4068a8 <ferror@plt+0x5178>
  406890:	cmp	w11, #0x22
  406894:	b.eq	4068b0 <ferror@plt+0x5180>  // b.none
  406898:	cmp	w11, #0x27
  40689c:	b.eq	4068a8 <ferror@plt+0x5178>  // b.none
  4068a0:	cmp	w11, #0x2c
  4068a4:	b.ne	406864 <ferror@plt+0x5134>  // b.any
  4068a8:	bl	4013c0 <strlen@plt>
  4068ac:	mov	x8, x0
  4068b0:	adds	x24, x8, x24
  4068b4:	b.cs	406920 <ferror@plt+0x51f0>  // b.hs, b.nlast
  4068b8:	add	w23, w23, #0x1
  4068bc:	b	406810 <ferror@plt+0x50e0>
  4068c0:	sub	w8, w23, #0x1
  4068c4:	cmp	w8, #0x4
  4068c8:	b.hi	406a58 <ferror@plt+0x5328>  // b.pmore
  4068cc:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  4068d0:	add	x9, x9, #0x3ea
  4068d4:	adr	x10, 4068e8 <ferror@plt+0x51b8>
  4068d8:	ldrb	w11, [x9, x8]
  4068dc:	add	x10, x10, x11, lsl #2
  4068e0:	ldr	x19, [sp]
  4068e4:	br	x10
  4068e8:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  4068ec:	add	x22, x22, #0xcdb
  4068f0:	b	406908 <ferror@plt+0x51d8>
  4068f4:	ldr	x19, [sp]
  4068f8:	mov	x24, x21
  4068fc:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  406900:	add	x22, x22, #0xcbf
  406904:	mov	w23, #0x1                   	// #1
  406908:	mov	x21, x24
  40690c:	mov	x0, x22
  406910:	bl	4013c0 <strlen@plt>
  406914:	adds	x8, x0, x21
  406918:	csel	x8, x21, x8, cs  // cs = hs, nlast
  40691c:	b.cc	406928 <ferror@plt+0x51f8>  // b.lo, b.ul, b.last
  406920:	mov	w0, #0x2                   	// #2
  406924:	b	406a38 <ferror@plt+0x5308>
  406928:	ldr	x9, [x20]
  40692c:	cmp	x9, x8
  406930:	b.cs	40694c <ferror@plt+0x521c>  // b.hs, b.nlast
  406934:	lsl	x9, x8, #1
  406938:	cmp	x8, x9
  40693c:	csinv	x8, x9, xzr, ls  // ls = plast
  406940:	str	x8, [x20]
  406944:	mov	w0, #0x1                   	// #1
  406948:	b	406a38 <ferror@plt+0x5308>
  40694c:	ldr	x8, [x19]
  406950:	mov	w10, wzr
  406954:	add	x9, sp, #0x8
  406958:	b	406970 <ferror@plt+0x5240>
  40695c:	cbz	w11, 406a34 <ferror@plt+0x5304>
  406960:	mov	w11, #0x1                   	// #1
  406964:	mov	w12, #0x1                   	// #1
  406968:	add	x8, x8, x11
  40696c:	add	x22, x22, x12
  406970:	ldrb	w11, [x22]
  406974:	cmp	w11, #0x25
  406978:	strb	w11, [x8]
  40697c:	b.ne	40695c <ferror@plt+0x522c>  // b.any
  406980:	cmp	w10, w23
  406984:	b.ge	406960 <ferror@plt+0x5230>  // b.tcont
  406988:	ldrb	w11, [x22, #1]
  40698c:	cmp	w11, #0x73
  406990:	b.ne	406960 <ferror@plt+0x5230>  // b.any
  406994:	ldr	x12, [x9, w10, sxtw #3]
  406998:	add	w10, w10, #0x1
  40699c:	ldrb	w11, [x12]
  4069a0:	cmp	w11, #0x22
  4069a4:	b.ne	406a04 <ferror@plt+0x52d4>  // b.any
  4069a8:	mov	x11, xzr
  4069ac:	mov	x15, x12
  4069b0:	mov	x13, x12
  4069b4:	b	4069c8 <ferror@plt+0x5298>
  4069b8:	mov	x13, x15
  4069bc:	strb	w14, [x8, x11]
  4069c0:	add	x11, x11, #0x1
  4069c4:	mov	x15, x13
  4069c8:	ldrb	w14, [x13, #1]!
  4069cc:	cmp	w14, #0x5b
  4069d0:	b.le	4069ec <ferror@plt+0x52bc>
  4069d4:	cmp	w14, #0x5c
  4069d8:	b.ne	4069bc <ferror@plt+0x528c>  // b.any
  4069dc:	ldrb	w13, [x15, #2]!
  4069e0:	cmp	w13, #0x5c
  4069e4:	b.eq	4069b8 <ferror@plt+0x5288>  // b.none
  4069e8:	b	406a04 <ferror@plt+0x52d4>
  4069ec:	cmp	w14, #0x22
  4069f0:	b.eq	406a2c <ferror@plt+0x52fc>  // b.none
  4069f4:	cmp	w14, #0x27
  4069f8:	b.eq	406a04 <ferror@plt+0x52d4>  // b.none
  4069fc:	cmp	w14, #0x2c
  406a00:	b.ne	4069bc <ferror@plt+0x528c>  // b.any
  406a04:	mov	x11, xzr
  406a08:	ldrb	w13, [x12, x11]
  406a0c:	strb	w13, [x8, x11]
  406a10:	add	x11, x11, #0x1
  406a14:	cbnz	w13, 406a08 <ferror@plt+0x52d8>
  406a18:	add	x11, x8, x11
  406a1c:	mvn	x12, x8
  406a20:	add	x11, x12, x11
  406a24:	mov	w12, #0x2                   	// #2
  406a28:	b	406968 <ferror@plt+0x5238>
  406a2c:	strb	wzr, [x8, x11]
  406a30:	b	406a24 <ferror@plt+0x52f4>
  406a34:	mov	w0, wzr
  406a38:	ldp	x20, x19, [sp, #128]
  406a3c:	ldp	x22, x21, [sp, #112]
  406a40:	ldp	x24, x23, [sp, #96]
  406a44:	ldp	x26, x25, [sp, #80]
  406a48:	ldp	x28, x27, [sp, #64]
  406a4c:	ldp	x29, x30, [sp, #48]
  406a50:	add	sp, sp, #0x90
  406a54:	ret
  406a58:	ldr	x19, [sp]
  406a5c:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  406a60:	add	x22, x22, #0x9a5
  406a64:	b	406908 <ferror@plt+0x51d8>
  406a68:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  406a6c:	add	x22, x22, #0xd05
  406a70:	b	406908 <ferror@plt+0x51d8>
  406a74:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  406a78:	add	x22, x22, #0xd35
  406a7c:	b	406908 <ferror@plt+0x51d8>
  406a80:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  406a84:	add	x22, x22, #0xd6b
  406a88:	b	406908 <ferror@plt+0x51d8>
  406a8c:	stp	x29, x30, [sp, #-48]!
  406a90:	str	x21, [sp, #16]
  406a94:	stp	x20, x19, [sp, #32]
  406a98:	mov	x29, sp
  406a9c:	mov	x20, x1
  406aa0:	add	x1, x29, #0x18
  406aa4:	mov	x19, x0
  406aa8:	str	wzr, [x0, #80]
  406aac:	bl	408f9c <ferror@plt+0x786c>
  406ab0:	ldr	w8, [x19, #56]
  406ab4:	cmp	w8, #0x6
  406ab8:	b.lt	406b04 <ferror@plt+0x53d4>  // b.tstop
  406abc:	adrp	x1, 40d000 <ferror@plt+0xb8d0>
  406ac0:	add	x1, x1, #0xa11
  406ac4:	mov	w2, #0x5                   	// #5
  406ac8:	mov	x0, xzr
  406acc:	bl	4016b0 <dcgettext@plt>
  406ad0:	mov	x21, x0
  406ad4:	mov	x0, x20
  406ad8:	bl	40a5ec <ferror@plt+0x8ebc>
  406adc:	adrp	x2, 40d000 <ferror@plt+0xb8d0>
  406ae0:	adrp	x4, 40d000 <ferror@plt+0xb8d0>
  406ae4:	mov	x6, x0
  406ae8:	add	x2, x2, #0x90d
  406aec:	add	x4, x4, #0xa01
  406af0:	mov	w1, #0x6                   	// #6
  406af4:	mov	w3, #0x19f                 	// #415
  406af8:	mov	x0, x19
  406afc:	mov	x5, x21
  406b00:	bl	401df0 <ferror@plt+0x6c0>
  406b04:	ldr	x2, [x29, #24]
  406b08:	mov	x0, x19
  406b0c:	mov	x1, x20
  406b10:	bl	406b60 <ferror@plt+0x5430>
  406b14:	cmn	w0, #0x1
  406b18:	b.eq	406b34 <ferror@plt+0x5404>  // b.none
  406b1c:	ldr	x0, [x29, #24]
  406b20:	mov	x1, x19
  406b24:	bl	4051c4 <ferror@plt+0x3a94>
  406b28:	cmp	w0, #0x0
  406b2c:	csetm	w20, ne  // ne = any
  406b30:	b	406b38 <ferror@plt+0x5408>
  406b34:	mov	w20, #0xffffffff            	// #-1
  406b38:	ldr	x1, [x29, #24]
  406b3c:	mov	x0, x19
  406b40:	bl	406e8c <ferror@plt+0x575c>
  406b44:	ldr	x0, [x29, #24]
  406b48:	bl	409028 <ferror@plt+0x78f8>
  406b4c:	mov	w0, w20
  406b50:	ldp	x20, x19, [sp, #32]
  406b54:	ldr	x21, [sp, #16]
  406b58:	ldp	x29, x30, [sp], #48
  406b5c:	ret
  406b60:	stp	x29, x30, [sp, #-32]!
  406b64:	stp	x20, x19, [sp, #16]
  406b68:	mov	x29, sp
  406b6c:	mov	x19, x2
  406b70:	mov	x20, x0
  406b74:	mov	x8, xzr
  406b78:	add	x9, x20, x8, lsl #3
  406b7c:	ldr	x9, [x9, #88]
  406b80:	add	x8, x8, #0x1
  406b84:	cbnz	x9, 406b78 <ferror@plt+0x5448>
  406b88:	cmp	w8, #0x15
  406b8c:	b.ne	406bdc <ferror@plt+0x54ac>  // b.any
  406b90:	ldr	w8, [x20, #56]
  406b94:	cmp	w8, #0x3
  406b98:	b.lt	406bd4 <ferror@plt+0x54a4>  // b.tstop
  406b9c:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  406ba0:	add	x1, x1, #0x7d5
  406ba4:	mov	w2, #0x5                   	// #5
  406ba8:	mov	x0, xzr
  406bac:	bl	4016b0 <dcgettext@plt>
  406bb0:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  406bb4:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  406bb8:	mov	x5, x0
  406bbc:	add	x2, x2, #0x7c0
  406bc0:	add	x4, x4, #0x7ca
  406bc4:	mov	w1, #0x3                   	// #3
  406bc8:	mov	w3, #0x2b                  	// #43
  406bcc:	mov	x0, x20
  406bd0:	bl	401df0 <ferror@plt+0x6c0>
  406bd4:	mov	w0, #0xffffffff            	// #-1
  406bd8:	b	406c98 <ferror@plt+0x5568>
  406bdc:	add	x8, x20, x8, lsl #3
  406be0:	mov	x0, x1
  406be4:	str	x1, [x8, #80]
  406be8:	bl	40a61c <ferror@plt+0x8eec>
  406bec:	mov	w1, #0x4000                	// #16384
  406bf0:	mov	x2, x19
  406bf4:	bl	406d5c <ferror@plt+0x562c>
  406bf8:	cbz	x0, 406c98 <ferror@plt+0x5568>
  406bfc:	mov	x20, x0
  406c00:	mov	x0, x19
  406c04:	bl	40861c <ferror@plt+0x6eec>
  406c08:	ldr	x8, [x19, #40]
  406c0c:	ldr	x9, [x19, #24]
  406c10:	ldr	x10, [x8, x9, lsl #3]
  406c14:	cbz	x10, 406c54 <ferror@plt+0x5524>
  406c18:	ldrb	w8, [x19, #48]
  406c1c:	ldr	x9, [x19, #64]
  406c20:	strb	w8, [x9]
  406c24:	ldr	x9, [x19, #24]
  406c28:	ldr	x8, [x19, #40]
  406c2c:	ldr	x10, [x19, #64]
  406c30:	lsl	x11, x9, #3
  406c34:	ldr	x12, [x8, x11]
  406c38:	str	x10, [x12, #16]
  406c3c:	ldr	w10, [x19, #52]
  406c40:	ldr	x11, [x8, x11]
  406c44:	str	w10, [x11, #28]
  406c48:	cbz	x11, 406c54 <ferror@plt+0x5524>
  406c4c:	add	x9, x9, #0x1
  406c50:	str	x9, [x19, #24]
  406c54:	lsl	x9, x9, #3
  406c58:	str	x20, [x8, x9]
  406c5c:	ldr	x8, [x19, #40]
  406c60:	mov	w0, wzr
  406c64:	ldr	x10, [x8, x9]
  406c68:	ldr	w11, [x10, #28]
  406c6c:	str	w11, [x19, #52]
  406c70:	ldr	x10, [x10, #16]
  406c74:	str	x10, [x19, #64]
  406c78:	str	x10, [x19, #128]
  406c7c:	ldr	x8, [x8, x9]
  406c80:	mov	w9, #0x1                   	// #1
  406c84:	ldr	x8, [x8]
  406c88:	str	x8, [x19, #8]
  406c8c:	ldrb	w8, [x10]
  406c90:	str	w9, [x19, #80]
  406c94:	strb	w8, [x19, #48]
  406c98:	ldp	x20, x19, [sp, #16]
  406c9c:	ldp	x29, x30, [sp], #32
  406ca0:	ret
  406ca4:	cbz	x0, 406d58 <ferror@plt+0x5628>
  406ca8:	stp	x29, x30, [sp, #-32]!
  406cac:	stp	x20, x19, [sp, #16]
  406cb0:	mov	x29, sp
  406cb4:	mov	x20, x0
  406cb8:	mov	x0, x1
  406cbc:	mov	x19, x1
  406cc0:	bl	40861c <ferror@plt+0x6eec>
  406cc4:	ldr	x8, [x19, #40]
  406cc8:	ldr	x9, [x19, #24]
  406ccc:	ldr	x10, [x8, x9, lsl #3]
  406cd0:	cbz	x10, 406d10 <ferror@plt+0x55e0>
  406cd4:	ldrb	w8, [x19, #48]
  406cd8:	ldr	x9, [x19, #64]
  406cdc:	strb	w8, [x9]
  406ce0:	ldr	x9, [x19, #24]
  406ce4:	ldr	x8, [x19, #40]
  406ce8:	ldr	x10, [x19, #64]
  406cec:	lsl	x11, x9, #3
  406cf0:	ldr	x12, [x8, x11]
  406cf4:	str	x10, [x12, #16]
  406cf8:	ldr	w10, [x19, #52]
  406cfc:	ldr	x11, [x8, x11]
  406d00:	str	w10, [x11, #28]
  406d04:	cbz	x11, 406d10 <ferror@plt+0x55e0>
  406d08:	add	x9, x9, #0x1
  406d0c:	str	x9, [x19, #24]
  406d10:	lsl	x9, x9, #3
  406d14:	str	x20, [x8, x9]
  406d18:	ldr	x8, [x19, #40]
  406d1c:	ldr	x10, [x8, x9]
  406d20:	ldr	w11, [x10, #28]
  406d24:	str	w11, [x19, #52]
  406d28:	ldr	x10, [x10, #16]
  406d2c:	str	x10, [x19, #64]
  406d30:	str	x10, [x19, #128]
  406d34:	ldr	x8, [x8, x9]
  406d38:	mov	w9, #0x1                   	// #1
  406d3c:	ldr	x8, [x8]
  406d40:	str	x8, [x19, #8]
  406d44:	ldrb	w8, [x10]
  406d48:	str	w9, [x19, #80]
  406d4c:	strb	w8, [x19, #48]
  406d50:	ldp	x20, x19, [sp, #16]
  406d54:	ldp	x29, x30, [sp], #32
  406d58:	ret
  406d5c:	stp	x29, x30, [sp, #-64]!
  406d60:	str	x23, [sp, #16]
  406d64:	stp	x22, x21, [sp, #32]
  406d68:	stp	x20, x19, [sp, #48]
  406d6c:	mov	x29, sp
  406d70:	mov	x21, x0
  406d74:	mov	w0, #0x40                  	// #64
  406d78:	mov	x20, x2
  406d7c:	mov	w22, w1
  406d80:	bl	401450 <malloc@plt>
  406d84:	cbz	x0, 406e80 <ferror@plt+0x5750>
  406d88:	add	w8, w22, #0x2
  406d8c:	mov	x19, x0
  406d90:	str	w22, [x0, #24]
  406d94:	sxtw	x0, w8
  406d98:	bl	401450 <malloc@plt>
  406d9c:	str	x0, [x19, #8]
  406da0:	cbz	x0, 406e80 <ferror@plt+0x5750>
  406da4:	mov	w23, #0x1                   	// #1
  406da8:	mov	x22, x0
  406dac:	str	w23, [x19, #32]
  406db0:	bl	4016e0 <__errno_location@plt>
  406db4:	ldr	w8, [x0]
  406db8:	str	wzr, [x19, #28]
  406dbc:	strh	wzr, [x22]
  406dc0:	str	x22, [x19, #16]
  406dc4:	str	w23, [x19, #40]
  406dc8:	str	wzr, [x19, #56]
  406dcc:	ldr	x9, [x20, #40]
  406dd0:	cbz	x9, 406dfc <ferror@plt+0x56cc>
  406dd4:	ldr	x10, [x20, #24]
  406dd8:	ldr	x10, [x9, x10, lsl #3]
  406ddc:	cmp	x10, x19
  406de0:	b.eq	406e08 <ferror@plt+0x56d8>  // b.none
  406de4:	mov	w10, #0x1                   	// #1
  406de8:	str	x21, [x19]
  406dec:	str	w10, [x19, #52]
  406df0:	cbz	x9, 406e4c <ferror@plt+0x571c>
  406df4:	ldr	x10, [x20, #24]
  406df8:	b	406e48 <ferror@plt+0x5718>
  406dfc:	mov	x10, xzr
  406e00:	cmp	x10, x19
  406e04:	b.ne	406de4 <ferror@plt+0x56b4>  // b.any
  406e08:	ldr	x10, [x20, #24]
  406e0c:	lsl	x11, x10, #3
  406e10:	ldr	x12, [x9, x11]
  406e14:	ldr	w13, [x12, #28]
  406e18:	str	w13, [x20, #52]
  406e1c:	ldr	x12, [x12, #16]
  406e20:	str	x12, [x20, #64]
  406e24:	str	x12, [x20, #128]
  406e28:	ldr	x11, [x9, x11]
  406e2c:	ldr	x11, [x11]
  406e30:	str	x11, [x20, #8]
  406e34:	ldrb	w11, [x12]
  406e38:	mov	w12, #0x1                   	// #1
  406e3c:	strb	w11, [x20, #48]
  406e40:	str	x21, [x19]
  406e44:	str	w12, [x19, #52]
  406e48:	ldr	x9, [x9, x10, lsl #3]
  406e4c:	cmp	x9, x19
  406e50:	b.eq	406e60 <ferror@plt+0x5730>  // b.none
  406e54:	adrp	x9, 40d000 <ferror@plt+0xb8d0>
  406e58:	ldr	d0, [x9, #3504]
  406e5c:	stur	d0, [x19, #44]
  406e60:	str	wzr, [x19, #36]
  406e64:	str	w8, [x0]
  406e68:	mov	x0, x19
  406e6c:	ldp	x20, x19, [sp, #48]
  406e70:	ldp	x22, x21, [sp, #32]
  406e74:	ldr	x23, [sp, #16]
  406e78:	ldp	x29, x30, [sp], #64
  406e7c:	ret
  406e80:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  406e84:	add	x0, x0, #0x893
  406e88:	bl	408860 <ferror@plt+0x7130>
  406e8c:	stp	x29, x30, [sp, #-48]!
  406e90:	str	x21, [sp, #16]
  406e94:	stp	x20, x19, [sp, #32]
  406e98:	mov	x29, sp
  406e9c:	mov	x19, x1
  406ea0:	mov	x20, x0
  406ea4:	add	x9, x0, #0x58
  406ea8:	mov	w8, #0x2                   	// #2
  406eac:	ldr	x10, [x9], #8
  406eb0:	sub	w8, w8, #0x1
  406eb4:	cbnz	x10, 406eac <ferror@plt+0x577c>
  406eb8:	cmp	w8, #0x1
  406ebc:	b.eq	406f70 <ferror@plt+0x5840>  // b.none
  406ec0:	cbz	w8, 406edc <ferror@plt+0x57ac>
  406ec4:	neg	w8, w8
  406ec8:	add	x9, x20, w8, sxtw #3
  406ecc:	ldr	x0, [x9, #88]
  406ed0:	sxtw	x21, w8
  406ed4:	bl	40a554 <ferror@plt+0x8e24>
  406ed8:	b	406ee0 <ferror@plt+0x57b0>
  406edc:	mov	x21, xzr
  406ee0:	add	x8, x20, x21, lsl #3
  406ee4:	str	xzr, [x8, #88]
  406ee8:	ldr	x8, [x19, #40]
  406eec:	cbz	x8, 406f70 <ferror@plt+0x5840>
  406ef0:	ldr	x9, [x19, #24]
  406ef4:	ldr	x20, [x8, x9, lsl #3]
  406ef8:	cbz	x20, 406f70 <ferror@plt+0x5840>
  406efc:	str	xzr, [x8, x9, lsl #3]
  406f00:	ldr	w8, [x20, #32]
  406f04:	cbz	w8, 406f10 <ferror@plt+0x57e0>
  406f08:	ldr	x0, [x20, #8]
  406f0c:	bl	401610 <free@plt>
  406f10:	mov	x0, x20
  406f14:	bl	401610 <free@plt>
  406f18:	ldr	x9, [x19, #40]
  406f1c:	ldr	x8, [x19, #24]
  406f20:	str	xzr, [x9, x8, lsl #3]
  406f24:	cbz	x8, 406f30 <ferror@plt+0x5800>
  406f28:	sub	x8, x8, #0x1
  406f2c:	str	x8, [x19, #24]
  406f30:	ldr	x9, [x19, #40]
  406f34:	cbz	x9, 406f70 <ferror@plt+0x5840>
  406f38:	ldr	x10, [x9, x8, lsl #3]
  406f3c:	cbz	x10, 406f70 <ferror@plt+0x5840>
  406f40:	ldr	w11, [x10, #28]
  406f44:	str	w11, [x19, #52]
  406f48:	ldr	x10, [x10, #16]
  406f4c:	str	x10, [x19, #64]
  406f50:	str	x10, [x19, #128]
  406f54:	ldr	x8, [x9, x8, lsl #3]
  406f58:	mov	w9, #0x1                   	// #1
  406f5c:	ldr	x8, [x8]
  406f60:	str	x8, [x19, #8]
  406f64:	ldrb	w8, [x10]
  406f68:	str	w9, [x19, #80]
  406f6c:	strb	w8, [x19, #48]
  406f70:	ldp	x20, x19, [sp, #32]
  406f74:	ldr	x21, [sp, #16]
  406f78:	mov	w0, wzr
  406f7c:	ldp	x29, x30, [sp], #48
  406f80:	ret
  406f84:	stp	x29, x30, [sp, #-32]!
  406f88:	stp	x20, x19, [sp, #16]
  406f8c:	mov	x29, sp
  406f90:	ldr	x8, [x0, #40]
  406f94:	cbz	x8, 40701c <ferror@plt+0x58ec>
  406f98:	ldr	x9, [x0, #24]
  406f9c:	mov	x19, x0
  406fa0:	ldr	x20, [x8, x9, lsl #3]
  406fa4:	cbz	x20, 40701c <ferror@plt+0x58ec>
  406fa8:	str	xzr, [x8, x9, lsl #3]
  406fac:	ldr	w8, [x20, #32]
  406fb0:	cbz	w8, 406fbc <ferror@plt+0x588c>
  406fb4:	ldr	x0, [x20, #8]
  406fb8:	bl	401610 <free@plt>
  406fbc:	mov	x0, x20
  406fc0:	bl	401610 <free@plt>
  406fc4:	ldr	x9, [x19, #40]
  406fc8:	ldr	x8, [x19, #24]
  406fcc:	str	xzr, [x9, x8, lsl #3]
  406fd0:	cbz	x8, 406fdc <ferror@plt+0x58ac>
  406fd4:	sub	x8, x8, #0x1
  406fd8:	str	x8, [x19, #24]
  406fdc:	ldr	x9, [x19, #40]
  406fe0:	cbz	x9, 40701c <ferror@plt+0x58ec>
  406fe4:	ldr	x10, [x9, x8, lsl #3]
  406fe8:	cbz	x10, 40701c <ferror@plt+0x58ec>
  406fec:	ldr	w11, [x10, #28]
  406ff0:	str	w11, [x19, #52]
  406ff4:	ldr	x10, [x10, #16]
  406ff8:	str	x10, [x19, #64]
  406ffc:	str	x10, [x19, #128]
  407000:	ldr	x8, [x9, x8, lsl #3]
  407004:	mov	w9, #0x1                   	// #1
  407008:	ldr	x8, [x8]
  40700c:	str	x8, [x19, #8]
  407010:	ldrb	w8, [x10]
  407014:	str	w9, [x19, #80]
  407018:	strb	w8, [x19, #48]
  40701c:	ldp	x20, x19, [sp, #16]
  407020:	ldp	x29, x30, [sp], #32
  407024:	ret
  407028:	sub	sp, sp, #0x150
  40702c:	stp	x29, x30, [sp, #240]
  407030:	stp	x28, x27, [sp, #256]
  407034:	stp	x26, x25, [sp, #272]
  407038:	stp	x24, x23, [sp, #288]
  40703c:	stp	x22, x21, [sp, #304]
  407040:	stp	x20, x19, [sp, #320]
  407044:	add	x29, sp, #0xf0
  407048:	ldr	w8, [x1, #72]
  40704c:	mov	x19, x1
  407050:	str	x0, [x1, #144]
  407054:	cbnz	w8, 407124 <ferror@plt+0x59f4>
  407058:	ldr	w9, [x19, #76]
  40705c:	mov	w8, #0x1                   	// #1
  407060:	str	w8, [x19, #72]
  407064:	cbz	w9, 407084 <ferror@plt+0x5954>
  407068:	ldr	x8, [x19, #8]
  40706c:	cbz	x8, 407090 <ferror@plt+0x5960>
  407070:	ldr	x8, [x19, #16]
  407074:	cbz	x8, 4070a8 <ferror@plt+0x5978>
  407078:	ldr	x8, [x19, #40]
  40707c:	cbnz	x8, 4070c0 <ferror@plt+0x5990>
  407080:	b	4070cc <ferror@plt+0x599c>
  407084:	str	w8, [x19, #76]
  407088:	ldr	x8, [x19, #8]
  40708c:	cbnz	x8, 407070 <ferror@plt+0x5940>
  407090:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  407094:	ldr	x8, [x8, #4024]
  407098:	ldr	x8, [x8]
  40709c:	str	x8, [x19, #8]
  4070a0:	ldr	x8, [x19, #16]
  4070a4:	cbnz	x8, 407078 <ferror@plt+0x5948>
  4070a8:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  4070ac:	ldr	x8, [x8, #4008]
  4070b0:	ldr	x8, [x8]
  4070b4:	str	x8, [x19, #16]
  4070b8:	ldr	x8, [x19, #40]
  4070bc:	cbz	x8, 4070cc <ferror@plt+0x599c>
  4070c0:	ldr	x9, [x19, #24]
  4070c4:	ldr	x10, [x8, x9, lsl #3]
  4070c8:	cbnz	x10, 4070fc <ferror@plt+0x59cc>
  4070cc:	mov	x0, x19
  4070d0:	bl	40861c <ferror@plt+0x6eec>
  4070d4:	ldr	x0, [x19, #8]
  4070d8:	mov	w1, #0x4000                	// #16384
  4070dc:	mov	x2, x19
  4070e0:	bl	406d5c <ferror@plt+0x562c>
  4070e4:	ldr	x9, [x19, #24]
  4070e8:	ldr	x8, [x19, #40]
  4070ec:	lsl	x10, x9, #3
  4070f0:	str	x0, [x8, x10]
  4070f4:	ldr	x8, [x19, #40]
  4070f8:	ldr	x10, [x8, x10]
  4070fc:	ldr	w11, [x10, #28]
  407100:	str	w11, [x19, #52]
  407104:	ldr	x10, [x10, #16]
  407108:	str	x10, [x19, #64]
  40710c:	str	x10, [x19, #128]
  407110:	ldr	x8, [x8, x9, lsl #3]
  407114:	ldr	x8, [x8]
  407118:	str	x8, [x19, #8]
  40711c:	ldrb	w8, [x10]
  407120:	strb	w8, [x19, #48]
  407124:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407128:	adrp	x23, 40d000 <ferror@plt+0xb8d0>
  40712c:	adrp	x28, 40e000 <ferror@plt+0xc8d0>
  407130:	adrp	x20, 40e000 <ferror@plt+0xc8d0>
  407134:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  407138:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  40713c:	adrp	x26, 40e000 <ferror@plt+0xc8d0>
  407140:	adrp	x27, 40f000 <ferror@plt+0xd8d0>
  407144:	add	x22, x22, #0xe24
  407148:	add	x23, x23, #0xf24
  40714c:	add	x28, x28, #0x936
  407150:	add	x20, x20, #0x314
  407154:	add	x21, x21, #0x184
  407158:	add	x17, x17, #0xdb8
  40715c:	add	x26, x26, #0xd40
  407160:	add	x27, x27, #0x14a
  407164:	ldr	x25, [x19, #64]
  407168:	ldrb	w8, [x19, #48]
  40716c:	mov	x9, x25
  407170:	strb	w8, [x25]
  407174:	ldr	w10, [x19, #76]
  407178:	b	40718c <ferror@plt+0x5a5c>
  40717c:	ldrsh	w10, [x21, x12, lsl #1]
  407180:	add	x9, x9, #0x1
  407184:	cmp	w10, #0x1f7
  407188:	b.eq	4071f8 <ferror@plt+0x5ac8>  // b.none
  40718c:	ldrb	w8, [x9]
  407190:	ldrh	w12, [x23, w10, sxtw #1]
  407194:	ldrb	w11, [x22, x8]
  407198:	sxtw	x8, w10
  40719c:	cbz	w12, 4071a8 <ferror@plt+0x5a78>
  4071a0:	str	w10, [x19, #104]
  4071a4:	str	x9, [x19, #112]
  4071a8:	ldrsh	x12, [x28, x8, lsl #1]
  4071ac:	add	x12, x12, x11
  4071b0:	ldrsh	w13, [x20, x12, lsl #1]
  4071b4:	cmp	w10, w13
  4071b8:	b.eq	40717c <ferror@plt+0x5a4c>  // b.none
  4071bc:	mov	w10, w11
  4071c0:	b	4071dc <ferror@plt+0x5aac>
  4071c4:	ldrsh	x12, [x28, x8, lsl #1]
  4071c8:	and	x11, x10, #0xff
  4071cc:	add	x12, x12, x11
  4071d0:	ldrh	w13, [x20, x12, lsl #1]
  4071d4:	cmp	w13, w8, uxth
  4071d8:	b.eq	40717c <ferror@plt+0x5a4c>  // b.none
  4071dc:	ldrsh	x8, [x26, x8, lsl #1]
  4071e0:	cmp	x8, #0x1f8
  4071e4:	b.lt	4071c4 <ferror@plt+0x5a94>  // b.tstop
  4071e8:	ldrb	w10, [x27, x11]
  4071ec:	b	4071c4 <ferror@plt+0x5a94>
  4071f0:	ldrb	w8, [x19, #48]
  4071f4:	strb	w8, [x24]
  4071f8:	ldr	x24, [x19, #112]
  4071fc:	ldr	w9, [x19, #104]
  407200:	sub	w8, w24, w25
  407204:	str	x25, [x19, #128]
  407208:	str	w8, [x19, #56]
  40720c:	ldrb	w10, [x24]
  407210:	ldrsh	w8, [x23, w9, sxtw #1]
  407214:	strb	w10, [x19, #48]
  407218:	strb	wzr, [x24]
  40721c:	str	x24, [x19, #64]
  407220:	cmp	w8, #0x35
  407224:	b.hi	4085c4 <ferror@plt+0x6e94>  // b.pmore
  407228:	mov	w8, w8
  40722c:	adr	x9, 407164 <ferror@plt+0x5a34>
  407230:	ldrh	w10, [x17, x8, lsl #1]
  407234:	add	x9, x9, x10, lsl #2
  407238:	br	x9
  40723c:	ldrb	w8, [x19, #48]
  407240:	ldr	x9, [x19, #128]
  407244:	strb	w8, [x24]
  407248:	str	x9, [sp, #8]
  40724c:	ldr	x9, [x19, #40]
  407250:	ldr	x10, [x19, #24]
  407254:	ldr	x22, [x9, x10, lsl #3]
  407258:	ldr	w8, [x22, #56]
  40725c:	cbz	w8, 407268 <ferror@plt+0x5b38>
  407260:	ldr	w8, [x19, #52]
  407264:	b	407284 <ferror@plt+0x5b54>
  407268:	ldr	w8, [x22, #28]
  40726c:	ldr	x11, [x19, #8]
  407270:	str	w8, [x19, #52]
  407274:	str	x11, [x22]
  407278:	ldr	x22, [x9, x10, lsl #3]
  40727c:	mov	w9, #0x1                   	// #1
  407280:	str	w9, [x22, #56]
  407284:	ldr	x10, [x22, #8]
  407288:	ldr	x9, [x19, #64]
  40728c:	sxtw	x11, w8
  407290:	ldr	x8, [x19, #128]
  407294:	add	x12, x10, x11
  407298:	cmp	x9, x12
  40729c:	b.ls	4076fc <ferror@plt+0x5fcc>  // b.plast
  4072a0:	add	w12, w11, #0x1
  4072a4:	add	x12, x10, w12, sxtw
  4072a8:	cmp	x9, x12
  4072ac:	b.hi	4085e8 <ferror@plt+0x6eb8>  // b.pmore
  4072b0:	ldr	w12, [x22, #52]
  4072b4:	sub	x18, x9, x8
  4072b8:	cbz	w12, 407350 <ferror@plt+0x5c20>
  4072bc:	sub	w21, w18, #0x1
  4072c0:	cmp	w21, #0x1
  4072c4:	b.lt	407334 <ferror@plt+0x5c04>  // b.tstop
  4072c8:	sub	w11, w9, w8
  4072cc:	sub	w11, w11, #0x2
  4072d0:	cmp	w11, #0x1f
  4072d4:	b.cc	407300 <ferror@plt+0x5bd0>  // b.lo, b.ul, b.last
  4072d8:	sub	w12, w9, w8
  4072dc:	sub	w12, w12, #0x2
  4072e0:	add	x13, x8, x12
  4072e4:	add	x13, x13, #0x1
  4072e8:	cmp	x10, x13
  4072ec:	b.cs	407538 <ferror@plt+0x5e08>  // b.hs, b.nlast
  4072f0:	add	x12, x10, x12
  4072f4:	add	x12, x12, #0x1
  4072f8:	cmp	x8, x12
  4072fc:	b.cs	407538 <ferror@plt+0x5e08>  // b.hs, b.nlast
  407300:	mov	w13, wzr
  407304:	mov	x11, x10
  407308:	mov	x12, x8
  40730c:	add	w8, w13, w8
  407310:	sub	w8, w8, w9
  407314:	add	w8, w8, #0x1
  407318:	ldrb	w9, [x12], #1
  40731c:	adds	w8, w8, #0x1
  407320:	strb	w9, [x11], #1
  407324:	b.cc	407318 <ferror@plt+0x5be8>  // b.lo, b.ul, b.last
  407328:	ldr	x8, [x19, #40]
  40732c:	ldr	x9, [x19, #24]
  407330:	ldr	x22, [x8, x9, lsl #3]
  407334:	ldr	w8, [x22, #56]
  407338:	str	x21, [sp, #16]
  40733c:	cmp	w8, #0x2
  407340:	b.ne	407364 <ferror@plt+0x5c34>  // b.any
  407344:	str	wzr, [x19, #52]
  407348:	str	wzr, [x22, #28]
  40734c:	b	4075b4 <ferror@plt+0x5e84>
  407350:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407354:	cmp	x18, #0x1
  407358:	add	x22, x22, #0xe24
  40735c:	b.eq	4076c0 <ferror@plt+0x5f90>  // b.none
  407360:	b	4077cc <ferror@plt+0x609c>
  407364:	ldr	w8, [x22, #24]
  407368:	sub	w9, w8, w18
  40736c:	cmp	w9, #0x0
  407370:	b.gt	4073f0 <ferror@plt+0x5cc0>
  407374:	ldr	x23, [x19, #64]
  407378:	str	x18, [sp, #24]
  40737c:	ldr	w9, [x22, #32]
  407380:	cbz	w9, 4085f4 <ferror@plt+0x6ec4>
  407384:	ldr	x21, [x22, #8]
  407388:	cmp	w8, #0x0
  40738c:	b.le	407398 <ferror@plt+0x5c68>
  407390:	lsl	w8, w8, #1
  407394:	b	4073a4 <ferror@plt+0x5c74>
  407398:	add	w9, w8, #0x7
  40739c:	csel	w9, w9, w8, lt  // lt = tstop
  4073a0:	add	w8, w8, w9, asr #3
  4073a4:	str	w8, [x22, #24]
  4073a8:	add	w8, w8, #0x2
  4073ac:	sxtw	x1, w8
  4073b0:	mov	x0, x21
  4073b4:	bl	401510 <realloc@plt>
  4073b8:	str	x0, [x22, #8]
  4073bc:	cbz	x0, 4085f8 <ferror@plt+0x6ec8>
  4073c0:	ldr	x8, [x19, #40]
  4073c4:	ldr	x9, [x19, #24]
  4073c8:	sub	x10, x23, x21
  4073cc:	add	x23, x0, w10, sxtw
  4073d0:	str	x23, [x19, #64]
  4073d4:	ldr	x22, [x8, x9, lsl #3]
  4073d8:	ldr	x9, [sp, #24]
  4073dc:	ldr	w8, [x22, #24]
  4073e0:	sub	w9, w8, w9
  4073e4:	cmp	w9, #0x1
  4073e8:	b.lt	40737c <ferror@plt+0x5c4c>  // b.tstop
  4073ec:	ldr	x21, [sp, #16]
  4073f0:	ldr	w8, [x22, #36]
  4073f4:	cmp	w9, #0x2, lsl #12
  4073f8:	mov	w10, #0x2000                	// #8192
  4073fc:	csel	w9, w9, w10, lt  // lt = tstop
  407400:	cbz	w8, 40748c <ferror@plt+0x5d5c>
  407404:	mov	x23, xzr
  407408:	sxtw	x21, w21
  40740c:	mov	w22, w9
  407410:	ldr	x0, [x19, #8]
  407414:	bl	401520 <getc@plt>
  407418:	cmn	w0, #0x1
  40741c:	b.eq	40744c <ferror@plt+0x5d1c>  // b.none
  407420:	cmp	w0, #0xa
  407424:	b.eq	40744c <ferror@plt+0x5d1c>  // b.none
  407428:	ldr	x8, [x19, #40]
  40742c:	ldr	x9, [x19, #24]
  407430:	ldr	x8, [x8, x9, lsl #3]
  407434:	ldr	x8, [x8, #8]
  407438:	add	x8, x8, x21
  40743c:	strb	w0, [x8, x23]
  407440:	add	x23, x23, #0x1
  407444:	cmp	x23, x22
  407448:	b.cc	407410 <ferror@plt+0x5ce0>  // b.lo, b.ul, b.last
  40744c:	cmn	w0, #0x1
  407450:	b.eq	407578 <ferror@plt+0x5e48>  // b.none
  407454:	cmp	w0, #0xa
  407458:	b.ne	407480 <ferror@plt+0x5d50>  // b.any
  40745c:	ldr	x8, [x19, #40]
  407460:	ldr	x9, [x19, #24]
  407464:	mov	w10, #0xa                   	// #10
  407468:	ldr	x8, [x8, x9, lsl #3]
  40746c:	add	w9, w23, #0x1
  407470:	ldr	x8, [x8, #8]
  407474:	add	x8, x8, x21
  407478:	strb	w10, [x8, w23, uxtw]
  40747c:	mov	w23, w9
  407480:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  407484:	add	x17, x17, #0xdb8
  407488:	b	40758c <ferror@plt+0x5e5c>
  40748c:	mov	w23, w9
  407490:	bl	4016e0 <__errno_location@plt>
  407494:	str	wzr, [x0]
  407498:	ldr	x8, [x22, #8]
  40749c:	ldr	x3, [x19, #8]
  4074a0:	mov	x9, x21
  4074a4:	sxtw	x9, w9
  4074a8:	mov	w22, w23
  4074ac:	mov	x21, x0
  4074b0:	add	x0, x8, x9
  4074b4:	mov	w1, #0x1                   	// #1
  4074b8:	mov	x2, x22
  4074bc:	str	x9, [sp, #24]
  4074c0:	bl	401600 <fread@plt>
  4074c4:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  4074c8:	mov	x23, x0
  4074cc:	add	x17, x17, #0xdb8
  4074d0:	str	w23, [x19, #52]
  4074d4:	cbnz	w23, 407590 <ferror@plt+0x5e60>
  4074d8:	ldr	x23, [x19, #8]
  4074dc:	mov	x0, x23
  4074e0:	bl	401730 <ferror@plt>
  4074e4:	cbz	w0, 4076ec <ferror@plt+0x5fbc>
  4074e8:	ldr	w8, [x21]
  4074ec:	cmp	w8, #0x4
  4074f0:	b.ne	408604 <ferror@plt+0x6ed4>  // b.any
  4074f4:	mov	x0, x23
  4074f8:	str	wzr, [x21]
  4074fc:	bl	401670 <clearerr@plt>
  407500:	ldr	x8, [x19, #40]
  407504:	ldr	x9, [x19, #24]
  407508:	ldr	x3, [x19, #8]
  40750c:	mov	w1, #0x1                   	// #1
  407510:	mov	x2, x22
  407514:	ldr	x8, [x8, x9, lsl #3]
  407518:	ldr	x9, [sp, #24]
  40751c:	ldr	x8, [x8, #8]
  407520:	add	x0, x8, x9
  407524:	bl	401600 <fread@plt>
  407528:	mov	x23, x0
  40752c:	str	w23, [x19, #52]
  407530:	cbz	w23, 4074d8 <ferror@plt+0x5da8>
  407534:	b	4076f0 <ferror@plt+0x5fc0>
  407538:	add	x14, x11, #0x1
  40753c:	and	x13, x14, #0x1ffffffe0
  407540:	add	x15, x8, #0x10
  407544:	add	x11, x10, x13
  407548:	add	x12, x8, x13
  40754c:	add	x10, x10, #0x10
  407550:	mov	x16, x13
  407554:	ldp	q0, q1, [x15, #-16]
  407558:	add	x15, x15, #0x20
  40755c:	subs	x16, x16, #0x20
  407560:	stp	q0, q1, [x10, #-16]
  407564:	add	x10, x10, #0x20
  407568:	b.ne	407554 <ferror@plt+0x5e24>  // b.any
  40756c:	cmp	x14, x13
  407570:	b.ne	40730c <ferror@plt+0x5bdc>  // b.any
  407574:	b	407328 <ferror@plt+0x5bf8>
  407578:	ldr	x0, [x19, #8]
  40757c:	bl	401730 <ferror@plt>
  407580:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  407584:	add	x17, x17, #0xdb8
  407588:	cbnz	w0, 408604 <ferror@plt+0x6ed4>
  40758c:	str	w23, [x19, #52]
  407590:	ldr	x8, [x19, #40]
  407594:	ldr	x9, [x19, #24]
  407598:	ldr	x22, [x8, x9, lsl #3]
  40759c:	str	w23, [x22, #28]
  4075a0:	cbz	w23, 4075b0 <ferror@plt+0x5e80>
  4075a4:	ldr	x21, [sp, #16]
  4075a8:	mov	w11, wzr
  4075ac:	b	4075f4 <ferror@plt+0x5ec4>
  4075b0:	ldr	x21, [sp, #16]
  4075b4:	cbz	w21, 4075c8 <ferror@plt+0x5e98>
  4075b8:	mov	w23, wzr
  4075bc:	mov	w11, #0x2                   	// #2
  4075c0:	str	w11, [x22, #56]
  4075c4:	b	4075f4 <ferror@plt+0x5ec4>
  4075c8:	ldr	x0, [x19, #8]
  4075cc:	mov	x1, x19
  4075d0:	mov	x21, x17
  4075d4:	bl	408894 <ferror@plt+0x7164>
  4075d8:	ldr	x8, [x19, #40]
  4075dc:	ldr	x9, [x19, #24]
  4075e0:	mov	x17, x21
  4075e4:	ldr	x21, [sp, #16]
  4075e8:	ldr	w23, [x19, #52]
  4075ec:	ldr	x22, [x8, x9, lsl #3]
  4075f0:	mov	w11, #0x1                   	// #1
  4075f4:	ldr	w8, [x22, #24]
  4075f8:	add	w9, w23, w21
  4075fc:	cmp	w9, w8
  407600:	b.le	407664 <ferror@plt+0x5f34>
  407604:	ldr	x0, [x22, #8]
  407608:	add	w22, w9, w23, asr #1
  40760c:	sxtw	x1, w22
  407610:	str	w11, [sp, #24]
  407614:	mov	x21, x17
  407618:	bl	401510 <realloc@plt>
  40761c:	ldr	x8, [x19, #24]
  407620:	ldr	x9, [x19, #40]
  407624:	lsl	x8, x8, #3
  407628:	ldr	x10, [x9, x8]
  40762c:	str	x0, [x10, #8]
  407630:	ldr	x9, [x9, x8]
  407634:	ldr	x8, [x9, #8]
  407638:	cbz	x8, 408610 <ferror@plt+0x6ee0>
  40763c:	sub	w10, w22, #0x2
  407640:	str	w10, [x9, #24]
  407644:	ldr	w9, [x19, #52]
  407648:	ldr	x10, [sp, #16]
  40764c:	ldr	w11, [sp, #24]
  407650:	adrp	x23, 40d000 <ferror@plt+0xb8d0>
  407654:	add	x23, x23, #0xf24
  407658:	add	w9, w9, w10
  40765c:	mov	x17, x21
  407660:	b	407670 <ferror@plt+0x5f40>
  407664:	ldr	x8, [x22, #8]
  407668:	adrp	x23, 40d000 <ferror@plt+0xb8d0>
  40766c:	add	x23, x23, #0xf24
  407670:	str	w9, [x19, #52]
  407674:	strb	wzr, [x8, w9, sxtw]
  407678:	ldr	x8, [x19, #40]
  40767c:	ldr	x9, [x19, #24]
  407680:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407684:	cmp	w11, #0x1
  407688:	add	x22, x22, #0xe24
  40768c:	ldr	x8, [x8, x9, lsl #3]
  407690:	ldrsw	x9, [x19, #52]
  407694:	ldr	x8, [x8, #8]
  407698:	add	x8, x9, x8
  40769c:	strb	wzr, [x8, #1]
  4076a0:	ldr	x9, [x19, #40]
  4076a4:	ldr	x10, [x19, #24]
  4076a8:	ldr	x8, [x9, x10, lsl #3]
  4076ac:	ldr	x8, [x8, #8]
  4076b0:	str	x8, [x19, #128]
  4076b4:	b.ne	4077ac <ferror@plt+0x607c>  // b.any
  4076b8:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  4076bc:	add	x21, x21, #0x184
  4076c0:	ldr	w9, [x19, #76]
  4076c4:	str	x8, [x19, #64]
  4076c8:	str	wzr, [x19, #80]
  4076cc:	sub	w8, w9, #0x1
  4076d0:	cmp	w8, #0x0
  4076d4:	csel	w8, w9, w8, lt  // lt = tstop
  4076d8:	asr	w8, w8, #1
  4076dc:	add	w8, w8, #0x32
  4076e0:	cmp	w8, #0x35
  4076e4:	b.ls	407228 <ferror@plt+0x5af8>  // b.plast
  4076e8:	b	4085c4 <ferror@plt+0x6e94>
  4076ec:	mov	w23, wzr
  4076f0:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  4076f4:	add	x17, x17, #0xdb8
  4076f8:	b	407590 <ferror@plt+0x5e60>
  4076fc:	ldr	x9, [sp, #8]
  407700:	ldr	w11, [x19, #76]
  407704:	sub	w10, w24, w9
  407708:	sub	w9, w10, #0x1
  40770c:	add	x9, x8, w9, sxtw
  407710:	cmp	w10, #0x2
  407714:	str	x9, [x19, #64]
  407718:	b.lt	40786c <ferror@plt+0x613c>  // b.tstop
  40771c:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407720:	mov	x10, x8
  407724:	add	x22, x22, #0xe24
  407728:	b	40773c <ferror@plt+0x600c>
  40772c:	ldrsh	w11, [x21, x14, lsl #1]
  407730:	add	x10, x10, #0x1
  407734:	cmp	x10, x9
  407738:	b.cs	407874 <ferror@plt+0x6144>  // b.hs, b.nlast
  40773c:	ldrb	w12, [x10]
  407740:	cbz	x12, 40774c <ferror@plt+0x601c>
  407744:	ldrb	w12, [x22, x12]
  407748:	b	407750 <ferror@plt+0x6020>
  40774c:	mov	w12, #0x1                   	// #1
  407750:	ldrh	w14, [x23, w11, sxtw #1]
  407754:	sxtw	x13, w11
  407758:	cbz	w14, 407764 <ferror@plt+0x6034>
  40775c:	str	w11, [x19, #104]
  407760:	str	x10, [x19, #112]
  407764:	ldrsh	x14, [x28, x13, lsl #1]
  407768:	add	x14, x14, x12
  40776c:	ldrsh	w15, [x20, x14, lsl #1]
  407770:	cmp	w11, w15
  407774:	b.eq	40772c <ferror@plt+0x5ffc>  // b.none
  407778:	mov	w11, w12
  40777c:	b	407798 <ferror@plt+0x6068>
  407780:	ldrsh	x14, [x28, x13, lsl #1]
  407784:	and	x12, x11, #0xff
  407788:	add	x14, x14, x12
  40778c:	ldrh	w15, [x20, x14, lsl #1]
  407790:	cmp	w15, w13, uxth
  407794:	b.eq	40772c <ferror@plt+0x5ffc>  // b.none
  407798:	ldrsh	x13, [x26, x13, lsl #1]
  40779c:	cmp	x13, #0x1f8
  4077a0:	b.lt	407780 <ferror@plt+0x6050>  // b.tstop
  4077a4:	ldrb	w11, [x27, x12]
  4077a8:	b	407780 <ferror@plt+0x6050>
  4077ac:	cbz	w11, 4078e0 <ferror@plt+0x61b0>
  4077b0:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  4077b4:	cmp	w11, #0x2
  4077b8:	add	x21, x21, #0x184
  4077bc:	b.ne	407164 <ferror@plt+0x5a34>  // b.any
  4077c0:	ldr	x9, [x9, x10, lsl #3]
  4077c4:	ldrsw	x11, [x19, #52]
  4077c8:	ldr	x10, [x9, #8]
  4077cc:	ldr	w9, [x19, #76]
  4077d0:	add	x24, x10, x11
  4077d4:	cmp	x8, x24
  4077d8:	mov	x25, x8
  4077dc:	str	x24, [x19, #64]
  4077e0:	b.cs	407200 <ferror@plt+0x5ad0>  // b.hs, b.nlast
  4077e4:	mov	x10, x8
  4077e8:	b	4077fc <ferror@plt+0x60cc>
  4077ec:	ldrsh	w9, [x21, x13, lsl #1]
  4077f0:	add	x10, x10, #0x1
  4077f4:	cmp	x10, x24
  4077f8:	b.eq	4078d8 <ferror@plt+0x61a8>  // b.none
  4077fc:	ldrb	w11, [x10]
  407800:	cbz	x11, 40780c <ferror@plt+0x60dc>
  407804:	ldrb	w11, [x22, x11]
  407808:	b	407810 <ferror@plt+0x60e0>
  40780c:	mov	w11, #0x1                   	// #1
  407810:	ldrh	w13, [x23, w9, sxtw #1]
  407814:	sxtw	x12, w9
  407818:	cbz	w13, 407824 <ferror@plt+0x60f4>
  40781c:	str	w9, [x19, #104]
  407820:	str	x10, [x19, #112]
  407824:	ldrsh	x13, [x28, x12, lsl #1]
  407828:	add	x13, x13, x11
  40782c:	ldrsh	w14, [x20, x13, lsl #1]
  407830:	cmp	w9, w14
  407834:	b.eq	4077ec <ferror@plt+0x60bc>  // b.none
  407838:	mov	w9, w11
  40783c:	b	407858 <ferror@plt+0x6128>
  407840:	ldrsh	x13, [x28, x12, lsl #1]
  407844:	and	x11, x9, #0xff
  407848:	add	x13, x13, x11
  40784c:	ldrh	w14, [x20, x13, lsl #1]
  407850:	cmp	w14, w12, uxth
  407854:	b.eq	4077ec <ferror@plt+0x60bc>  // b.none
  407858:	ldrsh	x12, [x26, x12, lsl #1]
  40785c:	cmp	x12, #0x1f8
  407860:	b.lt	407840 <ferror@plt+0x6110>  // b.tstop
  407864:	ldrb	w9, [x27, x11]
  407868:	b	407840 <ferror@plt+0x6110>
  40786c:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407870:	add	x22, x22, #0xe24
  407874:	ldrh	w12, [x23, w11, sxtw #1]
  407878:	sxtw	x10, w11
  40787c:	cbz	w12, 407888 <ferror@plt+0x6158>
  407880:	str	w11, [x19, #104]
  407884:	str	x9, [x19, #112]
  407888:	ldrsh	x12, [x28, x10, lsl #1]
  40788c:	add	x12, x12, #0x1
  407890:	ldrsh	w13, [x20, x12, lsl #1]
  407894:	cmp	w11, w13
  407898:	b.eq	4078b8 <ferror@plt+0x6188>  // b.none
  40789c:	ldrh	w11, [x26, x10, lsl #1]
  4078a0:	sxth	x10, w11
  4078a4:	ldrsh	x12, [x28, x10, lsl #1]
  4078a8:	add	x12, x12, #0x1
  4078ac:	ldrh	w13, [x20, x12, lsl #1]
  4078b0:	cmp	w11, w13
  4078b4:	b.ne	40789c <ferror@plt+0x616c>  // b.any
  4078b8:	cbz	x12, 4078c8 <ferror@plt+0x6198>
  4078bc:	ldrh	w10, [x21, x12, lsl #1]
  4078c0:	cmp	w10, #0x1f7
  4078c4:	b.ne	407994 <ferror@plt+0x6264>  // b.any
  4078c8:	ldr	x24, [x19, #112]
  4078cc:	ldr	w9, [x19, #104]
  4078d0:	mov	x25, x8
  4078d4:	b	407200 <ferror@plt+0x5ad0>
  4078d8:	mov	x25, x8
  4078dc:	b	407200 <ferror@plt+0x5ad0>
  4078e0:	ldr	x9, [sp, #8]
  4078e4:	ldr	w10, [x19, #76]
  4078e8:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  4078ec:	mov	x25, x8
  4078f0:	sub	w11, w24, w9
  4078f4:	sub	w9, w11, #0x1
  4078f8:	add	x9, x8, w9, sxtw
  4078fc:	cmp	w11, #0x2
  407900:	add	x21, x21, #0x184
  407904:	str	x9, [x19, #64]
  407908:	b.lt	40718c <ferror@plt+0x5a5c>  // b.tstop
  40790c:	mov	x11, x8
  407910:	b	407924 <ferror@plt+0x61f4>
  407914:	ldrsh	w10, [x21, x14, lsl #1]
  407918:	add	x11, x11, #0x1
  40791c:	cmp	x11, x9
  407920:	b.cs	4079a0 <ferror@plt+0x6270>  // b.hs, b.nlast
  407924:	ldrb	w12, [x11]
  407928:	cbz	x12, 407934 <ferror@plt+0x6204>
  40792c:	ldrb	w12, [x22, x12]
  407930:	b	407938 <ferror@plt+0x6208>
  407934:	mov	w12, #0x1                   	// #1
  407938:	ldrh	w14, [x23, w10, sxtw #1]
  40793c:	sxtw	x13, w10
  407940:	cbz	w14, 40794c <ferror@plt+0x621c>
  407944:	str	w10, [x19, #104]
  407948:	str	x11, [x19, #112]
  40794c:	ldrsh	x14, [x28, x13, lsl #1]
  407950:	add	x14, x14, x12
  407954:	ldrsh	w15, [x20, x14, lsl #1]
  407958:	cmp	w10, w15
  40795c:	b.eq	407914 <ferror@plt+0x61e4>  // b.none
  407960:	mov	w10, w12
  407964:	b	407980 <ferror@plt+0x6250>
  407968:	ldrsh	x14, [x28, x13, lsl #1]
  40796c:	and	x12, x10, #0xff
  407970:	add	x14, x14, x12
  407974:	ldrh	w15, [x20, x14, lsl #1]
  407978:	cmp	w15, w13, uxth
  40797c:	b.eq	407914 <ferror@plt+0x61e4>  // b.none
  407980:	ldrsh	x13, [x26, x13, lsl #1]
  407984:	cmp	x13, #0x1f8
  407988:	b.lt	407968 <ferror@plt+0x6238>  // b.tstop
  40798c:	ldrb	w10, [x27, x12]
  407990:	b	407968 <ferror@plt+0x6238>
  407994:	add	x9, x9, #0x1
  407998:	sxth	w10, w10
  40799c:	str	x9, [x19, #64]
  4079a0:	mov	x25, x8
  4079a4:	b	40718c <ferror@plt+0x5a5c>
  4079a8:	ldr	x0, [x19]
  4079ac:	mov	x1, x19
  4079b0:	mov	x24, x17
  4079b4:	bl	406e8c <ferror@plt+0x575c>
  4079b8:	ldr	x8, [x19, #40]
  4079bc:	cbz	x8, 408250 <ferror@plt+0x6b20>
  4079c0:	ldr	x9, [x19, #24]
  4079c4:	mov	x17, x24
  4079c8:	ldr	x8, [x8, x9, lsl #3]
  4079cc:	cbnz	x8, 407164 <ferror@plt+0x5a34>
  4079d0:	b	408250 <ferror@plt+0x6b20>
  4079d4:	mov	x24, x23
  4079d8:	mov	x23, x22
  4079dc:	ldr	x22, [x19, #128]
  4079e0:	mov	x25, x21
  4079e4:	mov	x0, x22
  4079e8:	bl	4013c0 <strlen@plt>
  4079ec:	ldr	x8, [x19, #144]
  4079f0:	ldr	x9, [x8]
  4079f4:	add	x10, x9, x0
  4079f8:	cmp	x10, #0x200
  4079fc:	b.cs	4083b8 <ferror@plt+0x6c88>  // b.hs, b.nlast
  407a00:	add	x8, x8, x9
  407a04:	mov	x21, x0
  407a08:	add	x0, x8, #0x8
  407a0c:	mov	x1, x22
  407a10:	bl	401690 <strcpy@plt>
  407a14:	ldr	x8, [x19, #144]
  407a18:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  407a1c:	mov	x22, x23
  407a20:	mov	x23, x24
  407a24:	ldr	x9, [x8]
  407a28:	add	x17, x17, #0xdb8
  407a2c:	add	x9, x9, x21
  407a30:	str	x9, [x8]
  407a34:	mov	x21, x25
  407a38:	b	407164 <ferror@plt+0x5a34>
  407a3c:	ldp	w8, w9, [x19, #84]
  407a40:	cmp	w8, w9
  407a44:	b.ge	407cf4 <ferror@plt+0x65c4>  // b.tcont
  407a48:	ldr	x0, [x19, #96]
  407a4c:	b	407d6c <ferror@plt+0x663c>
  407a50:	ldr	x0, [x19, #128]
  407a54:	add	x21, x0, #0x1
  407a58:	bl	4013c0 <strlen@plt>
  407a5c:	sub	x1, x0, #0x2
  407a60:	mov	x0, x21
  407a64:	bl	401640 <strndup@plt>
  407a68:	ldr	x21, [x19]
  407a6c:	ldr	w8, [x21, #56]
  407a70:	cbz	x0, 408440 <ferror@plt+0x6d10>
  407a74:	mov	x22, x0
  407a78:	cmp	w8, #0x6
  407a7c:	b.lt	407abc <ferror@plt+0x638c>  // b.tstop
  407a80:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  407a84:	add	x1, x1, #0x983
  407a88:	mov	w2, #0x5                   	// #5
  407a8c:	mov	x0, xzr
  407a90:	bl	4016b0 <dcgettext@plt>
  407a94:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  407a98:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  407a9c:	mov	x5, x0
  407aa0:	add	x2, x2, #0x7c0
  407aa4:	add	x4, x4, #0x976
  407aa8:	mov	w1, #0x6                   	// #6
  407aac:	mov	w3, #0xf6                  	// #246
  407ab0:	mov	x0, x21
  407ab4:	mov	x6, x22
  407ab8:	bl	401df0 <ferror@plt+0x6c0>
  407abc:	ldr	x0, [x21, #32]
  407ac0:	str	x21, [sp, #16]
  407ac4:	bl	40a4fc <ferror@plt+0x8dcc>
  407ac8:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  407acc:	add	x21, x21, #0x184
  407ad0:	str	x0, [sp, #24]
  407ad4:	cbz	x0, 4084c4 <ferror@plt+0x6d94>
  407ad8:	ldrb	w8, [x22]
  407adc:	cmp	w8, #0x2f
  407ae0:	b.eq	407d34 <ferror@plt+0x6604>  // b.none
  407ae4:	cbz	w8, 407e5c <ferror@plt+0x672c>
  407ae8:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  407aec:	add	x0, x0, #0x9af
  407af0:	bl	4016f0 <getenv@plt>
  407af4:	cbz	x0, 407dc0 <ferror@plt+0x6690>
  407af8:	mov	x25, x0
  407afc:	stp	xzr, xzr, [sp, #32]
  407b00:	b	407b20 <ferror@plt+0x63f0>
  407b04:	adrp	x23, 40d000 <ferror@plt+0xb8d0>
  407b08:	adrp	x21, 40f000 <ferror@plt+0xd8d0>
  407b0c:	cmp	w24, #0x0
  407b10:	mov	x25, xzr
  407b14:	add	x23, x23, #0xf24
  407b18:	add	x21, x21, #0x184
  407b1c:	b.le	407dd0 <ferror@plt+0x66a0>
  407b20:	cbz	x25, 407e50 <ferror@plt+0x6720>
  407b24:	mov	w1, #0x3a                  	// #58
  407b28:	mov	x0, x25
  407b2c:	bl	401650 <strchr@plt>
  407b30:	mov	x23, x0
  407b34:	cbz	x0, 407b44 <ferror@plt+0x6414>
  407b38:	ldrb	w21, [x23]
  407b3c:	strb	wzr, [x23]
  407b40:	b	407b48 <ferror@plt+0x6418>
  407b44:	mov	w21, wzr
  407b48:	str	x25, [sp, #32]
  407b4c:	ldrb	w8, [x25]
  407b50:	cbz	w8, 407b70 <ferror@plt+0x6440>
  407b54:	ldr	x3, [sp, #24]
  407b58:	adrp	x2, 426000 <ferror@plt+0x248d0>
  407b5c:	add	x2, x2, #0x298
  407b60:	add	x1, sp, #0x20
  407b64:	mov	x0, x22
  407b68:	bl	40a634 <ferror@plt+0x8f04>
  407b6c:	b	407b7c <ferror@plt+0x644c>
  407b70:	ldp	x0, x2, [sp, #16]
  407b74:	mov	x1, x22
  407b78:	bl	409144 <ferror@plt+0x7a14>
  407b7c:	mov	w24, w0
  407b80:	cmp	w0, #0x1
  407b84:	b.lt	407b04 <ferror@plt+0x63d4>  // b.tstop
  407b88:	cbz	x23, 407b04 <ferror@plt+0x63d4>
  407b8c:	strb	w21, [x23], #1
  407b90:	mov	x25, x23
  407b94:	b	407b24 <ferror@plt+0x63f4>
  407b98:	ldr	x8, [x19, #40]
  407b9c:	cbz	x8, 4085d0 <ferror@plt+0x6ea0>
  407ba0:	ldr	x9, [x19, #24]
  407ba4:	ldr	x8, [x8, x9, lsl #3]
  407ba8:	cbz	x8, 4085d0 <ferror@plt+0x6ea0>
  407bac:	ldr	w9, [x8, #44]
  407bb0:	add	w9, w9, #0x1
  407bb4:	str	w9, [x8, #44]
  407bb8:	b	407164 <ferror@plt+0x5a34>
  407bbc:	ldrb	w8, [x19, #48]
  407bc0:	strb	w8, [x24], #-1
  407bc4:	sub	w8, w24, w25
  407bc8:	str	x25, [x19, #128]
  407bcc:	str	x24, [x19, #64]
  407bd0:	str	w8, [x19, #56]
  407bd4:	ldrb	w8, [x24]
  407bd8:	strb	w8, [x19, #48]
  407bdc:	strb	wzr, [x24]
  407be0:	str	x24, [x19, #64]
  407be4:	b	407164 <ferror@plt+0x5a34>
  407be8:	ldr	x8, [x19, #144]
  407bec:	ldr	x9, [x8]
  407bf0:	cmp	x9, #0x200
  407bf4:	b.eq	408480 <ferror@plt+0x6d50>  // b.none
  407bf8:	add	x10, x9, #0x1
  407bfc:	add	x9, x8, x9
  407c00:	mov	w11, #0x22                  	// #34
  407c04:	b	407ca4 <ferror@plt+0x6574>
  407c08:	ldr	x8, [x19, #144]
  407c0c:	ldr	x9, [x8]
  407c10:	cmp	x9, #0x200
  407c14:	b.eq	4083fc <ferror@plt+0x6ccc>  // b.none
  407c18:	add	x10, x9, #0x1
  407c1c:	add	x9, x8, x9
  407c20:	mov	w11, #0x5c                  	// #92
  407c24:	b	407ca4 <ferror@plt+0x6574>
  407c28:	ldr	x8, [x19, #144]
  407c2c:	ldr	x8, [x8]
  407c30:	cmp	x8, #0x200
  407c34:	b.eq	408330 <ferror@plt+0x6c00>  // b.none
  407c38:	ldr	x8, [x19, #128]
  407c3c:	mov	w2, #0x8                   	// #8
  407c40:	mov	x1, xzr
  407c44:	mov	x24, x17
  407c48:	add	x0, x8, #0x1
  407c4c:	bl	4015f0 <strtol@plt>
  407c50:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  407c54:	add	x8, x0, x8
  407c58:	cmp	x8, #0x1
  407c5c:	b.ls	408508 <ferror@plt+0x6dd8>  // b.plast
  407c60:	cmp	x0, #0x100
  407c64:	b.ge	408550 <ferror@plt+0x6e20>  // b.tcont
  407c68:	ldr	x8, [x19, #144]
  407c6c:	mov	x17, x24
  407c70:	ldr	x9, [x8]
  407c74:	add	x10, x9, #0x1
  407c78:	add	x9, x8, x9
  407c7c:	str	x10, [x8]
  407c80:	strb	w0, [x9, #8]
  407c84:	b	407164 <ferror@plt+0x5a34>
  407c88:	ldr	x8, [x19, #144]
  407c8c:	ldr	x9, [x8]
  407c90:	cmp	x9, #0x200
  407c94:	b.eq	408374 <ferror@plt+0x6c44>  // b.none
  407c98:	add	x10, x9, #0x1
  407c9c:	add	x9, x8, x9
  407ca0:	mov	w11, #0xa                   	// #10
  407ca4:	str	x10, [x8]
  407ca8:	strb	w11, [x9, #8]
  407cac:	b	407164 <ferror@plt+0x5a34>
  407cb0:	ldr	x8, [x19, #144]
  407cb4:	strb	wzr, [x8, #8]
  407cb8:	ldr	x8, [x19, #144]
  407cbc:	str	xzr, [x8]
  407cc0:	ldp	w8, w9, [x19, #84]
  407cc4:	cmp	w8, w9
  407cc8:	b.ge	407d14 <ferror@plt+0x65e4>  // b.tcont
  407ccc:	ldr	x0, [x19, #96]
  407cd0:	b	407d94 <ferror@plt+0x6664>
  407cd4:	ldr	x0, [x19, #128]
  407cd8:	ldrsw	x1, [x19, #56]
  407cdc:	ldr	x3, [x19, #16]
  407ce0:	mov	w2, #0x1                   	// #1
  407ce4:	mov	x24, x17
  407ce8:	bl	401660 <fwrite@plt>
  407cec:	mov	x17, x24
  407cf0:	b	407164 <ferror@plt+0x5a34>
  407cf4:	ldr	x0, [x19, #96]
  407cf8:	add	w8, w9, #0x19
  407cfc:	mov	x24, x17
  407d00:	sbfiz	x1, x8, #2, #32
  407d04:	str	w8, [x19, #88]
  407d08:	cbz	x0, 407d54 <ferror@plt+0x6624>
  407d0c:	bl	401510 <realloc@plt>
  407d10:	b	407d5c <ferror@plt+0x662c>
  407d14:	ldr	x0, [x19, #96]
  407d18:	add	w8, w9, #0x19
  407d1c:	mov	x24, x17
  407d20:	sbfiz	x1, x8, #2, #32
  407d24:	str	w8, [x19, #88]
  407d28:	cbz	x0, 407d7c <ferror@plt+0x664c>
  407d2c:	bl	401510 <realloc@plt>
  407d30:	b	407d84 <ferror@plt+0x6654>
  407d34:	ldr	x3, [sp, #24]
  407d38:	adrp	x1, 426000 <ferror@plt+0x248d0>
  407d3c:	adrp	x2, 426000 <ferror@plt+0x248d0>
  407d40:	add	x1, x1, #0x288
  407d44:	add	x2, x2, #0x298
  407d48:	mov	x0, x22
  407d4c:	bl	40a634 <ferror@plt+0x8f04>
  407d50:	b	407dcc <ferror@plt+0x669c>
  407d54:	mov	x0, x1
  407d58:	bl	401450 <malloc@plt>
  407d5c:	str	x0, [x19, #96]
  407d60:	cbz	x0, 4085dc <ferror@plt+0x6eac>
  407d64:	ldr	w8, [x19, #84]
  407d68:	mov	x17, x24
  407d6c:	ldr	w9, [x19, #76]
  407d70:	add	w10, w8, #0x1
  407d74:	mov	w11, #0x7                   	// #7
  407d78:	b	407da0 <ferror@plt+0x6670>
  407d7c:	mov	x0, x1
  407d80:	bl	401450 <malloc@plt>
  407d84:	str	x0, [x19, #96]
  407d88:	cbz	x0, 4085dc <ferror@plt+0x6eac>
  407d8c:	ldr	w8, [x19, #84]
  407d90:	mov	x17, x24
  407d94:	ldr	w9, [x19, #76]
  407d98:	add	w10, w8, #0x1
  407d9c:	mov	w11, #0x5                   	// #5
  407da0:	str	w10, [x19, #84]
  407da4:	sub	w10, w9, #0x1
  407da8:	cmp	w10, #0x0
  407dac:	csel	w9, w9, w10, lt  // lt = tstop
  407db0:	asr	w9, w9, #1
  407db4:	str	w9, [x0, w8, sxtw #2]
  407db8:	str	w11, [x19, #76]
  407dbc:	b	407164 <ferror@plt+0x5a34>
  407dc0:	ldp	x0, x2, [sp, #16]
  407dc4:	mov	x1, x22
  407dc8:	bl	409144 <ferror@plt+0x7a14>
  407dcc:	mov	w24, w0
  407dd0:	cmp	w24, #0x1
  407dd4:	b.ge	407e5c <ferror@plt+0x672c>  // b.tcont
  407dd8:	mov	x0, x22
  407ddc:	bl	401610 <free@plt>
  407de0:	cmn	w24, #0x1
  407de4:	b.eq	408594 <ferror@plt+0x6e64>  // b.none
  407de8:	ldp	x0, x1, [sp, #16]
  407dec:	mov	x2, x19
  407df0:	bl	406b60 <ferror@plt+0x5430>
  407df4:	cmn	w0, #0x1
  407df8:	b.eq	408594 <ferror@plt+0x6e64>  // b.none
  407dfc:	ldr	w9, [x19, #84]
  407e00:	adrp	x22, 40d000 <ferror@plt+0xb8d0>
  407e04:	adrp	x17, 40d000 <ferror@plt+0xb8d0>
  407e08:	add	x22, x22, #0xe24
  407e0c:	add	x17, x17, #0xdb8
  407e10:	cbz	w9, 407164 <ferror@plt+0x5a34>
  407e14:	sub	w8, w9, #0x1
  407e18:	sbfiz	x8, x8, #2, #32
  407e1c:	sub	w10, w9, #0x1
  407e20:	cmp	w9, #0x0
  407e24:	str	w10, [x19, #84]
  407e28:	b.le	4085b8 <ferror@plt+0x6e88>
  407e2c:	ldr	x9, [x19, #96]
  407e30:	mov	w11, #0x1                   	// #1
  407e34:	ldr	w9, [x9, x8]
  407e38:	sub	x8, x8, #0x4
  407e3c:	bfi	w11, w9, #1, #31
  407e40:	mov	w9, w10
  407e44:	str	w11, [x19, #76]
  407e48:	cbnz	w10, 407e1c <ferror@plt+0x66ec>
  407e4c:	b	407164 <ferror@plt+0x5a34>
  407e50:	mov	w24, #0x1                   	// #1
  407e54:	cmp	w24, #0x1
  407e58:	b.lt	407dd8 <ferror@plt+0x66a8>  // b.tstop
  407e5c:	ldr	x19, [sp, #16]
  407e60:	ldr	w8, [x19, #56]
  407e64:	cmp	w8, #0x3
  407e68:	b.lt	407ea8 <ferror@plt+0x6778>  // b.tstop
  407e6c:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  407e70:	add	x1, x1, #0x993
  407e74:	mov	w2, #0x5                   	// #5
  407e78:	mov	x0, xzr
  407e7c:	bl	4016b0 <dcgettext@plt>
  407e80:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  407e84:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  407e88:	mov	x5, x0
  407e8c:	add	x2, x2, #0x7c0
  407e90:	add	x4, x4, #0x976
  407e94:	mov	w1, #0x3                   	// #3
  407e98:	mov	w3, #0x100                 	// #256
  407e9c:	mov	x0, x19
  407ea0:	mov	x6, x22
  407ea4:	bl	401df0 <ferror@plt+0x6c0>
  407ea8:	mov	x0, x22
  407eac:	bl	401610 <free@plt>
  407eb0:	mov	w0, #0x11a                 	// #282
  407eb4:	b	408598 <ferror@plt+0x6e68>
  407eb8:	mov	w0, #0x121                 	// #289
  407ebc:	b	408598 <ferror@plt+0x6e68>
  407ec0:	ldr	x8, [x19, #144]
  407ec4:	ldr	x9, [x8]
  407ec8:	add	x8, x8, x9
  407ecc:	strb	wzr, [x8, #8]
  407ed0:	ldr	w9, [x19, #84]
  407ed4:	cbz	w9, 408238 <ferror@plt+0x6b08>
  407ed8:	sub	w8, w9, #0x1
  407edc:	sbfiz	x8, x8, #2, #32
  407ee0:	mov	w0, #0x116                 	// #278
  407ee4:	sub	w10, w9, #0x1
  407ee8:	cmp	w9, #0x0
  407eec:	str	w10, [x19, #84]
  407ef0:	b.le	4085b8 <ferror@plt+0x6e88>
  407ef4:	ldr	x9, [x19, #96]
  407ef8:	mov	w11, #0x1                   	// #1
  407efc:	ldr	w9, [x9, x8]
  407f00:	sub	x8, x8, #0x4
  407f04:	bfi	w11, w9, #1, #31
  407f08:	mov	w9, w10
  407f0c:	str	w11, [x19, #76]
  407f10:	cbnz	w10, 407ee4 <ferror@plt+0x67b4>
  407f14:	b	408598 <ferror@plt+0x6e68>
  407f18:	mov	w0, #0x112                 	// #274
  407f1c:	b	408598 <ferror@plt+0x6e68>
  407f20:	mov	w0, #0x11e                 	// #286
  407f24:	b	408598 <ferror@plt+0x6e68>
  407f28:	mov	w0, #0x105                 	// #261
  407f2c:	b	408598 <ferror@plt+0x6e68>
  407f30:	mov	w0, #0x106                 	// #262
  407f34:	b	408598 <ferror@plt+0x6e68>
  407f38:	mov	w0, #0x107                 	// #263
  407f3c:	b	408598 <ferror@plt+0x6e68>
  407f40:	mov	w0, #0x109                 	// #265
  407f44:	b	408598 <ferror@plt+0x6e68>
  407f48:	mov	w0, #0x11d                 	// #285
  407f4c:	b	408598 <ferror@plt+0x6e68>
  407f50:	mov	w0, #0x11f                 	// #287
  407f54:	b	408598 <ferror@plt+0x6e68>
  407f58:	ldr	x19, [x19]
  407f5c:	ldr	w8, [x19, #56]
  407f60:	cmp	w8, #0x3
  407f64:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  407f68:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  407f6c:	add	x1, x1, #0x7fa
  407f70:	mov	w2, #0x5                   	// #5
  407f74:	mov	x0, xzr
  407f78:	bl	4016b0 <dcgettext@plt>
  407f7c:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  407f80:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  407f84:	mov	x5, x0
  407f88:	add	x2, x2, #0x7c0
  407f8c:	add	x4, x4, #0x7f4
  407f90:	mov	w1, #0x3                   	// #3
  407f94:	mov	w3, #0x164                 	// #356
  407f98:	mov	x0, x19
  407f9c:	bl	401df0 <ferror@plt+0x6c0>
  407fa0:	mov	w0, #0x11a                 	// #282
  407fa4:	b	408598 <ferror@plt+0x6e68>
  407fa8:	ldr	x8, [x19, #40]
  407fac:	cbz	x8, 4085d0 <ferror@plt+0x6ea0>
  407fb0:	ldr	x9, [x19, #24]
  407fb4:	ldr	x8, [x8, x9, lsl #3]
  407fb8:	cbz	x8, 4085d0 <ferror@plt+0x6ea0>
  407fbc:	ldr	w9, [x8, #44]
  407fc0:	add	w9, w9, #0x1
  407fc4:	str	w9, [x8, #44]
  407fc8:	ldr	w9, [x19, #84]
  407fcc:	cbz	w9, 408240 <ferror@plt+0x6b10>
  407fd0:	sub	w8, w9, #0x1
  407fd4:	sbfiz	x8, x8, #2, #32
  407fd8:	mov	w0, #0x102                 	// #258
  407fdc:	sub	w10, w9, #0x1
  407fe0:	cmp	w9, #0x0
  407fe4:	str	w10, [x19, #84]
  407fe8:	b.le	4085b8 <ferror@plt+0x6e88>
  407fec:	ldr	x9, [x19, #96]
  407ff0:	mov	w11, #0x1                   	// #1
  407ff4:	ldr	w9, [x9, x8]
  407ff8:	sub	x8, x8, #0x4
  407ffc:	bfi	w11, w9, #1, #31
  408000:	mov	w9, w10
  408004:	str	w11, [x19, #76]
  408008:	cbnz	w10, 407fdc <ferror@plt+0x68ac>
  40800c:	b	408598 <ferror@plt+0x6e68>
  408010:	ldp	w8, w9, [x19, #84]
  408014:	cmp	w8, w9
  408018:	b.ge	4081e4 <ferror@plt+0x6ab4>  // b.tcont
  40801c:	ldr	x0, [x19, #96]
  408020:	b	40826c <ferror@plt+0x6b3c>
  408024:	ldp	w8, w9, [x19, #84]
  408028:	cmp	w8, w9
  40802c:	b.ge	408200 <ferror@plt+0x6ad0>  // b.tcont
  408030:	ldr	x0, [x19, #96]
  408034:	b	4082bc <ferror@plt+0x6b8c>
  408038:	ldp	w8, w9, [x19, #84]
  40803c:	cmp	w8, w9
  408040:	b.ge	40821c <ferror@plt+0x6aec>  // b.tcont
  408044:	ldr	x0, [x19, #96]
  408048:	b	408300 <ferror@plt+0x6bd0>
  40804c:	mov	w0, #0x11b                 	// #283
  408050:	b	408598 <ferror@plt+0x6e68>
  408054:	mov	w0, #0x10a                 	// #266
  408058:	b	408598 <ferror@plt+0x6e68>
  40805c:	mov	w0, #0x10d                 	// #269
  408060:	b	408598 <ferror@plt+0x6e68>
  408064:	mov	w0, #0x10f                 	// #271
  408068:	b	408598 <ferror@plt+0x6e68>
  40806c:	mov	w0, #0x111                 	// #273
  408070:	b	408598 <ferror@plt+0x6e68>
  408074:	mov	w0, #0x117                 	// #279
  408078:	b	408598 <ferror@plt+0x6e68>
  40807c:	mov	w0, #0x122                 	// #290
  408080:	b	408598 <ferror@plt+0x6e68>
  408084:	ldr	x8, [x19, #128]
  408088:	ldr	x9, [x19, #144]
  40808c:	ldrb	w8, [x8, #2]
  408090:	b	4081d8 <ferror@plt+0x6aa8>
  408094:	ldr	x1, [x19, #128]
  408098:	ldr	x0, [x19]
  40809c:	ldr	x4, [x19, #144]
  4080a0:	mov	w3, #0x10                  	// #16
  4080a4:	add	x2, x1, #0x1
  4080a8:	bl	408704 <ferror@plt+0x6fd4>
  4080ac:	tbnz	w0, #31, 408594 <ferror@plt+0x6e64>
  4080b0:	ldr	x8, [x19, #144]
  4080b4:	ldr	w8, [x8]
  4080b8:	cmp	w8, #0xf, lsl #12
  4080bc:	b.lt	408248 <ferror@plt+0x6b18>  // b.tstop
  4080c0:	ldr	x20, [x19]
  4080c4:	ldr	w8, [x20, #56]
  4080c8:	cmp	w8, #0x3
  4080cc:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  4080d0:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  4080d4:	add	x1, x1, #0x81b
  4080d8:	mov	w2, #0x5                   	// #5
  4080dc:	mov	x0, xzr
  4080e0:	bl	4016b0 <dcgettext@plt>
  4080e4:	ldr	x6, [x19, #128]
  4080e8:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4080ec:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4080f0:	mov	x5, x0
  4080f4:	add	x2, x2, #0x7c0
  4080f8:	add	x4, x4, #0x7f4
  4080fc:	mov	w1, #0x3                   	// #3
  408100:	mov	w3, #0x18c                 	// #396
  408104:	mov	x0, x20
  408108:	bl	401df0 <ferror@plt+0x6c0>
  40810c:	mov	w0, #0x11a                 	// #282
  408110:	b	408598 <ferror@plt+0x6e68>
  408114:	ldr	x1, [x19, #128]
  408118:	ldr	x0, [x19]
  40811c:	ldr	x4, [x19, #144]
  408120:	mov	w3, wzr
  408124:	mov	x2, x1
  408128:	bl	408704 <ferror@plt+0x6fd4>
  40812c:	cmp	w0, #0x0
  408130:	mov	w8, #0x103                 	// #259
  408134:	mov	w9, #0x11a                 	// #282
  408138:	csel	w0, w9, w8, lt  // lt = tstop
  40813c:	b	408598 <ferror@plt+0x6e68>
  408140:	ldr	x0, [x19]
  408144:	ldr	x1, [x19, #128]
  408148:	mov	w2, #0xffffffff            	// #-1
  40814c:	bl	409bdc <ferror@plt+0x84ac>
  408150:	ldr	x8, [x19, #144]
  408154:	cmn	w0, #0x1
  408158:	mov	w9, #0x104                 	// #260
  40815c:	mov	w10, #0x11a                 	// #282
  408160:	str	w0, [x8]
  408164:	csel	w0, w10, w9, eq  // eq = none
  408168:	b	408598 <ferror@plt+0x6e68>
  40816c:	mov	w0, #0x114                 	// #276
  408170:	b	408598 <ferror@plt+0x6e68>
  408174:	mov	w0, #0x113                 	// #275
  408178:	b	408598 <ferror@plt+0x6e68>
  40817c:	mov	w0, #0x10b                 	// #267
  408180:	b	408598 <ferror@plt+0x6e68>
  408184:	mov	w0, #0x10c                 	// #268
  408188:	b	408598 <ferror@plt+0x6e68>
  40818c:	mov	w0, #0x10e                 	// #270
  408190:	b	408598 <ferror@plt+0x6e68>
  408194:	mov	w0, #0x120                 	// #288
  408198:	b	408598 <ferror@plt+0x6e68>
  40819c:	ldr	x1, [x19, #128]
  4081a0:	ldr	x0, [x19]
  4081a4:	ldr	x4, [x19, #144]
  4081a8:	mov	w3, #0x8                   	// #8
  4081ac:	add	x2, x1, #0x2
  4081b0:	bl	408704 <ferror@plt+0x6fd4>
  4081b4:	cmp	w0, #0x0
  4081b8:	mov	w8, #0x119                 	// #281
  4081bc:	cinc	w0, w8, lt  // lt = tstop
  4081c0:	b	408598 <ferror@plt+0x6e68>
  4081c4:	mov	w0, #0x110                 	// #272
  4081c8:	b	408598 <ferror@plt+0x6e68>
  4081cc:	ldr	x8, [x19, #128]
  4081d0:	ldr	x9, [x19, #144]
  4081d4:	ldrb	w8, [x8, #1]
  4081d8:	str	w8, [x9]
  4081dc:	mov	w0, #0x119                 	// #281
  4081e0:	b	408598 <ferror@plt+0x6e68>
  4081e4:	ldr	x0, [x19, #96]
  4081e8:	add	w8, w9, #0x19
  4081ec:	sbfiz	x1, x8, #2, #32
  4081f0:	str	w8, [x19, #88]
  4081f4:	cbz	x0, 408258 <ferror@plt+0x6b28>
  4081f8:	bl	401510 <realloc@plt>
  4081fc:	b	408260 <ferror@plt+0x6b30>
  408200:	ldr	x0, [x19, #96]
  408204:	add	w8, w9, #0x19
  408208:	sbfiz	x1, x8, #2, #32
  40820c:	str	w8, [x19, #88]
  408210:	cbz	x0, 4082a8 <ferror@plt+0x6b78>
  408214:	bl	401510 <realloc@plt>
  408218:	b	4082b0 <ferror@plt+0x6b80>
  40821c:	ldr	x0, [x19, #96]
  408220:	add	w8, w9, #0x19
  408224:	sbfiz	x1, x8, #2, #32
  408228:	str	w8, [x19, #88]
  40822c:	cbz	x0, 4082ec <ferror@plt+0x6bbc>
  408230:	bl	401510 <realloc@plt>
  408234:	b	4082f4 <ferror@plt+0x6bc4>
  408238:	mov	w0, #0x116                 	// #278
  40823c:	b	408598 <ferror@plt+0x6e68>
  408240:	mov	w0, #0x102                 	// #258
  408244:	b	408598 <ferror@plt+0x6e68>
  408248:	mov	w0, #0x11c                 	// #284
  40824c:	b	408598 <ferror@plt+0x6e68>
  408250:	mov	w0, wzr
  408254:	b	408598 <ferror@plt+0x6e68>
  408258:	mov	x0, x1
  40825c:	bl	401450 <malloc@plt>
  408260:	str	x0, [x19, #96]
  408264:	cbz	x0, 4085dc <ferror@plt+0x6eac>
  408268:	ldr	w8, [x19, #84]
  40826c:	ldr	w9, [x19, #76]
  408270:	add	w10, w8, #0x1
  408274:	str	w10, [x19, #84]
  408278:	sub	w11, w9, #0x1
  40827c:	cmp	w11, #0x0
  408280:	csel	w9, w9, w11, lt  // lt = tstop
  408284:	asr	w9, w9, #1
  408288:	str	w9, [x0, w8, sxtw #2]
  40828c:	ldr	x8, [x19]
  408290:	mov	w9, #0x3                   	// #3
  408294:	str	w9, [x19, #76]
  408298:	ldr	x0, [x8, #72]
  40829c:	bl	40b3ac <ferror@plt+0x9c7c>
  4082a0:	mov	w0, #0x108                 	// #264
  4082a4:	b	408598 <ferror@plt+0x6e68>
  4082a8:	mov	x0, x1
  4082ac:	bl	401450 <malloc@plt>
  4082b0:	str	x0, [x19, #96]
  4082b4:	cbz	x0, 4085dc <ferror@plt+0x6eac>
  4082b8:	ldr	w8, [x19, #84]
  4082bc:	ldr	w9, [x19, #76]
  4082c0:	add	w10, w8, #0x1
  4082c4:	str	w10, [x19, #84]
  4082c8:	mov	w11, #0x3                   	// #3
  4082cc:	sub	w10, w9, #0x1
  4082d0:	cmp	w10, #0x0
  4082d4:	csel	w9, w9, w10, lt  // lt = tstop
  4082d8:	asr	w9, w9, #1
  4082dc:	str	w9, [x0, w8, sxtw #2]
  4082e0:	str	w11, [x19, #76]
  4082e4:	mov	w0, #0x115                 	// #277
  4082e8:	b	408598 <ferror@plt+0x6e68>
  4082ec:	mov	x0, x1
  4082f0:	bl	401450 <malloc@plt>
  4082f4:	str	x0, [x19, #96]
  4082f8:	cbz	x0, 4085dc <ferror@plt+0x6eac>
  4082fc:	ldr	w8, [x19, #84]
  408300:	ldr	w9, [x19, #76]
  408304:	add	w10, w8, #0x1
  408308:	str	w10, [x19, #84]
  40830c:	mov	w11, #0x3                   	// #3
  408310:	sub	w10, w9, #0x1
  408314:	cmp	w10, #0x0
  408318:	csel	w9, w9, w10, lt  // lt = tstop
  40831c:	asr	w9, w9, #1
  408320:	str	w9, [x0, w8, sxtw #2]
  408324:	str	w11, [x19, #76]
  408328:	mov	w0, #0x118                 	// #280
  40832c:	b	408598 <ferror@plt+0x6e68>
  408330:	ldr	x19, [x19]
  408334:	ldr	w8, [x19, #56]
  408338:	cmp	w8, #0x3
  40833c:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  408340:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408344:	add	x1, x1, #0x83b
  408348:	mov	w2, #0x5                   	// #5
  40834c:	mov	x0, xzr
  408350:	bl	4016b0 <dcgettext@plt>
  408354:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408358:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  40835c:	mov	x5, x0
  408360:	add	x2, x2, #0x7c0
  408364:	add	x4, x4, #0x7f4
  408368:	mov	w1, #0x3                   	// #3
  40836c:	mov	w3, #0x1c7                 	// #455
  408370:	b	407f98 <ferror@plt+0x6868>
  408374:	ldr	x19, [x19]
  408378:	ldr	w8, [x19, #56]
  40837c:	cmp	w8, #0x3
  408380:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  408384:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408388:	add	x1, x1, #0x83b
  40838c:	mov	w2, #0x5                   	// #5
  408390:	mov	x0, xzr
  408394:	bl	4016b0 <dcgettext@plt>
  408398:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  40839c:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4083a0:	mov	x5, x0
  4083a4:	add	x2, x2, #0x7c0
  4083a8:	add	x4, x4, #0x7f4
  4083ac:	mov	w1, #0x3                   	// #3
  4083b0:	mov	w3, #0x1ed                 	// #493
  4083b4:	b	407f98 <ferror@plt+0x6868>
  4083b8:	ldr	x19, [x19]
  4083bc:	ldr	w8, [x19, #56]
  4083c0:	cmp	w8, #0x3
  4083c4:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  4083c8:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  4083cc:	add	x1, x1, #0x83b
  4083d0:	mov	w2, #0x5                   	// #5
  4083d4:	mov	x0, xzr
  4083d8:	bl	4016b0 <dcgettext@plt>
  4083dc:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4083e0:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4083e4:	mov	x5, x0
  4083e8:	add	x2, x2, #0x7c0
  4083ec:	add	x4, x4, #0x7f4
  4083f0:	mov	w1, #0x3                   	// #3
  4083f4:	mov	w3, #0x1f6                 	// #502
  4083f8:	b	407f98 <ferror@plt+0x6868>
  4083fc:	ldr	x19, [x19]
  408400:	ldr	w8, [x19, #56]
  408404:	cmp	w8, #0x3
  408408:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  40840c:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408410:	add	x1, x1, #0x83b
  408414:	mov	w2, #0x5                   	// #5
  408418:	mov	x0, xzr
  40841c:	bl	4016b0 <dcgettext@plt>
  408420:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408424:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  408428:	mov	x5, x0
  40842c:	add	x2, x2, #0x7c0
  408430:	add	x4, x4, #0x7f4
  408434:	mov	w1, #0x3                   	// #3
  408438:	mov	w3, #0x1e6                 	// #486
  40843c:	b	407f98 <ferror@plt+0x6868>
  408440:	cmp	w8, #0x3
  408444:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  408448:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  40844c:	add	x1, x1, #0xaa6
  408450:	mov	w2, #0x5                   	// #5
  408454:	mov	x0, xzr
  408458:	bl	4016b0 <dcgettext@plt>
  40845c:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408460:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  408464:	mov	x5, x0
  408468:	add	x2, x2, #0x7c0
  40846c:	add	x4, x4, #0x7f4
  408470:	mov	w1, #0x3                   	// #3
  408474:	mov	w3, #0x158                 	// #344
  408478:	mov	x0, x21
  40847c:	b	407f9c <ferror@plt+0x686c>
  408480:	ldr	x19, [x19]
  408484:	ldr	w8, [x19, #56]
  408488:	cmp	w8, #0x3
  40848c:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  408490:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408494:	add	x1, x1, #0x83b
  408498:	mov	w2, #0x5                   	// #5
  40849c:	mov	x0, xzr
  4084a0:	bl	4016b0 <dcgettext@plt>
  4084a4:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4084a8:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4084ac:	mov	x5, x0
  4084b0:	add	x2, x2, #0x7c0
  4084b4:	add	x4, x4, #0x7f4
  4084b8:	mov	w1, #0x3                   	// #3
  4084bc:	mov	w3, #0x1df                 	// #479
  4084c0:	b	407f98 <ferror@plt+0x6868>
  4084c4:	ldr	x19, [sp, #16]
  4084c8:	ldr	w8, [x19, #56]
  4084cc:	cmp	w8, #0x3
  4084d0:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  4084d4:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4084d8:	add	x1, x1, #0xaa6
  4084dc:	mov	w2, #0x5                   	// #5
  4084e0:	mov	x0, xzr
  4084e4:	bl	4016b0 <dcgettext@plt>
  4084e8:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4084ec:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4084f0:	mov	x5, x0
  4084f4:	add	x2, x2, #0x7c0
  4084f8:	add	x4, x4, #0x976
  4084fc:	mov	w1, #0x3                   	// #3
  408500:	mov	w3, #0xfa                  	// #250
  408504:	b	407f98 <ferror@plt+0x6868>
  408508:	bl	4016e0 <__errno_location@plt>
  40850c:	ldr	w0, [x0]
  408510:	add	x1, sp, #0x20
  408514:	mov	w2, #0xc8                  	// #200
  408518:	bl	4013f0 <__xpg_strerror_r@plt>
  40851c:	ldr	x0, [x19]
  408520:	ldr	w8, [x0, #56]
  408524:	cmp	w8, #0x3
  408528:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  40852c:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408530:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  408534:	add	x2, x2, #0x7c0
  408538:	add	x4, x4, #0x7f4
  40853c:	add	x5, sp, #0x20
  408540:	mov	w1, #0x3                   	// #3
  408544:	mov	w3, #0x1d2                 	// #466
  408548:	bl	401df0 <ferror@plt+0x6c0>
  40854c:	b	408594 <ferror@plt+0x6e64>
  408550:	ldr	x19, [x19]
  408554:	ldr	w8, [x19, #56]
  408558:	cmp	w8, #0x3
  40855c:	b.lt	408594 <ferror@plt+0x6e64>  // b.tstop
  408560:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408564:	add	x1, x1, #0x84b
  408568:	mov	w2, #0x5                   	// #5
  40856c:	mov	x0, xzr
  408570:	bl	4016b0 <dcgettext@plt>
  408574:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408578:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  40857c:	mov	x5, x0
  408580:	add	x2, x2, #0x7c0
  408584:	add	x4, x4, #0x7f4
  408588:	mov	w1, #0x3                   	// #3
  40858c:	mov	w3, #0x1d7                 	// #471
  408590:	b	407f98 <ferror@plt+0x6868>
  408594:	mov	w0, #0x11a                 	// #282
  408598:	ldp	x20, x19, [sp, #320]
  40859c:	ldp	x22, x21, [sp, #304]
  4085a0:	ldp	x24, x23, [sp, #288]
  4085a4:	ldp	x26, x25, [sp, #272]
  4085a8:	ldp	x28, x27, [sp, #256]
  4085ac:	ldp	x29, x30, [sp, #240]
  4085b0:	add	sp, sp, #0x150
  4085b4:	ret
  4085b8:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085bc:	add	x0, x0, #0xbc3
  4085c0:	bl	408860 <ferror@plt+0x7130>
  4085c4:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085c8:	add	x0, x0, #0x860
  4085cc:	bl	408860 <ferror@plt+0x7130>
  4085d0:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085d4:	add	x0, x0, #0x930
  4085d8:	bl	408860 <ferror@plt+0x7130>
  4085dc:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085e0:	add	x0, x0, #0xb95
  4085e4:	bl	408860 <ferror@plt+0x7130>
  4085e8:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085ec:	add	x0, x0, #0xab5
  4085f0:	bl	408860 <ferror@plt+0x7130>
  4085f4:	str	xzr, [x22, #8]
  4085f8:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4085fc:	add	x0, x0, #0xaed
  408600:	bl	408860 <ferror@plt+0x7130>
  408604:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408608:	add	x0, x0, #0xb19
  40860c:	bl	408860 <ferror@plt+0x7130>
  408610:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408614:	add	x0, x0, #0xb36
  408618:	bl	408860 <ferror@plt+0x7130>
  40861c:	stp	x29, x30, [sp, #-32]!
  408620:	stp	x20, x19, [sp, #16]
  408624:	mov	x29, sp
  408628:	mov	x19, x0
  40862c:	ldr	x0, [x0, #40]
  408630:	cbz	x0, 408674 <ferror@plt+0x6f44>
  408634:	ldp	x9, x8, [x19, #24]
  408638:	sub	x10, x8, #0x1
  40863c:	cmp	x9, x10
  408640:	b.cc	408694 <ferror@plt+0x6f64>  // b.lo, b.ul, b.last
  408644:	add	x20, x8, #0x8
  408648:	lsl	x1, x20, #3
  40864c:	bl	401510 <realloc@plt>
  408650:	str	x0, [x19, #40]
  408654:	cbz	x0, 4086a0 <ferror@plt+0x6f70>
  408658:	ldr	x8, [x19, #32]
  40865c:	movi	v0.2d, #0x0
  408660:	add	x8, x0, x8, lsl #3
  408664:	stp	q0, q0, [x8, #32]
  408668:	stp	q0, q0, [x8]
  40866c:	str	x20, [x19, #32]
  408670:	b	408694 <ferror@plt+0x6f64>
  408674:	mov	w0, #0x8                   	// #8
  408678:	bl	401450 <malloc@plt>
  40867c:	str	x0, [x19, #40]
  408680:	cbz	x0, 4086a0 <ferror@plt+0x6f70>
  408684:	adrp	x8, 40f000 <ferror@plt+0xd8d0>
  408688:	ldr	q0, [x8, #1968]
  40868c:	str	xzr, [x0]
  408690:	stur	q0, [x19, #24]
  408694:	ldp	x20, x19, [sp, #16]
  408698:	ldp	x29, x30, [sp], #32
  40869c:	ret
  4086a0:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4086a4:	add	x0, x0, #0xb64
  4086a8:	bl	408860 <ferror@plt+0x7130>
  4086ac:	stp	x29, x30, [sp, #-16]!
  4086b0:	mov	x29, sp
  4086b4:	ldr	x8, [x1, #40]
  4086b8:	cbz	x8, 4086d4 <ferror@plt+0x6fa4>
  4086bc:	ldr	x9, [x1, #24]
  4086c0:	ldr	x8, [x8, x9, lsl #3]
  4086c4:	cbz	x8, 4086d4 <ferror@plt+0x6fa4>
  4086c8:	str	w0, [x8, #44]
  4086cc:	ldp	x29, x30, [sp], #16
  4086d0:	ret
  4086d4:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  4086d8:	add	x0, x0, #0x930
  4086dc:	bl	408860 <ferror@plt+0x7130>
  4086e0:	ldr	x8, [x0, #40]
  4086e4:	cbz	x8, 4086fc <ferror@plt+0x6fcc>
  4086e8:	ldr	x9, [x0, #24]
  4086ec:	ldr	x8, [x8, x9, lsl #3]
  4086f0:	cbz	x8, 4086fc <ferror@plt+0x6fcc>
  4086f4:	ldr	w0, [x8, #44]
  4086f8:	ret
  4086fc:	mov	w0, wzr
  408700:	ret
  408704:	stp	x29, x30, [sp, #-64]!
  408708:	stp	x24, x23, [sp, #16]
  40870c:	stp	x22, x21, [sp, #32]
  408710:	stp	x20, x19, [sp, #48]
  408714:	mov	x29, sp
  408718:	mov	x21, x4
  40871c:	mov	w22, w3
  408720:	mov	x23, x2
  408724:	mov	x19, x1
  408728:	mov	x20, x0
  40872c:	bl	4016e0 <__errno_location@plt>
  408730:	mov	x24, x0
  408734:	str	wzr, [x0]
  408738:	mov	x0, x23
  40873c:	mov	x1, xzr
  408740:	mov	w2, w22
  408744:	bl	4015f0 <strtol@plt>
  408748:	ldr	w9, [x24]
  40874c:	cbz	w9, 4087b0 <ferror@plt+0x7080>
  408750:	ldr	w8, [x20, #56]
  408754:	cmp	w8, #0x3
  408758:	b.lt	408798 <ferror@plt+0x7068>  // b.tstop
  40875c:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408760:	add	x1, x1, #0xa57
  408764:	mov	w2, #0x5                   	// #5
  408768:	mov	x0, xzr
  40876c:	bl	4016b0 <dcgettext@plt>
  408770:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408774:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  408778:	mov	x5, x0
  40877c:	add	x2, x2, #0x7c0
  408780:	add	x4, x4, #0xa4d
  408784:	mov	w1, #0x3                   	// #3
  408788:	mov	w3, #0x116                 	// #278
  40878c:	mov	x0, x20
  408790:	mov	x6, x19
  408794:	bl	401df0 <ferror@plt+0x6c0>
  408798:	mov	w0, #0xffffffff            	// #-1
  40879c:	ldp	x20, x19, [sp, #48]
  4087a0:	ldp	x22, x21, [sp, #32]
  4087a4:	ldp	x24, x23, [sp, #16]
  4087a8:	ldp	x29, x30, [sp], #64
  4087ac:	ret
  4087b0:	mov	x8, x0
  4087b4:	tbnz	x0, #63, 408814 <ferror@plt+0x70e4>
  4087b8:	mov	w9, #0x80000000            	// #-2147483648
  4087bc:	cmp	x8, x9
  4087c0:	b.lt	408854 <ferror@plt+0x7124>  // b.tstop
  4087c4:	ldr	w8, [x20, #56]
  4087c8:	cmp	w8, #0x3
  4087cc:	b.lt	408798 <ferror@plt+0x7068>  // b.tstop
  4087d0:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  4087d4:	add	x1, x1, #0xa96
  4087d8:	mov	w2, #0x5                   	// #5
  4087dc:	mov	x0, xzr
  4087e0:	bl	4016b0 <dcgettext@plt>
  4087e4:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  4087e8:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  4087ec:	mov	x5, x0
  4087f0:	add	x2, x2, #0x7c0
  4087f4:	add	x4, x4, #0xa4d
  4087f8:	mov	w1, #0x3                   	// #3
  4087fc:	mov	w3, #0x120                 	// #288
  408800:	mov	w6, #0x7fffffff            	// #2147483647
  408804:	mov	x0, x20
  408808:	mov	x7, x19
  40880c:	bl	401df0 <ferror@plt+0x6c0>
  408810:	b	408798 <ferror@plt+0x7068>
  408814:	ldr	w8, [x20, #56]
  408818:	cmp	w8, #0x3
  40881c:	b.lt	408798 <ferror@plt+0x7068>  // b.tstop
  408820:	adrp	x1, 40f000 <ferror@plt+0xd8d0>
  408824:	add	x1, x1, #0xa72
  408828:	mov	w2, #0x5                   	// #5
  40882c:	mov	x0, xzr
  408830:	bl	4016b0 <dcgettext@plt>
  408834:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  408838:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  40883c:	mov	x5, x0
  408840:	add	x2, x2, #0x7c0
  408844:	add	x4, x4, #0xa4d
  408848:	mov	w1, #0x3                   	// #3
  40884c:	mov	w3, #0x11b                 	// #283
  408850:	b	40878c <ferror@plt+0x705c>
  408854:	mov	w0, wzr
  408858:	str	w8, [x21]
  40885c:	b	40879c <ferror@plt+0x706c>
  408860:	stp	x29, x30, [sp, #-16]!
  408864:	mov	x29, sp
  408868:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  40886c:	ldr	x8, [x8, #3992]
  408870:	adrp	x2, 414000 <ferror@plt+0x128d0>
  408874:	mov	x3, x0
  408878:	add	x2, x2, #0xf1f
  40887c:	ldr	x8, [x8]
  408880:	mov	w1, #0x1                   	// #1
  408884:	mov	x0, x8
  408888:	bl	4015c0 <__fprintf_chk@plt>
  40888c:	mov	w0, #0x2                   	// #2
  408890:	bl	4013e0 <exit@plt>
  408894:	stp	x29, x30, [sp, #-48]!
  408898:	str	x21, [sp, #16]
  40889c:	stp	x20, x19, [sp, #32]
  4088a0:	mov	x29, sp
  4088a4:	ldr	x8, [x1, #40]
  4088a8:	mov	x19, x1
  4088ac:	mov	x20, x0
  4088b0:	cbz	x8, 4088c0 <ferror@plt+0x7190>
  4088b4:	ldr	x9, [x19, #24]
  4088b8:	ldr	x10, [x8, x9, lsl #3]
  4088bc:	cbnz	x10, 4088ec <ferror@plt+0x71bc>
  4088c0:	mov	x0, x19
  4088c4:	bl	40861c <ferror@plt+0x6eec>
  4088c8:	ldr	x0, [x19, #8]
  4088cc:	mov	w1, #0x4000                	// #16384
  4088d0:	mov	x2, x19
  4088d4:	bl	406d5c <ferror@plt+0x562c>
  4088d8:	ldr	x8, [x19, #40]
  4088dc:	ldr	x9, [x19, #24]
  4088e0:	str	x0, [x8, x9, lsl #3]
  4088e4:	ldr	x8, [x19, #40]
  4088e8:	cbz	x8, 408a14 <ferror@plt+0x72e4>
  4088ec:	ldr	x21, [x8, x9, lsl #3]
  4088f0:	bl	4016e0 <__errno_location@plt>
  4088f4:	cbz	x21, 408a14 <ferror@plt+0x72e4>
  4088f8:	ldr	x9, [x21, #8]
  4088fc:	ldr	w8, [x0]
  408900:	str	wzr, [x21, #28]
  408904:	mov	w10, #0x1                   	// #1
  408908:	strb	wzr, [x9]
  40890c:	ldr	x9, [x21, #8]
  408910:	strb	wzr, [x9, #1]
  408914:	ldr	x9, [x21, #8]
  408918:	str	w10, [x21, #40]
  40891c:	str	wzr, [x21, #56]
  408920:	str	x9, [x21, #16]
  408924:	ldr	x9, [x19, #40]
  408928:	cbz	x9, 408954 <ferror@plt+0x7224>
  40892c:	ldr	x10, [x19, #24]
  408930:	ldr	x10, [x9, x10, lsl #3]
  408934:	cmp	x10, x21
  408938:	b.eq	408960 <ferror@plt+0x7230>  // b.none
  40893c:	mov	w10, #0x1                   	// #1
  408940:	str	x20, [x21]
  408944:	str	w10, [x21, #52]
  408948:	cbz	x9, 408a04 <ferror@plt+0x72d4>
  40894c:	ldr	x10, [x19, #24]
  408950:	b	4089a0 <ferror@plt+0x7270>
  408954:	mov	x10, xzr
  408958:	cmp	x10, x21
  40895c:	b.ne	40893c <ferror@plt+0x720c>  // b.any
  408960:	ldr	x10, [x19, #24]
  408964:	lsl	x11, x10, #3
  408968:	ldr	x12, [x9, x11]
  40896c:	ldr	w13, [x12, #28]
  408970:	str	w13, [x19, #52]
  408974:	ldr	x12, [x12, #16]
  408978:	str	x12, [x19, #64]
  40897c:	str	x12, [x19, #128]
  408980:	ldr	x11, [x9, x11]
  408984:	ldr	x11, [x11]
  408988:	str	x11, [x19, #8]
  40898c:	ldrb	w11, [x12]
  408990:	mov	w12, #0x1                   	// #1
  408994:	strb	w11, [x19, #48]
  408998:	str	x20, [x21]
  40899c:	str	w12, [x21, #52]
  4089a0:	ldr	x10, [x9, x10, lsl #3]
  4089a4:	cmp	x10, x21
  4089a8:	b.eq	4089b8 <ferror@plt+0x7288>  // b.none
  4089ac:	adrp	x10, 40d000 <ferror@plt+0xb8d0>
  4089b0:	ldr	d0, [x10, #3504]
  4089b4:	stur	d0, [x21, #44]
  4089b8:	str	wzr, [x21, #36]
  4089bc:	str	w8, [x0]
  4089c0:	ldr	x8, [x19, #24]
  4089c4:	ldr	x21, [sp, #16]
  4089c8:	lsl	x8, x8, #3
  4089cc:	ldr	x10, [x9, x8]
  4089d0:	ldr	w11, [x10, #28]
  4089d4:	str	w11, [x19, #52]
  4089d8:	ldr	x10, [x10, #16]
  4089dc:	str	x10, [x19, #64]
  4089e0:	str	x10, [x19, #128]
  4089e4:	ldr	x8, [x9, x8]
  4089e8:	ldr	x8, [x8]
  4089ec:	str	x8, [x19, #8]
  4089f0:	ldrb	w8, [x10]
  4089f4:	strb	w8, [x19, #48]
  4089f8:	ldp	x20, x19, [sp, #32]
  4089fc:	ldp	x29, x30, [sp], #48
  408a00:	ret
  408a04:	mov	x10, xzr
  408a08:	cmp	x10, x21
  408a0c:	b.ne	4089ac <ferror@plt+0x727c>  // b.any
  408a10:	b	4089b8 <ferror@plt+0x7288>
  408a14:	brk	#0x1
  408a18:	stp	x29, x30, [sp, #-32]!
  408a1c:	stp	x20, x19, [sp, #16]
  408a20:	mov	x29, sp
  408a24:	mov	x20, x0
  408a28:	mov	x0, x1
  408a2c:	mov	x19, x1
  408a30:	bl	40861c <ferror@plt+0x6eec>
  408a34:	ldr	x8, [x19, #40]
  408a38:	cbz	x8, 408a50 <ferror@plt+0x7320>
  408a3c:	ldr	x9, [x19, #24]
  408a40:	ldr	x9, [x8, x9, lsl #3]
  408a44:	cmp	x9, x20
  408a48:	b.ne	408a5c <ferror@plt+0x732c>  // b.any
  408a4c:	b	408ad8 <ferror@plt+0x73a8>
  408a50:	mov	x9, xzr
  408a54:	cmp	x9, x20
  408a58:	b.eq	408ad8 <ferror@plt+0x73a8>  // b.none
  408a5c:	ldr	x9, [x19, #24]
  408a60:	ldr	x10, [x8, x9, lsl #3]
  408a64:	cbz	x10, 408a98 <ferror@plt+0x7368>
  408a68:	ldrb	w8, [x19, #48]
  408a6c:	ldr	x9, [x19, #64]
  408a70:	strb	w8, [x9]
  408a74:	ldr	x9, [x19, #24]
  408a78:	ldr	x8, [x19, #40]
  408a7c:	ldr	x10, [x19, #64]
  408a80:	lsl	x11, x9, #3
  408a84:	ldr	x12, [x8, x11]
  408a88:	str	x10, [x12, #16]
  408a8c:	ldr	w10, [x19, #52]
  408a90:	ldr	x11, [x8, x11]
  408a94:	str	w10, [x11, #28]
  408a98:	lsl	x9, x9, #3
  408a9c:	str	x20, [x8, x9]
  408aa0:	ldr	x8, [x19, #40]
  408aa4:	ldr	x10, [x8, x9]
  408aa8:	ldr	w11, [x10, #28]
  408aac:	str	w11, [x19, #52]
  408ab0:	ldr	x10, [x10, #16]
  408ab4:	str	x10, [x19, #64]
  408ab8:	str	x10, [x19, #128]
  408abc:	ldr	x8, [x8, x9]
  408ac0:	mov	w9, #0x1                   	// #1
  408ac4:	ldr	x8, [x8]
  408ac8:	str	x8, [x19, #8]
  408acc:	ldrb	w8, [x10]
  408ad0:	str	w9, [x19, #80]
  408ad4:	strb	w8, [x19, #48]
  408ad8:	ldp	x20, x19, [sp, #16]
  408adc:	ldp	x29, x30, [sp], #32
  408ae0:	ret
  408ae4:	b	401450 <malloc@plt>
  408ae8:	cbz	x0, 408b3c <ferror@plt+0x740c>
  408aec:	stp	x29, x30, [sp, #-32]!
  408af0:	str	x19, [sp, #16]
  408af4:	mov	x29, sp
  408af8:	ldr	x8, [x1, #40]
  408afc:	mov	x19, x0
  408b00:	cbz	x8, 408b40 <ferror@plt+0x7410>
  408b04:	ldr	x9, [x1, #24]
  408b08:	ldr	x9, [x8, x9, lsl #3]
  408b0c:	cmp	x9, x19
  408b10:	b.ne	408b1c <ferror@plt+0x73ec>  // b.any
  408b14:	ldr	x9, [x1, #24]
  408b18:	str	xzr, [x8, x9, lsl #3]
  408b1c:	ldr	w8, [x19, #32]
  408b20:	cbz	w8, 408b2c <ferror@plt+0x73fc>
  408b24:	ldr	x0, [x19, #8]
  408b28:	bl	401610 <free@plt>
  408b2c:	mov	x0, x19
  408b30:	ldr	x19, [sp, #16]
  408b34:	ldp	x29, x30, [sp], #32
  408b38:	b	401610 <free@plt>
  408b3c:	ret
  408b40:	mov	x9, xzr
  408b44:	cmp	x9, x19
  408b48:	b.ne	408b1c <ferror@plt+0x73ec>  // b.any
  408b4c:	b	408b14 <ferror@plt+0x73e4>
  408b50:	b	401610 <free@plt>
  408b54:	cbz	x0, 408b98 <ferror@plt+0x7468>
  408b58:	ldr	x8, [x0, #8]
  408b5c:	str	wzr, [x0, #28]
  408b60:	mov	w9, #0x1                   	// #1
  408b64:	strb	wzr, [x8]
  408b68:	ldr	x8, [x0, #8]
  408b6c:	strb	wzr, [x8, #1]
  408b70:	ldr	x8, [x0, #8]
  408b74:	str	w9, [x0, #40]
  408b78:	str	wzr, [x0, #56]
  408b7c:	str	x8, [x0, #16]
  408b80:	ldr	x8, [x1, #40]
  408b84:	cbz	x8, 408b9c <ferror@plt+0x746c>
  408b88:	ldr	x9, [x1, #24]
  408b8c:	ldr	x9, [x8, x9, lsl #3]
  408b90:	cmp	x9, x0
  408b94:	b.eq	408ba8 <ferror@plt+0x7478>  // b.none
  408b98:	ret
  408b9c:	mov	x9, xzr
  408ba0:	cmp	x9, x0
  408ba4:	b.ne	408b98 <ferror@plt+0x7468>  // b.any
  408ba8:	ldr	x9, [x1, #24]
  408bac:	lsl	x9, x9, #3
  408bb0:	ldr	x10, [x8, x9]
  408bb4:	ldr	w11, [x10, #28]
  408bb8:	str	w11, [x1, #52]
  408bbc:	ldr	x10, [x10, #16]
  408bc0:	str	x10, [x1, #64]
  408bc4:	str	x10, [x1, #128]
  408bc8:	ldr	x8, [x8, x9]
  408bcc:	ldr	x8, [x8]
  408bd0:	str	x8, [x1, #8]
  408bd4:	ldrb	w8, [x10]
  408bd8:	strb	w8, [x1, #48]
  408bdc:	ret
  408be0:	stp	x29, x30, [sp, #-48]!
  408be4:	stp	x22, x21, [sp, #16]
  408be8:	stp	x20, x19, [sp, #32]
  408bec:	mov	x29, sp
  408bf0:	subs	x22, x1, #0x2
  408bf4:	b.cc	408c10 <ferror@plt+0x74e0>  // b.lo, b.ul, b.last
  408bf8:	ldrb	w8, [x0, x22]
  408bfc:	mov	x21, x0
  408c00:	cbnz	w8, 408c10 <ferror@plt+0x74e0>
  408c04:	add	x8, x1, x21
  408c08:	ldurb	w8, [x8, #-1]
  408c0c:	cbz	w8, 408c28 <ferror@plt+0x74f8>
  408c10:	mov	x20, xzr
  408c14:	mov	x0, x20
  408c18:	ldp	x20, x19, [sp, #32]
  408c1c:	ldp	x22, x21, [sp, #16]
  408c20:	ldp	x29, x30, [sp], #48
  408c24:	ret
  408c28:	mov	w0, #0x40                  	// #64
  408c2c:	mov	x19, x2
  408c30:	bl	401450 <malloc@plt>
  408c34:	cbz	x0, 408d0c <ferror@plt+0x75dc>
  408c38:	movi	v0.2d, #0x0
  408c3c:	mov	w8, #0x1                   	// #1
  408c40:	mov	x20, x0
  408c44:	stp	x21, x21, [x0, #8]
  408c48:	str	xzr, [x0]
  408c4c:	stp	w22, w22, [x0, #24]
  408c50:	str	d0, [x0, #32]
  408c54:	str	w8, [x0, #40]
  408c58:	stur	d0, [x0, #52]
  408c5c:	mov	x0, x19
  408c60:	bl	40861c <ferror@plt+0x6eec>
  408c64:	ldr	x8, [x19, #40]
  408c68:	cbz	x8, 408c80 <ferror@plt+0x7550>
  408c6c:	ldr	x9, [x19, #24]
  408c70:	ldr	x9, [x8, x9, lsl #3]
  408c74:	cmp	x9, x20
  408c78:	b.ne	408c8c <ferror@plt+0x755c>  // b.any
  408c7c:	b	408c14 <ferror@plt+0x74e4>
  408c80:	mov	x9, xzr
  408c84:	cmp	x9, x20
  408c88:	b.eq	408c14 <ferror@plt+0x74e4>  // b.none
  408c8c:	ldr	x9, [x19, #24]
  408c90:	ldr	x10, [x8, x9, lsl #3]
  408c94:	cbz	x10, 408cc8 <ferror@plt+0x7598>
  408c98:	ldrb	w8, [x19, #48]
  408c9c:	ldr	x9, [x19, #64]
  408ca0:	strb	w8, [x9]
  408ca4:	ldr	x9, [x19, #24]
  408ca8:	ldr	x8, [x19, #40]
  408cac:	ldr	x10, [x19, #64]
  408cb0:	lsl	x11, x9, #3
  408cb4:	ldr	x12, [x8, x11]
  408cb8:	str	x10, [x12, #16]
  408cbc:	ldr	w10, [x19, #52]
  408cc0:	ldr	x11, [x8, x11]
  408cc4:	str	w10, [x11, #28]
  408cc8:	lsl	x9, x9, #3
  408ccc:	str	x20, [x8, x9]
  408cd0:	ldr	x8, [x19, #40]
  408cd4:	ldr	x10, [x8, x9]
  408cd8:	ldr	w11, [x10, #28]
  408cdc:	str	w11, [x19, #52]
  408ce0:	ldr	x10, [x10, #16]
  408ce4:	str	x10, [x19, #64]
  408ce8:	str	x10, [x19, #128]
  408cec:	ldr	x8, [x8, x9]
  408cf0:	mov	w9, #0x1                   	// #1
  408cf4:	ldr	x8, [x8]
  408cf8:	str	x8, [x19, #8]
  408cfc:	ldrb	w8, [x10]
  408d00:	str	w9, [x19, #80]
  408d04:	strb	w8, [x19, #48]
  408d08:	b	408c14 <ferror@plt+0x74e4>
  408d0c:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408d10:	add	x0, x0, #0x8bf
  408d14:	bl	408860 <ferror@plt+0x7130>
  408d18:	stp	x29, x30, [sp, #-64]!
  408d1c:	stp	x24, x23, [sp, #16]
  408d20:	stp	x22, x21, [sp, #32]
  408d24:	stp	x20, x19, [sp, #48]
  408d28:	mov	x29, sp
  408d2c:	mov	x19, x1
  408d30:	mov	x22, x0
  408d34:	bl	4013c0 <strlen@plt>
  408d38:	lsl	x24, x0, #32
  408d3c:	mov	x8, #0x200000000           	// #8589934592
  408d40:	add	x8, x24, x8
  408d44:	asr	x20, x8, #32
  408d48:	mov	x23, x0
  408d4c:	mov	x0, x20
  408d50:	bl	401450 <malloc@plt>
  408d54:	cbz	x0, 408dbc <ferror@plt+0x768c>
  408d58:	mov	x21, x0
  408d5c:	cmp	w23, #0x1
  408d60:	b.lt	408d74 <ferror@plt+0x7644>  // b.tstop
  408d64:	and	x2, x23, #0xffffffff
  408d68:	mov	x0, x21
  408d6c:	mov	x1, x22
  408d70:	bl	4013b0 <memcpy@plt>
  408d74:	mov	x8, #0x100000000           	// #4294967296
  408d78:	add	x8, x24, x8
  408d7c:	asr	x9, x24, #32
  408d80:	asr	x8, x8, #32
  408d84:	mov	x0, x21
  408d88:	mov	x1, x20
  408d8c:	mov	x2, x19
  408d90:	strb	wzr, [x21, x8]
  408d94:	strb	wzr, [x21, x9]
  408d98:	bl	408be0 <ferror@plt+0x74b0>
  408d9c:	cbz	x0, 408dc8 <ferror@plt+0x7698>
  408da0:	mov	w8, #0x1                   	// #1
  408da4:	str	w8, [x0, #32]
  408da8:	ldp	x20, x19, [sp, #48]
  408dac:	ldp	x22, x21, [sp, #32]
  408db0:	ldp	x24, x23, [sp, #16]
  408db4:	ldp	x29, x30, [sp], #64
  408db8:	ret
  408dbc:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408dc0:	add	x0, x0, #0x8e9
  408dc4:	bl	408860 <ferror@plt+0x7130>
  408dc8:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408dcc:	add	x0, x0, #0x912
  408dd0:	bl	408860 <ferror@plt+0x7130>
  408dd4:	stp	x29, x30, [sp, #-64]!
  408dd8:	str	x23, [sp, #16]
  408ddc:	stp	x22, x21, [sp, #32]
  408de0:	stp	x20, x19, [sp, #48]
  408de4:	mov	x29, sp
  408de8:	add	w8, w1, #0x2
  408dec:	sxtw	x21, w8
  408df0:	mov	x23, x0
  408df4:	mov	x0, x21
  408df8:	mov	x19, x2
  408dfc:	mov	w20, w1
  408e00:	bl	401450 <malloc@plt>
  408e04:	cbz	x0, 408e58 <ferror@plt+0x7728>
  408e08:	mov	x22, x0
  408e0c:	cmp	w20, #0x1
  408e10:	b.lt	408e24 <ferror@plt+0x76f4>  // b.tstop
  408e14:	mov	w2, w20
  408e18:	mov	x0, x22
  408e1c:	mov	x1, x23
  408e20:	bl	4013b0 <memcpy@plt>
  408e24:	mov	x0, x22
  408e28:	mov	x1, x21
  408e2c:	mov	x2, x19
  408e30:	strh	wzr, [x22, w20, sxtw]
  408e34:	bl	408be0 <ferror@plt+0x74b0>
  408e38:	cbz	x0, 408e64 <ferror@plt+0x7734>
  408e3c:	mov	w8, #0x1                   	// #1
  408e40:	str	w8, [x0, #32]
  408e44:	ldp	x20, x19, [sp, #48]
  408e48:	ldp	x22, x21, [sp, #32]
  408e4c:	ldr	x23, [sp, #16]
  408e50:	ldp	x29, x30, [sp], #64
  408e54:	ret
  408e58:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408e5c:	add	x0, x0, #0x8e9
  408e60:	bl	408860 <ferror@plt+0x7130>
  408e64:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408e68:	add	x0, x0, #0x912
  408e6c:	bl	408860 <ferror@plt+0x7130>
  408e70:	ldr	x0, [x0]
  408e74:	ret
  408e78:	ldr	x8, [x0, #40]
  408e7c:	cbz	x8, 408e94 <ferror@plt+0x7764>
  408e80:	ldr	x9, [x0, #24]
  408e84:	ldr	x8, [x8, x9, lsl #3]
  408e88:	cbz	x8, 408e94 <ferror@plt+0x7764>
  408e8c:	ldr	w0, [x8, #48]
  408e90:	ret
  408e94:	mov	w0, wzr
  408e98:	ret
  408e9c:	ldr	x0, [x0, #8]
  408ea0:	ret
  408ea4:	ldr	x0, [x0, #16]
  408ea8:	ret
  408eac:	ldr	w0, [x0, #56]
  408eb0:	ret
  408eb4:	ldr	x0, [x0, #128]
  408eb8:	ret
  408ebc:	str	x0, [x1]
  408ec0:	ret
  408ec4:	stp	x29, x30, [sp, #-16]!
  408ec8:	mov	x29, sp
  408ecc:	ldr	x8, [x1, #40]
  408ed0:	cbz	x8, 408eec <ferror@plt+0x77bc>
  408ed4:	ldr	x9, [x1, #24]
  408ed8:	ldr	x8, [x8, x9, lsl #3]
  408edc:	cbz	x8, 408eec <ferror@plt+0x77bc>
  408ee0:	str	w0, [x8, #48]
  408ee4:	ldp	x29, x30, [sp], #16
  408ee8:	ret
  408eec:	adrp	x0, 40f000 <ferror@plt+0xd8d0>
  408ef0:	add	x0, x0, #0x953
  408ef4:	bl	408860 <ferror@plt+0x7130>
  408ef8:	str	x0, [x1, #8]
  408efc:	ret
  408f00:	str	x0, [x1, #16]
  408f04:	ret
  408f08:	ldr	w0, [x0, #124]
  408f0c:	ret
  408f10:	str	w0, [x1, #124]
  408f14:	ret
  408f18:	ldr	x0, [x0, #144]
  408f1c:	ret
  408f20:	str	x0, [x1, #144]
  408f24:	ret
  408f28:	stp	x29, x30, [sp, #-32]!
  408f2c:	str	x19, [sp, #16]
  408f30:	mov	x29, sp
  408f34:	cbz	x0, 408f74 <ferror@plt+0x7844>
  408f38:	mov	x19, x0
  408f3c:	mov	w0, #0x98                  	// #152
  408f40:	bl	401450 <malloc@plt>
  408f44:	str	x0, [x19]
  408f48:	cbz	x0, 408f80 <ferror@plt+0x7850>
  408f4c:	mov	x8, x0
  408f50:	mov	w0, wzr
  408f54:	movi	v0.2d, #0x0
  408f58:	str	xzr, [x8, #144]
  408f5c:	stp	q0, q0, [x8, #112]
  408f60:	stp	q0, q0, [x8, #80]
  408f64:	stp	q0, q0, [x8, #48]
  408f68:	stp	q0, q0, [x8, #16]
  408f6c:	str	q0, [x8]
  408f70:	b	408f90 <ferror@plt+0x7860>
  408f74:	bl	4016e0 <__errno_location@plt>
  408f78:	mov	w8, #0x16                  	// #22
  408f7c:	b	408f88 <ferror@plt+0x7858>
  408f80:	bl	4016e0 <__errno_location@plt>
  408f84:	mov	w8, #0xc                   	// #12
  408f88:	str	w8, [x0]
  408f8c:	mov	w0, #0x1                   	// #1
  408f90:	ldr	x19, [sp, #16]
  408f94:	ldp	x29, x30, [sp], #32
  408f98:	ret
  408f9c:	stp	x29, x30, [sp, #-32]!
  408fa0:	stp	x20, x19, [sp, #16]
  408fa4:	mov	x29, sp
  408fa8:	cbz	x1, 409000 <ferror@plt+0x78d0>
  408fac:	mov	x19, x0
  408fb0:	mov	w0, #0x98                  	// #152
  408fb4:	mov	x20, x1
  408fb8:	bl	401450 <malloc@plt>
  408fbc:	str	x0, [x20]
  408fc0:	cbz	x0, 40900c <ferror@plt+0x78dc>
  408fc4:	mov	x8, x0
  408fc8:	mov	w0, wzr
  408fcc:	movi	v0.2d, #0x0
  408fd0:	str	x19, [x8]
  408fd4:	str	xzr, [x8, #144]
  408fd8:	str	xzr, [x8, #40]
  408fdc:	stp	q0, q0, [x8, #80]
  408fe0:	stp	q0, q0, [x8, #112]
  408fe4:	stp	q0, q0, [x8, #48]
  408fe8:	stp	wzr, wzr, [x8, #84]
  408fec:	str	xzr, [x8, #96]
  408ff0:	stur	q0, [x8, #8]
  408ff4:	stur	q0, [x8, #24]
  408ff8:	stp	xzr, xzr, [x8, #64]
  408ffc:	b	40901c <ferror@plt+0x78ec>
  409000:	bl	4016e0 <__errno_location@plt>
  409004:	mov	w8, #0x16                  	// #22
  409008:	b	409014 <ferror@plt+0x78e4>
  40900c:	bl	4016e0 <__errno_location@plt>
  409010:	mov	w8, #0xc                   	// #12
  409014:	str	w8, [x0]
  409018:	mov	w0, #0x1                   	// #1
  40901c:	ldp	x20, x19, [sp, #16]
  409020:	ldp	x29, x30, [sp], #32
  409024:	ret
  409028:	stp	x29, x30, [sp, #-48]!
  40902c:	str	x21, [sp, #16]
  409030:	stp	x20, x19, [sp, #32]
  409034:	mov	x29, sp
  409038:	mov	x19, x0
  40903c:	ldr	x0, [x0, #40]
  409040:	cbz	x0, 409114 <ferror@plt+0x79e4>
  409044:	ldr	x8, [x19, #24]
  409048:	add	x8, x0, x8, lsl #3
  40904c:	ldr	x20, [x8]
  409050:	cbz	x20, 409114 <ferror@plt+0x79e4>
  409054:	mov	w21, #0x1                   	// #1
  409058:	b	409068 <ferror@plt+0x7938>
  40905c:	add	x8, x0, x8, lsl #3
  409060:	ldr	x20, [x8]
  409064:	cbz	x20, 409114 <ferror@plt+0x79e4>
  409068:	str	xzr, [x8]
  40906c:	ldr	w8, [x20, #32]
  409070:	cbz	w8, 40907c <ferror@plt+0x794c>
  409074:	ldr	x0, [x20, #8]
  409078:	bl	401610 <free@plt>
  40907c:	mov	x0, x20
  409080:	bl	401610 <free@plt>
  409084:	ldr	x9, [x19, #40]
  409088:	ldr	x8, [x19, #24]
  40908c:	str	xzr, [x9, x8, lsl #3]
  409090:	ldr	x0, [x19, #40]
  409094:	cbz	x0, 409114 <ferror@plt+0x79e4>
  409098:	ldr	x20, [x0, x8, lsl #3]
  40909c:	cbz	x20, 40905c <ferror@plt+0x792c>
  4090a0:	str	xzr, [x0, x8, lsl #3]
  4090a4:	ldr	w8, [x20, #32]
  4090a8:	cbz	w8, 4090b4 <ferror@plt+0x7984>
  4090ac:	ldr	x0, [x20, #8]
  4090b0:	bl	401610 <free@plt>
  4090b4:	mov	x0, x20
  4090b8:	bl	401610 <free@plt>
  4090bc:	ldr	x9, [x19, #40]
  4090c0:	ldr	x8, [x19, #24]
  4090c4:	str	xzr, [x9, x8, lsl #3]
  4090c8:	cbz	x8, 4090d4 <ferror@plt+0x79a4>
  4090cc:	sub	x8, x8, #0x1
  4090d0:	str	x8, [x19, #24]
  4090d4:	ldr	x0, [x19, #40]
  4090d8:	cbz	x0, 409114 <ferror@plt+0x79e4>
  4090dc:	ldr	x9, [x0, x8, lsl #3]
  4090e0:	cbz	x9, 40905c <ferror@plt+0x792c>
  4090e4:	ldr	w10, [x9, #28]
  4090e8:	str	w10, [x19, #52]
  4090ec:	ldr	x9, [x9, #16]
  4090f0:	str	x9, [x19, #64]
  4090f4:	str	x9, [x19, #128]
  4090f8:	ldr	x10, [x0, x8, lsl #3]
  4090fc:	ldr	x10, [x10]
  409100:	str	x10, [x19, #8]
  409104:	ldrb	w9, [x9]
  409108:	str	w21, [x19, #80]
  40910c:	strb	w9, [x19, #48]
  409110:	b	40905c <ferror@plt+0x792c>
  409114:	bl	401610 <free@plt>
  409118:	ldr	x0, [x19, #96]
  40911c:	str	xzr, [x19, #40]
  409120:	bl	401610 <free@plt>
  409124:	mov	x0, x19
  409128:	bl	401610 <free@plt>
  40912c:	ldp	x20, x19, [sp, #32]
  409130:	ldr	x21, [sp, #16]
  409134:	mov	w0, wzr
  409138:	ldp	x29, x30, [sp], #48
  40913c:	ret
  409140:	b	401510 <realloc@plt>
  409144:	stp	x29, x30, [sp, #-80]!
  409148:	str	x28, [sp, #16]
  40914c:	stp	x24, x23, [sp, #32]
  409150:	stp	x22, x21, [sp, #48]
  409154:	stp	x20, x19, [sp, #64]
  409158:	mov	x29, sp
  40915c:	sub	sp, sp, #0x2, lsl #12
  409160:	mov	x19, x2
  409164:	mov	x20, x1
  409168:	mov	x21, x0
  40916c:	mov	x8, #0xfffffffe00000000    	// #-8589934592
  409170:	mov	w9, #0xb                   	// #11
  409174:	mov	x10, #0x100000000           	// #4294967296
  409178:	ldr	x11, [x21, x9, lsl #3]
  40917c:	add	x8, x8, x10
  409180:	add	x9, x9, #0x1
  409184:	cbnz	x11, 409178 <ferror@plt+0x7a48>
  409188:	cmp	w9, #0xc
  40918c:	b.ne	409198 <ferror@plt+0x7a68>  // b.any
  409190:	mov	w0, #0xffffffff            	// #-1
  409194:	b	4092a4 <ferror@plt+0x7b74>
  409198:	add	x8, x21, x8, asr #29
  40919c:	ldr	x0, [x8, #88]
  4091a0:	bl	40a5ec <ferror@plt+0x8ebc>
  4091a4:	adrp	x1, 426000 <ferror@plt+0x248d0>
  4091a8:	adrp	x2, 426000 <ferror@plt+0x248d0>
  4091ac:	mov	x22, x0
  4091b0:	add	x1, x1, #0x2b0
  4091b4:	add	x2, x2, #0x298
  4091b8:	mov	x0, x20
  4091bc:	mov	x3, x19
  4091c0:	bl	40a634 <ferror@plt+0x8f04>
  4091c4:	cbz	w0, 4091e8 <ferror@plt+0x7ab8>
  4091c8:	mov	x0, x21
  4091cc:	mov	x1, x20
  4091d0:	mov	x2, x22
  4091d4:	mov	x3, x19
  4091d8:	bl	4092c0 <ferror@plt+0x7b90>
  4091dc:	cmn	w0, #0x1
  4091e0:	b.eq	4092a4 <ferror@plt+0x7b74>  // b.none
  4091e4:	cbz	w0, 4092a4 <ferror@plt+0x7b74>
  4091e8:	add	x1, sp, #0x1, lsl #12
  4091ec:	mov	w2, #0x1000                	// #4096
  4091f0:	mov	x0, x22
  4091f4:	add	x23, sp, #0x1, lsl #12
  4091f8:	bl	401400 <readlink@plt>
  4091fc:	sub	x8, x0, #0x1
  409200:	cmp	x8, #0xffe
  409204:	b.hi	409288 <ferror@plt+0x7b58>  // b.pmore
  409208:	strb	wzr, [x23, x0]
  40920c:	add	x8, sp, #0x1
  409210:	ldrb	w8, [x8, #4095]
  409214:	mov	x24, x0
  409218:	cmp	w8, #0x2f
  40921c:	b.eq	409270 <ferror@plt+0x7b40>  // b.none
  409220:	mov	x0, x22
  409224:	bl	4013c0 <strlen@plt>
  409228:	add	x8, x0, x24
  40922c:	cmp	x8, #0xfff
  409230:	b.hi	409288 <ferror@plt+0x7b58>  // b.pmore
  409234:	mov	x0, sp
  409238:	mov	w2, #0x1000                	// #4096
  40923c:	mov	x1, x22
  409240:	bl	401470 <__strcpy_chk@plt>
  409244:	mov	x0, sp
  409248:	mov	w1, #0x2f                  	// #47
  40924c:	strb	wzr, [sp, #4095]
  409250:	bl	401560 <strrchr@plt>
  409254:	cbz	x0, 40925c <ferror@plt+0x7b2c>
  409258:	strb	wzr, [x0, #1]
  40925c:	mov	x0, sp
  409260:	add	x1, sp, #0x1, lsl #12
  409264:	mov	w2, #0x1000                	// #4096
  409268:	mov	x23, sp
  40926c:	bl	401620 <__strcat_chk@plt>
  409270:	mov	x0, x21
  409274:	mov	x1, x20
  409278:	mov	x2, x23
  40927c:	mov	x3, x19
  409280:	bl	4092c0 <ferror@plt+0x7b90>
  409284:	cbz	w0, 4092a4 <ferror@plt+0x7b74>
  409288:	adrp	x1, 426000 <ferror@plt+0x248d0>
  40928c:	adrp	x2, 426000 <ferror@plt+0x248d0>
  409290:	add	x1, x1, #0x2d0
  409294:	add	x2, x2, #0x298
  409298:	mov	x0, x20
  40929c:	mov	x3, x19
  4092a0:	bl	40a634 <ferror@plt+0x8f04>
  4092a4:	add	sp, sp, #0x2, lsl #12
  4092a8:	ldp	x20, x19, [sp, #64]
  4092ac:	ldp	x22, x21, [sp, #48]
  4092b0:	ldp	x24, x23, [sp, #32]
  4092b4:	ldr	x28, [sp, #16]
  4092b8:	ldp	x29, x30, [sp], #80
  4092bc:	ret
  4092c0:	sub	sp, sp, #0x60
  4092c4:	stp	x29, x30, [sp, #32]
  4092c8:	stp	x24, x23, [sp, #48]
  4092cc:	stp	x22, x21, [sp, #64]
  4092d0:	stp	x20, x19, [sp, #80]
  4092d4:	add	x29, sp, #0x20
  4092d8:	movi	v0.2d, #0x0
  4092dc:	stp	q0, q0, [sp]
  4092e0:	cbz	x2, 4093d8 <ferror@plt+0x7ca8>
  4092e4:	mov	x23, x0
  4092e8:	mov	x0, x2
  4092ec:	mov	x22, x3
  4092f0:	mov	x24, x1
  4092f4:	bl	401530 <strdup@plt>
  4092f8:	mov	x19, x0
  4092fc:	cbz	x0, 4093e0 <ferror@plt+0x7cb0>
  409300:	mov	w1, #0x2f                  	// #47
  409304:	mov	x0, x19
  409308:	bl	401560 <strrchr@plt>
  40930c:	cbz	x0, 409458 <ferror@plt+0x7d28>
  409310:	strb	wzr, [x0, #1]
  409314:	mov	x0, x19
  409318:	bl	4013c0 <strlen@plt>
  40931c:	mov	x20, x0
  409320:	add	x0, x0, #0xc
  409324:	str	x19, [sp]
  409328:	bl	401450 <malloc@plt>
  40932c:	mov	x21, x0
  409330:	str	x0, [sp, #8]
  409334:	add	x0, x20, #0xf
  409338:	bl	401450 <malloc@plt>
  40933c:	mov	x20, x0
  409340:	str	x0, [sp, #16]
  409344:	cbz	x21, 4093e8 <ferror@plt+0x7cb8>
  409348:	cbz	x20, 4093e8 <ferror@plt+0x7cb8>
  40934c:	mov	x0, x21
  409350:	mov	x1, x19
  409354:	bl	401690 <strcpy@plt>
  409358:	bl	4013c0 <strlen@plt>
  40935c:	adrp	x8, 40f000 <ferror@plt+0xd8d0>
  409360:	add	x8, x8, #0x9cd
  409364:	ldr	x8, [x8]
  409368:	mov	w10, #0x6564                	// #25956
  40936c:	add	x9, x21, x0
  409370:	movk	w10, #0x2f, lsl #16
  409374:	mov	x0, x20
  409378:	mov	x1, x19
  40937c:	str	x8, [x9]
  409380:	str	w10, [x9, #8]
  409384:	bl	401690 <strcpy@plt>
  409388:	bl	4013c0 <strlen@plt>
  40938c:	adrp	x8, 40f000 <ferror@plt+0xd8d0>
  409390:	add	x8, x8, #0x9ca
  409394:	ldr	x9, [x8]
  409398:	ldur	x8, [x8, #7]
  40939c:	adrp	x2, 426000 <ferror@plt+0x248d0>
  4093a0:	add	x10, x20, x0
  4093a4:	add	x2, x2, #0x298
  4093a8:	mov	x1, sp
  4093ac:	mov	x0, x24
  4093b0:	mov	x3, x22
  4093b4:	str	x9, [x10]
  4093b8:	stur	x8, [x10, #7]
  4093bc:	bl	40a634 <ferror@plt+0x8f04>
  4093c0:	mov	w22, w0
  4093c4:	mov	x0, x21
  4093c8:	bl	401610 <free@plt>
  4093cc:	mov	x0, x20
  4093d0:	bl	401610 <free@plt>
  4093d4:	b	40945c <ferror@plt+0x7d2c>
  4093d8:	mov	w22, #0x1                   	// #1
  4093dc:	b	409464 <ferror@plt+0x7d34>
  4093e0:	mov	x21, xzr
  4093e4:	mov	x20, xzr
  4093e8:	ldr	w8, [x23, #56]
  4093ec:	cmp	w8, #0x3
  4093f0:	b.lt	40942c <ferror@plt+0x7cfc>  // b.tstop
  4093f4:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  4093f8:	add	x1, x1, #0xaa6
  4093fc:	mov	w2, #0x5                   	// #5
  409400:	mov	x0, xzr
  409404:	bl	4016b0 <dcgettext@plt>
  409408:	adrp	x2, 40f000 <ferror@plt+0xd8d0>
  40940c:	adrp	x4, 40f000 <ferror@plt+0xd8d0>
  409410:	mov	x5, x0
  409414:	add	x2, x2, #0x7c0
  409418:	add	x4, x4, #0x9d9
  40941c:	mov	w1, #0x3                   	// #3
  409420:	mov	w3, #0x94                  	// #148
  409424:	mov	x0, x23
  409428:	bl	401df0 <ferror@plt+0x6c0>
  40942c:	cbz	x21, 409438 <ferror@plt+0x7d08>
  409430:	mov	x0, x21
  409434:	bl	401610 <free@plt>
  409438:	cbz	x20, 409444 <ferror@plt+0x7d14>
  40943c:	mov	x0, x20
  409440:	bl	401610 <free@plt>
  409444:	cbz	x19, 409450 <ferror@plt+0x7d20>
  409448:	mov	x0, x19
  40944c:	bl	401610 <free@plt>
  409450:	mov	w22, #0xffffffff            	// #-1
  409454:	b	409464 <ferror@plt+0x7d34>
  409458:	mov	w22, #0x1                   	// #1
  40945c:	mov	x0, x19
  409460:	bl	401610 <free@plt>
  409464:	mov	w0, w22
  409468:	ldp	x20, x19, [sp, #80]
  40946c:	ldp	x22, x21, [sp, #64]
  409470:	ldp	x24, x23, [sp, #48]
  409474:	ldp	x29, x30, [sp, #32]
  409478:	add	sp, sp, #0x60
  40947c:	ret
  409480:	stp	x29, x30, [sp, #-96]!
  409484:	str	x27, [sp, #16]
  409488:	stp	x26, x25, [sp, #32]
  40948c:	stp	x24, x23, [sp, #48]
  409490:	stp	x22, x21, [sp, #64]
  409494:	stp	x20, x19, [sp, #80]
  409498:	mov	x29, sp
  40949c:	adrp	x20, 410000 <ferror@plt+0xe8d0>
  4094a0:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  4094a4:	add	x20, x20, #0x35b
  4094a8:	add	x2, x2, #0x36b
  4094ac:	mov	w1, #0x1                   	// #1
  4094b0:	mov	x3, x20
  4094b4:	mov	x19, x0
  4094b8:	bl	4015c0 <__fprintf_chk@plt>
  4094bc:	adrp	x24, 42f000 <ferror@plt+0x2d8d0>
  4094c0:	ldr	x24, [x24, #4064]
  4094c4:	adrp	x21, 40c000 <ferror@plt+0xa8d0>
  4094c8:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  4094cc:	mov	w26, wzr
  4094d0:	mov	w25, #0x18                  	// #24
  4094d4:	add	x21, x21, #0xf7d
  4094d8:	add	x22, x22, #0xc29
  4094dc:	b	409504 <ferror@plt+0x7dd4>
  4094e0:	add	x3, x23, #0x9
  4094e4:	mov	w1, #0x1                   	// #1
  4094e8:	mov	x0, x19
  4094ec:	mov	x2, x21
  4094f0:	bl	4015c0 <__fprintf_chk@plt>
  4094f4:	mov	w26, w27
  4094f8:	add	x25, x25, #0x18
  4094fc:	cmp	x25, #0x1b0
  409500:	b.eq	409538 <ferror@plt+0x7e08>  // b.none
  409504:	ldr	x23, [x24, x25]
  409508:	mov	w2, #0x9                   	// #9
  40950c:	mov	x1, x20
  409510:	mov	x0, x23
  409514:	bl	401490 <strncmp@plt>
  409518:	cbnz	w0, 4094f8 <ferror@plt+0x7dc8>
  40951c:	add	w27, w26, #0x1
  409520:	cbz	w26, 4094e0 <ferror@plt+0x7db0>
  409524:	mov	w1, #0x1                   	// #1
  409528:	mov	x0, x19
  40952c:	mov	x2, x22
  409530:	bl	4015c0 <__fprintf_chk@plt>
  409534:	b	4094e0 <ferror@plt+0x7db0>
  409538:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40953c:	add	x2, x2, #0x36f
  409540:	mov	w1, #0x1                   	// #1
  409544:	mov	x0, x19
  409548:	bl	4015c0 <__fprintf_chk@plt>
  40954c:	adrp	x20, 40c000 <ferror@plt+0xa8d0>
  409550:	add	x20, x20, #0xc29
  409554:	mov	w1, #0x1                   	// #1
  409558:	mov	x0, x19
  40955c:	mov	x2, x20
  409560:	bl	4015c0 <__fprintf_chk@plt>
  409564:	adrp	x21, 410000 <ferror@plt+0xe8d0>
  409568:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40956c:	add	x21, x21, #0x365
  409570:	add	x2, x2, #0x36b
  409574:	mov	w1, #0x1                   	// #1
  409578:	mov	x0, x19
  40957c:	mov	x3, x21
  409580:	bl	4015c0 <__fprintf_chk@plt>
  409584:	adrp	x22, 40c000 <ferror@plt+0xa8d0>
  409588:	mov	w26, wzr
  40958c:	mov	w25, #0x18                  	// #24
  409590:	add	x22, x22, #0xf7d
  409594:	b	4095bc <ferror@plt+0x7e8c>
  409598:	add	x3, x23, #0x5
  40959c:	mov	w1, #0x1                   	// #1
  4095a0:	mov	x0, x19
  4095a4:	mov	x2, x22
  4095a8:	bl	4015c0 <__fprintf_chk@plt>
  4095ac:	mov	w26, w27
  4095b0:	add	x25, x25, #0x18
  4095b4:	cmp	x25, #0x1b0
  4095b8:	b.eq	4095f0 <ferror@plt+0x7ec0>  // b.none
  4095bc:	ldr	x23, [x24, x25]
  4095c0:	mov	w2, #0x5                   	// #5
  4095c4:	mov	x1, x21
  4095c8:	mov	x0, x23
  4095cc:	bl	401490 <strncmp@plt>
  4095d0:	cbnz	w0, 4095b0 <ferror@plt+0x7e80>
  4095d4:	add	w27, w26, #0x1
  4095d8:	cbz	w26, 409598 <ferror@plt+0x7e68>
  4095dc:	mov	w1, #0x1                   	// #1
  4095e0:	mov	x0, x19
  4095e4:	mov	x2, x20
  4095e8:	bl	4015c0 <__fprintf_chk@plt>
  4095ec:	b	409598 <ferror@plt+0x7e68>
  4095f0:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  4095f4:	add	x2, x2, #0x36f
  4095f8:	mov	w1, #0x1                   	// #1
  4095fc:	mov	x0, x19
  409600:	bl	4015c0 <__fprintf_chk@plt>
  409604:	adrp	x20, 410000 <ferror@plt+0xe8d0>
  409608:	adrp	x21, 410000 <ferror@plt+0xe8d0>
  40960c:	adrp	x22, 410000 <ferror@plt+0xe8d0>
  409610:	mov	x25, xzr
  409614:	add	x20, x20, #0x35b
  409618:	add	x21, x21, #0x365
  40961c:	add	x22, x22, #0x371
  409620:	b	409630 <ferror@plt+0x7f00>
  409624:	add	x25, x25, #0x18
  409628:	cmp	x25, #0x1b0
  40962c:	b.eq	409674 <ferror@plt+0x7f44>  // b.none
  409630:	ldr	x23, [x24, x25]
  409634:	mov	w2, #0x9                   	// #9
  409638:	mov	x1, x20
  40963c:	mov	x0, x23
  409640:	bl	401490 <strncmp@plt>
  409644:	cbz	w0, 409624 <ferror@plt+0x7ef4>
  409648:	mov	w2, #0x5                   	// #5
  40964c:	mov	x0, x23
  409650:	mov	x1, x21
  409654:	bl	401490 <strncmp@plt>
  409658:	cbz	w0, 409624 <ferror@plt+0x7ef4>
  40965c:	mov	w1, #0x1                   	// #1
  409660:	mov	x0, x19
  409664:	mov	x2, x22
  409668:	mov	x3, x23
  40966c:	bl	4015c0 <__fprintf_chk@plt>
  409670:	b	409624 <ferror@plt+0x7ef4>
  409674:	mov	x0, x19
  409678:	ldp	x20, x19, [sp, #80]
  40967c:	ldp	x22, x21, [sp, #64]
  409680:	ldp	x24, x23, [sp, #48]
  409684:	ldp	x26, x25, [sp, #32]
  409688:	ldr	x27, [sp, #16]
  40968c:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  409690:	add	x2, x2, #0xd29
  409694:	mov	w1, #0x1                   	// #1
  409698:	ldp	x29, x30, [sp], #96
  40969c:	b	4015c0 <__fprintf_chk@plt>
  4096a0:	cbz	x0, 4096cc <ferror@plt+0x7f9c>
  4096a4:	ldrh	w8, [x0, #60]
  4096a8:	cmp	x8, #0x11
  4096ac:	b.ls	4096b8 <ferror@plt+0x7f88>  // b.plast
  4096b0:	mov	x0, xzr
  4096b4:	ret
  4096b8:	mov	w9, #0x18                  	// #24
  4096bc:	mul	x8, x8, x9
  4096c0:	adrp	x9, 42f000 <ferror@plt+0x2d8d0>
  4096c4:	ldr	x9, [x9, #4064]
  4096c8:	ldr	x0, [x9, x8]
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-32]!
  4096d4:	stp	x20, x19, [sp, #16]
  4096d8:	mov	x29, sp
  4096dc:	mov	x19, x0
  4096e0:	adrp	x0, 40d000 <ferror@plt+0xb8d0>
  4096e4:	add	x0, x0, #0x94d
  4096e8:	mov	x20, x1
  4096ec:	bl	401500 <strcasecmp@plt>
  4096f0:	cbz	w0, 409850 <ferror@plt+0x8120>
  4096f4:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4096f8:	add	x0, x0, #0x2ad
  4096fc:	mov	x1, x20
  409700:	bl	401500 <strcasecmp@plt>
  409704:	cbz	w0, 409858 <ferror@plt+0x8128>
  409708:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  40970c:	add	x0, x0, #0x2b8
  409710:	mov	x1, x20
  409714:	bl	401500 <strcasecmp@plt>
  409718:	cbz	w0, 409860 <ferror@plt+0x8130>
  40971c:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409720:	add	x0, x0, #0x2c3
  409724:	mov	x1, x20
  409728:	bl	401500 <strcasecmp@plt>
  40972c:	cbz	w0, 409868 <ferror@plt+0x8138>
  409730:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409734:	add	x0, x0, #0x2ce
  409738:	mov	x1, x20
  40973c:	bl	401500 <strcasecmp@plt>
  409740:	cbz	w0, 409870 <ferror@plt+0x8140>
  409744:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409748:	add	x0, x0, #0x2d9
  40974c:	mov	x1, x20
  409750:	bl	401500 <strcasecmp@plt>
  409754:	cbz	w0, 409878 <ferror@plt+0x8148>
  409758:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  40975c:	add	x0, x0, #0x2e4
  409760:	mov	x1, x20
  409764:	bl	401500 <strcasecmp@plt>
  409768:	cbz	w0, 409880 <ferror@plt+0x8150>
  40976c:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409770:	add	x0, x0, #0x2ef
  409774:	mov	x1, x20
  409778:	bl	401500 <strcasecmp@plt>
  40977c:	cbz	w0, 409888 <ferror@plt+0x8158>
  409780:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409784:	add	x0, x0, #0x2fa
  409788:	mov	x1, x20
  40978c:	bl	401500 <strcasecmp@plt>
  409790:	cbz	w0, 409890 <ferror@plt+0x8160>
  409794:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409798:	add	x0, x0, #0x306
  40979c:	mov	x1, x20
  4097a0:	bl	401500 <strcasecmp@plt>
  4097a4:	cbz	w0, 409898 <ferror@plt+0x8168>
  4097a8:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4097ac:	add	x0, x0, #0x312
  4097b0:	mov	x1, x20
  4097b4:	bl	401500 <strcasecmp@plt>
  4097b8:	cbz	w0, 4098a0 <ferror@plt+0x8170>
  4097bc:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4097c0:	add	x0, x0, #0x31a
  4097c4:	mov	x1, x20
  4097c8:	bl	401500 <strcasecmp@plt>
  4097cc:	cbz	w0, 4098a8 <ferror@plt+0x8178>
  4097d0:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4097d4:	add	x0, x0, #0x322
  4097d8:	mov	x1, x20
  4097dc:	bl	401500 <strcasecmp@plt>
  4097e0:	cbz	w0, 4098b0 <ferror@plt+0x8180>
  4097e4:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4097e8:	add	x0, x0, #0x329
  4097ec:	mov	x1, x20
  4097f0:	bl	401500 <strcasecmp@plt>
  4097f4:	cbz	w0, 4098b8 <ferror@plt+0x8188>
  4097f8:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  4097fc:	add	x0, x0, #0x330
  409800:	mov	x1, x20
  409804:	bl	401500 <strcasecmp@plt>
  409808:	cbz	w0, 4098c0 <ferror@plt+0x8190>
  40980c:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409810:	add	x0, x0, #0x338
  409814:	mov	x1, x20
  409818:	bl	401500 <strcasecmp@plt>
  40981c:	cbz	w0, 4098c8 <ferror@plt+0x8198>
  409820:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409824:	add	x0, x0, #0x345
  409828:	mov	x1, x20
  40982c:	bl	401500 <strcasecmp@plt>
  409830:	cbz	w0, 4098d0 <ferror@plt+0x81a0>
  409834:	adrp	x0, 410000 <ferror@plt+0xe8d0>
  409838:	add	x0, x0, #0x350
  40983c:	mov	x1, x20
  409840:	bl	401500 <strcasecmp@plt>
  409844:	cbz	w0, 4098d8 <ferror@plt+0x81a8>
  409848:	mov	w0, #0x1                   	// #1
  40984c:	b	4098e4 <ferror@plt+0x81b4>
  409850:	mov	w8, wzr
  409854:	b	4098dc <ferror@plt+0x81ac>
  409858:	mov	w8, #0x1                   	// #1
  40985c:	b	4098dc <ferror@plt+0x81ac>
  409860:	mov	w8, #0x2                   	// #2
  409864:	b	4098dc <ferror@plt+0x81ac>
  409868:	mov	w8, #0x3                   	// #3
  40986c:	b	4098dc <ferror@plt+0x81ac>
  409870:	mov	w8, #0x4                   	// #4
  409874:	b	4098dc <ferror@plt+0x81ac>
  409878:	mov	w8, #0x5                   	// #5
  40987c:	b	4098dc <ferror@plt+0x81ac>
  409880:	mov	w8, #0x6                   	// #6
  409884:	b	4098dc <ferror@plt+0x81ac>
  409888:	mov	w8, #0x7                   	// #7
  40988c:	b	4098dc <ferror@plt+0x81ac>
  409890:	mov	w8, #0x8                   	// #8
  409894:	b	4098dc <ferror@plt+0x81ac>
  409898:	mov	w8, #0x9                   	// #9
  40989c:	b	4098dc <ferror@plt+0x81ac>
  4098a0:	mov	w8, #0xa                   	// #10
  4098a4:	b	4098dc <ferror@plt+0x81ac>
  4098a8:	mov	w8, #0xb                   	// #11
  4098ac:	b	4098dc <ferror@plt+0x81ac>
  4098b0:	mov	w8, #0xc                   	// #12
  4098b4:	b	4098dc <ferror@plt+0x81ac>
  4098b8:	mov	w8, #0xd                   	// #13
  4098bc:	b	4098dc <ferror@plt+0x81ac>
  4098c0:	mov	w8, #0xe                   	// #14
  4098c4:	b	4098dc <ferror@plt+0x81ac>
  4098c8:	mov	w8, #0xf                   	// #15
  4098cc:	b	4098dc <ferror@plt+0x81ac>
  4098d0:	mov	w8, #0x10                  	// #16
  4098d4:	b	4098dc <ferror@plt+0x81ac>
  4098d8:	mov	w8, #0x11                  	// #17
  4098dc:	mov	w0, wzr
  4098e0:	strh	w8, [x19, #60]
  4098e4:	ldp	x20, x19, [sp, #16]
  4098e8:	ldp	x29, x30, [sp], #32
  4098ec:	ret
  4098f0:	stp	x29, x30, [sp, #-32]!
  4098f4:	stp	x20, x19, [sp, #16]
  4098f8:	mov	x29, sp
  4098fc:	mov	w19, w1
  409900:	cmp	w1, #0xf
  409904:	b.lt	40995c <ferror@plt+0x822c>  // b.tstop
  409908:	ldr	w8, [x0, #56]
  40990c:	mov	x20, x0
  409910:	cmp	w8, #0x3
  409914:	b.lt	409954 <ferror@plt+0x8224>  // b.tstop
  409918:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40991c:	add	x1, x1, #0x38a
  409920:	mov	w2, #0x5                   	// #5
  409924:	mov	x0, xzr
  409928:	bl	4016b0 <dcgettext@plt>
  40992c:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  409930:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  409934:	mov	x5, x0
  409938:	add	x2, x2, #0x375
  40993c:	add	x4, x4, #0x37d
  409940:	mov	w1, #0x3                   	// #3
  409944:	mov	w3, #0x97                  	// #151
  409948:	mov	x0, x20
  40994c:	mov	w6, w19
  409950:	bl	401df0 <ferror@plt+0x6c0>
  409954:	mov	w0, wzr
  409958:	b	40996c <ferror@plt+0x823c>
  40995c:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  409960:	ldr	x8, [x8, #4048]
  409964:	add	x8, x8, w19, sxtw #4
  409968:	ldrh	w0, [x8, #8]
  40996c:	ldp	x20, x19, [sp, #16]
  409970:	ldp	x29, x30, [sp], #32
  409974:	ret
  409978:	stp	x29, x30, [sp, #-48]!
  40997c:	str	x21, [sp, #16]
  409980:	stp	x20, x19, [sp, #32]
  409984:	mov	x29, sp
  409988:	mov	w19, w1
  40998c:	cmp	w1, #0xf
  409990:	mov	x20, x0
  409994:	b.lt	4099e4 <ferror@plt+0x82b4>  // b.tstop
  409998:	ldr	w8, [x20, #56]
  40999c:	cmp	w8, #0x3
  4099a0:	b.lt	409a6c <ferror@plt+0x833c>  // b.tstop
  4099a4:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  4099a8:	add	x1, x1, #0x38a
  4099ac:	mov	w2, #0x5                   	// #5
  4099b0:	mov	x0, xzr
  4099b4:	bl	4016b0 <dcgettext@plt>
  4099b8:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  4099bc:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  4099c0:	mov	x5, x0
  4099c4:	add	x2, x2, #0x375
  4099c8:	add	x4, x4, #0x37d
  4099cc:	mov	w1, #0x3                   	// #3
  4099d0:	mov	w3, #0x97                  	// #151
  4099d4:	mov	x0, x20
  4099d8:	mov	w6, w19
  4099dc:	bl	401df0 <ferror@plt+0x6c0>
  4099e0:	b	409a6c <ferror@plt+0x833c>
  4099e4:	mov	w8, #0x2900                	// #10496
  4099e8:	lsr	x8, x8, x19
  4099ec:	tbnz	w8, #0, 409a6c <ferror@plt+0x833c>
  4099f0:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  4099f4:	ldr	x8, [x8, #4048]
  4099f8:	mov	w21, w2
  4099fc:	add	x9, x8, w19, sxtw #4
  409a00:	ldrh	w9, [x9, #8]
  409a04:	cmp	w9, w2
  409a08:	b.le	409a20 <ferror@plt+0x82f0>
  409a0c:	sxtw	x9, w19
  409a10:	lsl	x9, x9, #4
  409a14:	ldr	x8, [x8, x9]
  409a18:	ldr	x0, [x8, w21, sxtw #3]
  409a1c:	b	409a70 <ferror@plt+0x8340>
  409a20:	ldr	w8, [x20, #56]
  409a24:	cmp	w8, #0x3
  409a28:	b.lt	409a6c <ferror@plt+0x833c>  // b.tstop
  409a2c:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  409a30:	add	x1, x1, #0x3b9
  409a34:	mov	w2, #0x5                   	// #5
  409a38:	mov	x0, xzr
  409a3c:	bl	4016b0 <dcgettext@plt>
  409a40:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  409a44:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  409a48:	mov	x5, x0
  409a4c:	add	x2, x2, #0x375
  409a50:	add	x4, x4, #0x3b1
  409a54:	mov	w1, #0x3                   	// #3
  409a58:	mov	w3, #0xa5                  	// #165
  409a5c:	mov	x0, x20
  409a60:	mov	w6, w19
  409a64:	mov	w7, w21
  409a68:	bl	401df0 <ferror@plt+0x6c0>
  409a6c:	mov	x0, xzr
  409a70:	ldp	x20, x19, [sp, #32]
  409a74:	ldr	x21, [sp, #16]
  409a78:	ldp	x29, x30, [sp], #48
  409a7c:	ret
  409a80:	stp	x29, x30, [sp, #-16]!
  409a84:	mov	x29, sp
  409a88:	bl	409978 <ferror@plt+0x8248>
  409a8c:	cbz	x0, 409a98 <ferror@plt+0x8368>
  409a90:	ldp	x29, x30, [sp], #16
  409a94:	b	401530 <strdup@plt>
  409a98:	ldp	x29, x30, [sp], #16
  409a9c:	ret
  409aa0:	tbnz	w1, #31, 409bb4 <ferror@plt+0x8484>
  409aa4:	cmp	w1, #0xfff
  409aa8:	b.gt	409ac4 <ferror@plt+0x8394>
  409aac:	cmp	w1, #0x7f
  409ab0:	b.gt	409ae4 <ferror@plt+0x83b4>
  409ab4:	adrp	x8, 426000 <ferror@plt+0x248d0>
  409ab8:	add	x8, x8, #0x790
  409abc:	ldr	x0, [x8, w1, uxtw #3]
  409ac0:	ret
  409ac4:	sxtw	x8, w1
  409ac8:	eor	x8, x8, #0xf000
  409acc:	cmp	w8, #0x80
  409ad0:	b.ge	409b00 <ferror@plt+0x83d0>  // b.tcont
  409ad4:	adrp	x9, 426000 <ferror@plt+0x248d0>
  409ad8:	add	x9, x9, #0x790
  409adc:	ldr	x0, [x9, x8, lsl #3]
  409ae0:	ret
  409ae4:	lsr	w8, w1, #8
  409ae8:	cmp	w8, #0x8
  409aec:	b.eq	409bb4 <ferror@plt+0x8484>  // b.none
  409af0:	cmp	w8, #0xb
  409af4:	b.ne	409b64 <ferror@plt+0x8434>  // b.any
  409af8:	and	w1, w1, #0xff
  409afc:	b	409b78 <ferror@plt+0x8448>
  409b00:	adrp	x11, 42f000 <ferror@plt+0x2d8d0>
  409b04:	ldr	x11, [x11, #4064]
  409b08:	mov	x9, xzr
  409b0c:	mov	w10, #0x18                  	// #24
  409b10:	b	409b20 <ferror@plt+0x83f0>
  409b14:	add	x9, x9, #0x1
  409b18:	cmp	x9, #0x12
  409b1c:	b.eq	409bb4 <ferror@plt+0x8484>  // b.none
  409b20:	madd	x12, x9, x10, x11
  409b24:	ldr	x13, [x12, #8]
  409b28:	ldrh	w14, [x12, #16]
  409b2c:	add	x12, x13, #0x8
  409b30:	sub	w13, w14, #0x1
  409b34:	b	409b48 <ferror@plt+0x8418>
  409b38:	add	w13, w13, #0x1
  409b3c:	cmp	w13, #0xff
  409b40:	add	x12, x12, #0x10
  409b44:	b.cs	409b14 <ferror@plt+0x83e4>  // b.hs, b.nlast
  409b48:	ldurh	w14, [x12, #-8]
  409b4c:	cmp	w8, w14
  409b50:	b.ne	409b38 <ferror@plt+0x8408>  // b.any
  409b54:	ldr	x0, [x12]
  409b58:	ldrb	w14, [x0]
  409b5c:	cbz	w14, 409b38 <ferror@plt+0x8408>
  409b60:	ret
  409b64:	cmp	w1, #0x100
  409b68:	b.lt	409b78 <ferror@plt+0x8448>  // b.tstop
  409b6c:	and	w2, w1, #0xff
  409b70:	mov	w1, w8
  409b74:	b	409978 <ferror@plt+0x8248>
  409b78:	adrp	x9, 42f000 <ferror@plt+0x2d8d0>
  409b7c:	ldrh	w8, [x0, #60]
  409b80:	ldr	x9, [x9, #4064]
  409b84:	mov	w10, #0x18                  	// #24
  409b88:	madd	x10, x8, x10, x9
  409b8c:	ldrh	w10, [x10, #16]
  409b90:	subs	w10, w1, w10
  409b94:	b.cc	409bb4 <ferror@plt+0x8484>  // b.lo, b.ul, b.last
  409b98:	mov	w11, #0x18                  	// #24
  409b9c:	madd	x8, x8, x11, x9
  409ba0:	ldr	x8, [x8, #8]
  409ba4:	add	x8, x8, w10, sxtw #4
  409ba8:	ldr	x0, [x8, #8]
  409bac:	ldrb	w8, [x0]
  409bb0:	cbnz	w8, 409b60 <ferror@plt+0x8430>
  409bb4:	mov	x0, xzr
  409bb8:	ret
  409bbc:	stp	x29, x30, [sp, #-16]!
  409bc0:	mov	x29, sp
  409bc4:	bl	409aa0 <ferror@plt+0x8370>
  409bc8:	cbz	x0, 409bd4 <ferror@plt+0x84a4>
  409bcc:	ldp	x29, x30, [sp], #16
  409bd0:	b	401530 <strdup@plt>
  409bd4:	ldp	x29, x30, [sp], #16
  409bd8:	ret
  409bdc:	stp	x29, x30, [sp, #-96]!
  409be0:	stp	x28, x27, [sp, #16]
  409be4:	stp	x26, x25, [sp, #32]
  409be8:	stp	x24, x23, [sp, #48]
  409bec:	stp	x22, x21, [sp, #64]
  409bf0:	stp	x20, x19, [sp, #80]
  409bf4:	mov	x29, sp
  409bf8:	adrp	x26, 42f000 <ferror@plt+0x2d8d0>
  409bfc:	ldr	x26, [x26, #4064]
  409c00:	adrp	x27, 410000 <ferror@plt+0xe8d0>
  409c04:	adrp	x22, 426000 <ferror@plt+0x248d0>
  409c08:	adrp	x23, 410000 <ferror@plt+0xe8d0>
  409c0c:	adrp	x24, 410000 <ferror@plt+0xe8d0>
  409c10:	adrp	x25, 410000 <ferror@plt+0xe8d0>
  409c14:	mov	w21, w2
  409c18:	mov	x19, x1
  409c1c:	mov	x20, x0
  409c20:	add	x27, x27, #0x3ec
  409c24:	mov	w28, #0x100                 	// #256
  409c28:	add	x22, x22, #0x790
  409c2c:	add	x23, x23, #0x3b9
  409c30:	add	x24, x24, #0x375
  409c34:	add	x25, x25, #0x3b1
  409c38:	cmn	w21, #0x1
  409c3c:	b.ne	409c48 <ferror@plt+0x8518>  // b.any
  409c40:	ldr	w8, [x20]
  409c44:	ubfx	w21, w8, #4, #1
  409c48:	mov	w2, #0x5                   	// #5
  409c4c:	mov	x0, x19
  409c50:	mov	x1, x27
  409c54:	bl	401490 <strncmp@plt>
  409c58:	cbnz	w0, 409c7c <ferror@plt+0x854c>
  409c5c:	add	x1, x19, #0x5
  409c60:	mov	x0, x20
  409c64:	mov	w2, wzr
  409c68:	bl	409bdc <ferror@plt+0x84ac>
  409c6c:	cmp	w0, #0xff
  409c70:	b.ls	409ea8 <ferror@plt+0x8778>  // b.plast
  409c74:	cmp	w21, #0x1
  409c78:	b.eq	409eb0 <ferror@plt+0x8780>  // b.none
  409c7c:	ldrh	w8, [x20, #60]
  409c80:	mov	w9, #0x18                  	// #24
  409c84:	cmp	w21, #0x1
  409c88:	madd	x9, x8, x9, x26
  409c8c:	ldrh	w26, [x9, #16]
  409c90:	mov	w9, #0x80                  	// #128
  409c94:	csel	w27, w9, w28, eq  // eq = none
  409c98:	cmp	w27, w26
  409c9c:	b.ls	409cec <ferror@plt+0x85bc>  // b.plast
  409ca0:	adrp	x9, 42f000 <ferror@plt+0x2d8d0>
  409ca4:	ldr	x9, [x9, #4064]
  409ca8:	mov	w10, #0x18                  	// #24
  409cac:	madd	x8, x8, x10, x9
  409cb0:	ldr	x8, [x8, #8]
  409cb4:	add	x28, x8, #0x8
  409cb8:	b	409cd0 <ferror@plt+0x85a0>
  409cbc:	add	w8, w26, #0x1
  409cc0:	and	w26, w8, #0xffff
  409cc4:	cmp	w27, w26
  409cc8:	add	x28, x28, #0x10
  409ccc:	b.ls	409cec <ferror@plt+0x85bc>  // b.plast
  409cd0:	ldr	x1, [x28]
  409cd4:	ldrb	w8, [x1]
  409cd8:	cbz	w8, 409cbc <ferror@plt+0x858c>
  409cdc:	mov	x0, x19
  409ce0:	bl	4015d0 <strcmp@plt>
  409ce4:	cbnz	w0, 409cbc <ferror@plt+0x858c>
  409ce8:	b	409e30 <ferror@plt+0x8700>
  409cec:	mov	w26, wzr
  409cf0:	and	w8, w26, #0xffff
  409cf4:	cmp	w8, #0x100
  409cf8:	b.cs	409d08 <ferror@plt+0x85d8>  // b.hs, b.nlast
  409cfc:	and	x8, x26, #0xffff
  409d00:	ldr	x1, [x22, x8, lsl #3]
  409d04:	b	409d4c <ferror@plt+0x861c>
  409d08:	ldr	w8, [x20, #56]
  409d0c:	cmp	w8, #0x3
  409d10:	b.lt	409d48 <ferror@plt+0x8618>  // b.tstop
  409d14:	mov	w2, #0x5                   	// #5
  409d18:	mov	x0, xzr
  409d1c:	mov	x1, x23
  409d20:	bl	4016b0 <dcgettext@plt>
  409d24:	mov	x5, x0
  409d28:	mov	w1, #0x3                   	// #3
  409d2c:	mov	w3, #0xa5                  	// #165
  409d30:	mov	x0, x20
  409d34:	mov	x2, x24
  409d38:	mov	x4, x25
  409d3c:	mov	w6, wzr
  409d40:	mov	w7, w26
  409d44:	bl	401df0 <ferror@plt+0x6c0>
  409d48:	mov	x1, xzr
  409d4c:	mov	x0, x19
  409d50:	bl	4015d0 <strcmp@plt>
  409d54:	cbz	w0, 409e30 <ferror@plt+0x8700>
  409d58:	add	w8, w26, #0x1
  409d5c:	and	w26, w8, #0xffff
  409d60:	cmp	w27, w26
  409d64:	b.hi	409cf0 <ferror@plt+0x85c0>  // b.pmore
  409d68:	mov	w26, #0x1                   	// #1
  409d6c:	b	409d7c <ferror@plt+0x864c>
  409d70:	add	x26, x26, #0x1
  409d74:	cmp	x26, #0xf
  409d78:	b.eq	409dd0 <ferror@plt+0x86a0>  // b.none
  409d7c:	mov	w8, #0x56ff                	// #22271
  409d80:	lsr	x8, x8, x26
  409d84:	tbz	w8, #0, 409d70 <ferror@plt+0x8640>
  409d88:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  409d8c:	ldr	x8, [x8, #4048]
  409d90:	mov	w27, wzr
  409d94:	add	x8, x8, x26, lsl #4
  409d98:	add	x28, x8, #0x8
  409d9c:	mov	x0, x20
  409da0:	mov	w1, w26
  409da4:	mov	w2, w27
  409da8:	bl	409978 <ferror@plt+0x8248>
  409dac:	mov	x1, x0
  409db0:	mov	x0, x19
  409db4:	bl	4015d0 <strcmp@plt>
  409db8:	cbz	w0, 409e2c <ferror@plt+0x86fc>
  409dbc:	ldrh	w8, [x28]
  409dc0:	add	w27, w27, #0x1
  409dc4:	cmp	w27, w8
  409dc8:	b.cc	409d9c <ferror@plt+0x866c>  // b.lo, b.ul, b.last
  409dcc:	b	409d70 <ferror@plt+0x8640>
  409dd0:	adrp	x27, 410000 <ferror@plt+0xe8d0>
  409dd4:	mov	x26, xzr
  409dd8:	add	x27, x27, #0x3ec
  409ddc:	mov	w28, #0x100                 	// #256
  409de0:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  409de4:	ldr	x8, [x8, #4032]
  409de8:	mov	x0, x19
  409dec:	ldr	x1, [x8, x26]
  409df0:	bl	4015d0 <strcmp@plt>
  409df4:	cbz	w0, 409e08 <ferror@plt+0x86d8>
  409df8:	add	x26, x26, #0x10
  409dfc:	cmp	x26, #0x400
  409e00:	b.ne	409de0 <ferror@plt+0x86b0>  // b.any
  409e04:	b	409e50 <ferror@plt+0x8720>
  409e08:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  409e0c:	ldr	x8, [x8, #4032]
  409e10:	add	x8, x8, x26
  409e14:	adrp	x26, 42f000 <ferror@plt+0x2d8d0>
  409e18:	ldr	x19, [x8, #8]
  409e1c:	ldr	x26, [x26, #4064]
  409e20:	cmn	w21, #0x1
  409e24:	b.ne	409c48 <ferror@plt+0x8518>  // b.any
  409e28:	b	409c40 <ferror@plt+0x8510>
  409e2c:	orr	w26, w27, w26, lsl #8
  409e30:	mov	w0, w26
  409e34:	ldp	x20, x19, [sp, #80]
  409e38:	ldp	x22, x21, [sp, #64]
  409e3c:	ldp	x24, x23, [sp, #48]
  409e40:	ldp	x26, x25, [sp, #32]
  409e44:	ldp	x28, x27, [sp, #16]
  409e48:	ldp	x29, x30, [sp], #96
  409e4c:	ret
  409e50:	cmp	w21, #0x1
  409e54:	b.ne	409f04 <ferror@plt+0x87d4>  // b.any
  409e58:	adrp	x26, 42f000 <ferror@plt+0x2d8d0>
  409e5c:	ldrh	w21, [x20, #60]
  409e60:	ldr	x26, [x26, #4064]
  409e64:	mov	w8, #0x18                  	// #24
  409e68:	madd	x8, x21, x8, x26
  409e6c:	ldr	x9, [x8, #8]
  409e70:	ldrh	w23, [x8, #16]
  409e74:	add	x22, x9, #0x8
  409e78:	ldr	x1, [x22]
  409e7c:	mov	x0, x19
  409e80:	bl	4015d0 <strcmp@plt>
  409e84:	cbz	w0, 40a01c <ferror@plt+0x88ec>
  409e88:	and	w8, w23, #0xffff
  409e8c:	add	w23, w23, #0x1
  409e90:	cmp	w8, #0xff
  409e94:	add	x22, x22, #0x10
  409e98:	b.cc	409e78 <ferror@plt+0x8748>  // b.lo, b.ul, b.last
  409e9c:	mov	x22, xzr
  409ea0:	mov	w23, #0x18                  	// #24
  409ea4:	b	409ec4 <ferror@plt+0x8794>
  409ea8:	orr	w26, w0, #0x800
  409eac:	b	409e30 <ferror@plt+0x8700>
  409eb0:	mov	w26, wzr
  409eb4:	b	409e30 <ferror@plt+0x8700>
  409eb8:	add	x22, x22, #0x1
  409ebc:	cmp	x22, #0x12
  409ec0:	b.eq	409fcc <ferror@plt+0x889c>  // b.none
  409ec4:	cmp	x22, x21
  409ec8:	b.eq	409eb8 <ferror@plt+0x8788>  // b.none
  409ecc:	madd	x8, x22, x23, x26
  409ed0:	ldr	x9, [x8, #8]
  409ed4:	ldrh	w25, [x8, #16]
  409ed8:	add	x24, x9, #0x8
  409edc:	ldr	x1, [x24]
  409ee0:	mov	x0, x19
  409ee4:	bl	4015d0 <strcmp@plt>
  409ee8:	cbz	w0, 40a068 <ferror@plt+0x8938>
  409eec:	and	w8, w25, #0xffff
  409ef0:	add	w25, w25, #0x1
  409ef4:	cmp	w8, #0xff
  409ef8:	add	x24, x24, #0x10
  409efc:	b.cc	409edc <ferror@plt+0x87ac>  // b.lo, b.ul, b.last
  409f00:	b	409eb8 <ferror@plt+0x8788>
  409f04:	adrp	x22, 427000 <ferror@plt+0x258d0>
  409f08:	mov	x21, #0xffffffffffffffa0    	// #-96
  409f0c:	add	x22, x22, #0xe00
  409f10:	ldr	x1, [x22]
  409f14:	mov	x0, x19
  409f18:	bl	4015d0 <strcmp@plt>
  409f1c:	cbz	w0, 40a028 <ferror@plt+0x88f8>
  409f20:	adds	x21, x21, #0x1
  409f24:	add	x22, x22, #0x10
  409f28:	b.cc	409f10 <ferror@plt+0x87e0>  // b.lo, b.ul, b.last
  409f2c:	adrp	x22, 42b000 <ferror@plt+0x298d0>
  409f30:	mov	x21, #0xffffffffffffffa0    	// #-96
  409f34:	add	x22, x22, #0x400
  409f38:	ldr	x1, [x22]
  409f3c:	mov	x0, x19
  409f40:	bl	4015d0 <strcmp@plt>
  409f44:	cbz	w0, 40a074 <ferror@plt+0x8944>
  409f48:	adds	x21, x21, #0x1
  409f4c:	add	x22, x22, #0x10
  409f50:	b.cc	409f38 <ferror@plt+0x8808>  // b.lo, b.ul, b.last
  409f54:	adrp	x22, 428000 <ferror@plt+0x268d0>
  409f58:	mov	x21, #0xffffffffffffffa0    	// #-96
  409f5c:	add	x22, x22, #0x400
  409f60:	ldr	x1, [x22]
  409f64:	mov	x0, x19
  409f68:	bl	4015d0 <strcmp@plt>
  409f6c:	cbz	w0, 40a0b4 <ferror@plt+0x8984>
  409f70:	adds	x21, x21, #0x1
  409f74:	add	x22, x22, #0x10
  409f78:	b.cc	409f60 <ferror@plt+0x8830>  // b.lo, b.ul, b.last
  409f7c:	adrp	x22, 428000 <ferror@plt+0x268d0>
  409f80:	mov	x21, #0xffffffffffffffa0    	// #-96
  409f84:	add	x22, x22, #0xa00
  409f88:	ldr	x1, [x22]
  409f8c:	mov	x0, x19
  409f90:	bl	4015d0 <strcmp@plt>
  409f94:	cbz	w0, 40a0f4 <ferror@plt+0x89c4>
  409f98:	adds	x21, x21, #0x1
  409f9c:	add	x22, x22, #0x10
  409fa0:	b.cc	409f88 <ferror@plt+0x8858>  // b.lo, b.ul, b.last
  409fa4:	adrp	x22, 429000 <ferror@plt+0x278d0>
  409fa8:	mov	x21, #0xffffffffffffffa0    	// #-96
  409fac:	add	x22, x22, #0x0
  409fb0:	ldr	x1, [x22]
  409fb4:	mov	x0, x19
  409fb8:	bl	4015d0 <strcmp@plt>
  409fbc:	cbz	w0, 40a134 <ferror@plt+0x8a04>
  409fc0:	adds	x21, x21, #0x1
  409fc4:	add	x22, x22, #0x10
  409fc8:	b.cc	409fb0 <ferror@plt+0x8880>  // b.lo, b.ul, b.last
  409fcc:	ldr	w8, [x20, #56]
  409fd0:	cmp	w8, #0x3
  409fd4:	b.lt	40a014 <ferror@plt+0x88e4>  // b.tstop
  409fd8:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  409fdc:	add	x1, x1, #0x471
  409fe0:	mov	w2, #0x5                   	// #5
  409fe4:	mov	x0, xzr
  409fe8:	bl	4016b0 <dcgettext@plt>
  409fec:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  409ff0:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  409ff4:	mov	x5, x0
  409ff8:	add	x2, x2, #0x375
  409ffc:	add	x4, x4, #0x3f2
  40a000:	mov	w1, #0x3                   	// #3
  40a004:	mov	w3, #0x171                 	// #369
  40a008:	mov	x0, x20
  40a00c:	mov	x6, x19
  40a010:	bl	401df0 <ferror@plt+0x6c0>
  40a014:	mov	w26, #0xffffffff            	// #-1
  40a018:	b	409e30 <ferror@plt+0x8700>
  40a01c:	ldurh	w8, [x22, #-8]
  40a020:	eor	w26, w8, #0xf000
  40a024:	b	409e30 <ferror@plt+0x8700>
  40a028:	ldr	w8, [x20, #56]
  40a02c:	cmp	w8, #0x6
  40a030:	b.lt	40a17c <ferror@plt+0x8a4c>  // b.tstop
  40a034:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a038:	add	x1, x1, #0x3fd
  40a03c:	mov	w2, #0x5                   	// #5
  40a040:	mov	x0, xzr
  40a044:	bl	4016b0 <dcgettext@plt>
  40a048:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40a04c:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  40a050:	mov	x5, x0
  40a054:	add	x2, x2, #0x375
  40a058:	add	x4, x4, #0x3f2
  40a05c:	mov	w1, #0x6                   	// #6
  40a060:	mov	w3, #0x154                 	// #340
  40a064:	b	40a170 <ferror@plt+0x8a40>
  40a068:	ldurh	w8, [x24, #-8]
  40a06c:	eor	w26, w8, #0xf000
  40a070:	b	409e30 <ferror@plt+0x8700>
  40a074:	ldr	w8, [x20, #56]
  40a078:	cmp	w8, #0x6
  40a07c:	b.lt	40a17c <ferror@plt+0x8a4c>  // b.tstop
  40a080:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a084:	add	x1, x1, #0x414
  40a088:	mov	w2, #0x5                   	// #5
  40a08c:	mov	x0, xzr
  40a090:	bl	4016b0 <dcgettext@plt>
  40a094:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40a098:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  40a09c:	mov	x5, x0
  40a0a0:	add	x2, x2, #0x375
  40a0a4:	add	x4, x4, #0x3f2
  40a0a8:	mov	w1, #0x6                   	// #6
  40a0ac:	mov	w3, #0x15a                 	// #346
  40a0b0:	b	40a170 <ferror@plt+0x8a40>
  40a0b4:	ldr	w8, [x20, #56]
  40a0b8:	cmp	w8, #0x6
  40a0bc:	b.lt	40a17c <ferror@plt+0x8a4c>  // b.tstop
  40a0c0:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a0c4:	add	x1, x1, #0x42c
  40a0c8:	mov	w2, #0x5                   	// #5
  40a0cc:	mov	x0, xzr
  40a0d0:	bl	4016b0 <dcgettext@plt>
  40a0d4:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40a0d8:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  40a0dc:	mov	x5, x0
  40a0e0:	add	x2, x2, #0x375
  40a0e4:	add	x4, x4, #0x3f2
  40a0e8:	mov	w1, #0x6                   	// #6
  40a0ec:	mov	w3, #0x160                 	// #352
  40a0f0:	b	40a170 <ferror@plt+0x8a40>
  40a0f4:	ldr	w8, [x20, #56]
  40a0f8:	cmp	w8, #0x6
  40a0fc:	b.lt	40a17c <ferror@plt+0x8a4c>  // b.tstop
  40a100:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a104:	add	x1, x1, #0x443
  40a108:	mov	w2, #0x5                   	// #5
  40a10c:	mov	x0, xzr
  40a110:	bl	4016b0 <dcgettext@plt>
  40a114:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40a118:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  40a11c:	mov	x5, x0
  40a120:	add	x2, x2, #0x375
  40a124:	add	x4, x4, #0x3f2
  40a128:	mov	w1, #0x6                   	// #6
  40a12c:	mov	w3, #0x166                 	// #358
  40a130:	b	40a170 <ferror@plt+0x8a40>
  40a134:	ldr	w8, [x20, #56]
  40a138:	cmp	w8, #0x6
  40a13c:	b.lt	40a17c <ferror@plt+0x8a4c>  // b.tstop
  40a140:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a144:	add	x1, x1, #0x45a
  40a148:	mov	w2, #0x5                   	// #5
  40a14c:	mov	x0, xzr
  40a150:	bl	4016b0 <dcgettext@plt>
  40a154:	adrp	x2, 410000 <ferror@plt+0xe8d0>
  40a158:	adrp	x4, 410000 <ferror@plt+0xe8d0>
  40a15c:	mov	x5, x0
  40a160:	add	x2, x2, #0x375
  40a164:	add	x4, x4, #0x3f2
  40a168:	mov	w1, #0x6                   	// #6
  40a16c:	mov	w3, #0x16c                 	// #364
  40a170:	mov	x0, x20
  40a174:	mov	x6, x19
  40a178:	bl	401df0 <ferror@plt+0x6c0>
  40a17c:	add	w26, w21, #0x100
  40a180:	b	409e30 <ferror@plt+0x8700>
  40a184:	mov	w2, #0x1                   	// #1
  40a188:	b	409bdc <ferror@plt+0x84ac>
  40a18c:	stp	x29, x30, [sp, #-64]!
  40a190:	str	x23, [sp, #16]
  40a194:	stp	x22, x21, [sp, #32]
  40a198:	stp	x20, x19, [sp, #48]
  40a19c:	mov	x29, sp
  40a1a0:	mov	w19, w2
  40a1a4:	mov	w20, w1
  40a1a8:	mov	x22, x0
  40a1ac:	cmn	w2, #0x1
  40a1b0:	mov	w21, w2
  40a1b4:	b.eq	40a1c4 <ferror@plt+0x8a94>  // b.none
  40a1b8:	cmp	w20, #0x80
  40a1bc:	b.ge	40a1d4 <ferror@plt+0x8aa4>  // b.tcont
  40a1c0:	b	40a26c <ferror@plt+0x8b3c>
  40a1c4:	ldr	w8, [x22]
  40a1c8:	ubfx	w21, w8, #4, #1
  40a1cc:	cmp	w20, #0x80
  40a1d0:	b.lt	40a26c <ferror@plt+0x8b3c>  // b.tstop
  40a1d4:	asr	w23, w20, #8
  40a1d8:	cmp	w23, #0x8
  40a1dc:	b.eq	40a26c <ferror@plt+0x8b3c>  // b.none
  40a1e0:	cmp	w20, #0x1, lsl #12
  40a1e4:	b.lt	40a1f4 <ferror@plt+0x8ac4>  // b.tstop
  40a1e8:	eor	w0, w20, #0xf000
  40a1ec:	cmp	w0, #0x80
  40a1f0:	b.lt	40a270 <ferror@plt+0x8b40>  // b.tstop
  40a1f4:	cmp	w21, #0x1
  40a1f8:	cset	w8, eq  // eq = none
  40a1fc:	cmp	w21, #0x0
  40a200:	cset	w9, eq  // eq = none
  40a204:	cmp	w20, #0xfff
  40a208:	csel	w8, w8, w9, gt
  40a20c:	tbnz	w8, #0, 40a258 <ferror@plt+0x8b28>
  40a210:	mov	x0, x22
  40a214:	mov	w1, w20
  40a218:	bl	409aa0 <ferror@plt+0x8370>
  40a21c:	cbz	x0, 40a234 <ferror@plt+0x8b04>
  40a220:	mov	x1, x0
  40a224:	mov	x0, x22
  40a228:	mov	w2, w21
  40a22c:	bl	409bdc <ferror@plt+0x84ac>
  40a230:	mov	w20, w0
  40a234:	cmp	w23, #0xb
  40a238:	b.ne	40a258 <ferror@plt+0x8b28>  // b.any
  40a23c:	cmp	w21, #0x1
  40a240:	b.ne	40a258 <ferror@plt+0x8b28>  // b.any
  40a244:	eor	w8, w20, #0xf000
  40a248:	mov	w9, #0xb00                 	// #2816
  40a24c:	orr	w9, w8, w9
  40a250:	cmp	w8, #0x100
  40a254:	csel	w20, w9, w20, lt  // lt = tstop
  40a258:	cmp	w20, #0xfff
  40a25c:	ccmp	w19, #0x1, #0x0, gt
  40a260:	eor	w8, w20, #0xf000
  40a264:	csel	w0, w8, w20, eq  // eq = none
  40a268:	b	40a270 <ferror@plt+0x8b40>
  40a26c:	mov	w0, w20
  40a270:	ldp	x20, x19, [sp, #48]
  40a274:	ldp	x22, x21, [sp, #32]
  40a278:	ldr	x23, [sp, #16]
  40a27c:	ldp	x29, x30, [sp], #64
  40a280:	ret
  40a284:	stp	x29, x30, [sp, #-48]!
  40a288:	stp	x22, x21, [sp, #16]
  40a28c:	stp	x20, x19, [sp, #32]
  40a290:	mov	x29, sp
  40a294:	mov	w19, w1
  40a298:	cmp	w1, #0xff
  40a29c:	mov	x20, x0
  40a2a0:	b.hi	40a2b4 <ferror@plt+0x8b84>  // b.pmore
  40a2a4:	cmp	w19, #0x80
  40a2a8:	b.lt	40a348 <ferror@plt+0x8c18>  // b.tstop
  40a2ac:	ldr	w8, [x20]
  40a2b0:	tbz	w8, #4, 40a348 <ferror@plt+0x8c18>
  40a2b4:	eor	w8, w19, #0xf000
  40a2b8:	cmp	w8, #0xff
  40a2bc:	b.gt	40a2cc <ferror@plt+0x8b9c>
  40a2c0:	mov	w9, #0xb00                 	// #2816
  40a2c4:	orr	w19, w8, w9
  40a2c8:	b	40a350 <ferror@plt+0x8c20>
  40a2cc:	cmp	w19, #0x80
  40a2d0:	b.lt	40a350 <ferror@plt+0x8c20>  // b.tstop
  40a2d4:	asr	w22, w19, #8
  40a2d8:	cmp	w22, #0x8
  40a2dc:	b.eq	40a350 <ferror@plt+0x8c20>  // b.none
  40a2e0:	ldr	w8, [x20]
  40a2e4:	ubfx	w21, w8, #4, #1
  40a2e8:	cmp	w21, #0x0
  40a2ec:	cset	w8, ne  // ne = any
  40a2f0:	cset	w9, eq  // eq = none
  40a2f4:	cmp	w19, #0xfff
  40a2f8:	csel	w8, w8, w9, gt
  40a2fc:	tbnz	w8, #0, 40a350 <ferror@plt+0x8c20>
  40a300:	mov	x0, x20
  40a304:	mov	w1, w19
  40a308:	bl	409aa0 <ferror@plt+0x8370>
  40a30c:	cbz	x0, 40a324 <ferror@plt+0x8bf4>
  40a310:	mov	x1, x0
  40a314:	mov	x0, x20
  40a318:	mov	w2, w21
  40a31c:	bl	409bdc <ferror@plt+0x84ac>
  40a320:	mov	w19, w0
  40a324:	cmp	w22, #0xb
  40a328:	b.ne	40a350 <ferror@plt+0x8c20>  // b.any
  40a32c:	cbz	w21, 40a350 <ferror@plt+0x8c20>
  40a330:	eor	w8, w19, #0xf000
  40a334:	mov	w9, #0xb00                 	// #2816
  40a338:	orr	w9, w8, w9
  40a33c:	cmp	w8, #0x100
  40a340:	csel	w19, w9, w19, lt  // lt = tstop
  40a344:	b	40a350 <ferror@plt+0x8c20>
  40a348:	mov	w8, #0xb00                 	// #2816
  40a34c:	orr	w19, w19, w8
  40a350:	mov	w0, w19
  40a354:	ldp	x20, x19, [sp, #32]
  40a358:	ldp	x22, x21, [sp, #16]
  40a35c:	ldp	x29, x30, [sp], #48
  40a360:	ret
  40a364:	sub	sp, sp, #0xe0
  40a368:	stp	x29, x30, [sp, #208]
  40a36c:	add	x29, sp, #0xd0
  40a370:	stp	x6, x7, [x29, #-80]
  40a374:	stp	q0, q1, [sp]
  40a378:	stp	q2, q3, [sp, #32]
  40a37c:	stp	q4, q5, [sp, #64]
  40a380:	stp	q6, q7, [sp, #96]
  40a384:	ldr	x8, [x0]
  40a388:	cbz	x8, 40a3c4 <ferror@plt+0x8c94>
  40a38c:	mov	x8, #0xfffffffffffffff0    	// #-16
  40a390:	mov	x10, sp
  40a394:	movk	x8, #0xff80, lsl #32
  40a398:	add	x10, x10, #0x80
  40a39c:	stp	x10, x8, [x29, #-16]
  40a3a0:	sub	x8, x29, #0x50
  40a3a4:	add	x9, x29, #0x10
  40a3a8:	add	x8, x8, #0x10
  40a3ac:	stp	x9, x8, [x29, #-32]
  40a3b0:	ldp	q0, q1, [x29, #-32]
  40a3b4:	ldp	x8, x0, [x0]
  40a3b8:	sub	x6, x29, #0x40
  40a3bc:	stp	q0, q1, [x29, #-64]
  40a3c0:	blr	x8
  40a3c4:	ldp	x29, x30, [sp, #208]
  40a3c8:	add	sp, sp, #0xe0
  40a3cc:	ret
  40a3d0:	cbz	x0, 40a3d8 <ferror@plt+0x8ca8>
  40a3d4:	ldr	x0, [x0]
  40a3d8:	ret
  40a3dc:	cbz	x0, 40a3f0 <ferror@plt+0x8cc0>
  40a3e0:	mov	x8, x0
  40a3e4:	mov	w0, wzr
  40a3e8:	stp	x1, x2, [x8]
  40a3ec:	ret
  40a3f0:	mov	w0, #0xffffffff            	// #-1
  40a3f4:	ret
  40a3f8:	cbz	x0, 40a400 <ferror@plt+0x8cd0>
  40a3fc:	ldr	x0, [x0, #8]
  40a400:	ret
  40a404:	cbz	x0, 40a418 <ferror@plt+0x8ce8>
  40a408:	mov	x8, x0
  40a40c:	mov	w0, wzr
  40a410:	str	x1, [x8, #8]
  40a414:	ret
  40a418:	mov	w0, #0xffffffff            	// #-1
  40a41c:	ret
  40a420:	cbz	x0, 40a42c <ferror@plt+0x8cfc>
  40a424:	ldr	w0, [x0, #16]
  40a428:	ret
  40a42c:	mov	w0, #0xffffffff            	// #-1
  40a430:	ret
  40a434:	cbz	x0, 40a448 <ferror@plt+0x8d18>
  40a438:	mov	x8, x0
  40a43c:	mov	w0, wzr
  40a440:	str	w1, [x8, #16]
  40a444:	ret
  40a448:	mov	w0, #0xffffffff            	// #-1
  40a44c:	ret
  40a450:	stp	x29, x30, [sp, #-16]!
  40a454:	mov	x29, sp
  40a458:	mov	w0, #0x1                   	// #1
  40a45c:	mov	w1, #0x18                  	// #24
  40a460:	bl	4014f0 <calloc@plt>
  40a464:	cbz	x0, 40a488 <ferror@plt+0x8d58>
  40a468:	adrp	x8, 42f000 <ferror@plt+0x2d8d0>
  40a46c:	ldr	x8, [x8, #3992]
  40a470:	adrp	x9, 40a000 <ferror@plt+0x88d0>
  40a474:	add	x9, x9, #0x490
  40a478:	mov	w10, #0x3                   	// #3
  40a47c:	ldr	x8, [x8]
  40a480:	str	w10, [x0, #16]
  40a484:	stp	x9, x8, [x0]
  40a488:	ldp	x29, x30, [sp], #16
  40a48c:	ret
  40a490:	sub	sp, sp, #0x40
  40a494:	stp	x29, x30, [sp, #32]
  40a498:	str	x19, [sp, #48]
  40a49c:	add	x29, sp, #0x20
  40a4a0:	ldp	q1, q0, [x6]
  40a4a4:	mov	x2, x5
  40a4a8:	mov	x3, sp
  40a4ac:	mov	w1, #0x1                   	// #1
  40a4b0:	mov	x19, x0
  40a4b4:	stp	q1, q0, [sp]
  40a4b8:	bl	4014e0 <__vfprintf_chk@plt>
  40a4bc:	adrp	x2, 40c000 <ferror@plt+0xa8d0>
  40a4c0:	add	x2, x2, #0xd29
  40a4c4:	mov	w1, #0x1                   	// #1
  40a4c8:	mov	x0, x19
  40a4cc:	bl	4015c0 <__fprintf_chk@plt>
  40a4d0:	ldr	x19, [sp, #48]
  40a4d4:	ldp	x29, x30, [sp, #32]
  40a4d8:	add	sp, sp, #0x40
  40a4dc:	ret
  40a4e0:	cbz	x0, 40a4f4 <ferror@plt+0x8dc4>
  40a4e4:	stp	x29, x30, [sp, #-16]!
  40a4e8:	mov	x29, sp
  40a4ec:	bl	401610 <free@plt>
  40a4f0:	ldp	x29, x30, [sp], #16
  40a4f4:	mov	x0, xzr
  40a4f8:	ret
  40a4fc:	stp	x29, x30, [sp, #-32]!
  40a500:	stp	x20, x19, [sp, #16]
  40a504:	mov	x29, sp
  40a508:	mov	x20, x0
  40a50c:	mov	w0, #0x1                   	// #1
  40a510:	mov	w1, #0x1018                	// #4120
  40a514:	bl	4014f0 <calloc@plt>
  40a518:	mov	x19, x0
  40a51c:	cbz	x0, 40a544 <ferror@plt+0x8e14>
  40a520:	str	x20, [x19]
  40a524:	cbnz	x20, 40a544 <ferror@plt+0x8e14>
  40a528:	bl	40a450 <ferror@plt+0x8d20>
  40a52c:	str	x0, [x19]
  40a530:	cbz	x0, 40a540 <ferror@plt+0x8e10>
  40a534:	mov	w8, #0x1                   	// #1
  40a538:	str	w8, [x19, #8]
  40a53c:	b	40a544 <ferror@plt+0x8e14>
  40a540:	mov	x19, xzr
  40a544:	mov	x0, x19
  40a548:	ldp	x20, x19, [sp, #16]
  40a54c:	ldp	x29, x30, [sp], #32
  40a550:	ret
  40a554:	cbz	x0, 40a590 <ferror@plt+0x8e60>
  40a558:	stp	x29, x30, [sp, #-32]!
  40a55c:	str	x19, [sp, #16]
  40a560:	mov	x29, sp
  40a564:	ldrb	w8, [x0, #8]
  40a568:	mov	x19, x0
  40a56c:	tbz	w8, #0, 40a578 <ferror@plt+0x8e48>
  40a570:	ldr	x0, [x19]
  40a574:	bl	40a4e0 <ferror@plt+0x8db0>
  40a578:	ldr	x0, [x19, #16]
  40a57c:	cbz	x0, 40a598 <ferror@plt+0x8e68>
  40a580:	ldrb	w8, [x19, #8]
  40a584:	tbnz	w8, #1, 40a594 <ferror@plt+0x8e64>
  40a588:	bl	401430 <fclose@plt>
  40a58c:	b	40a598 <ferror@plt+0x8e68>
  40a590:	ret
  40a594:	bl	4016d0 <pclose@plt>
  40a598:	mov	x0, x19
  40a59c:	ldr	x19, [sp, #16]
  40a5a0:	ldp	x29, x30, [sp], #32
  40a5a4:	b	401610 <free@plt>
  40a5a8:	stp	x29, x30, [sp, #-32]!
  40a5ac:	str	x19, [sp, #16]
  40a5b0:	mov	x29, sp
  40a5b4:	cbz	x0, 40a5e0 <ferror@plt+0x8eb0>
  40a5b8:	mov	x19, x0
  40a5bc:	ldr	x0, [x0, #16]
  40a5c0:	cbz	x0, 40a5e0 <ferror@plt+0x8eb0>
  40a5c4:	ldrb	w8, [x19, #8]
  40a5c8:	tbnz	w8, #1, 40a5d4 <ferror@plt+0x8ea4>
  40a5cc:	bl	401430 <fclose@plt>
  40a5d0:	b	40a5d8 <ferror@plt+0x8ea8>
  40a5d4:	bl	4016d0 <pclose@plt>
  40a5d8:	str	xzr, [x19, #16]
  40a5dc:	strb	wzr, [x19, #24]
  40a5e0:	ldr	x19, [sp, #16]
  40a5e4:	ldp	x29, x30, [sp], #32
  40a5e8:	ret
  40a5ec:	add	x8, x0, #0x18
  40a5f0:	cmp	x0, #0x0
  40a5f4:	csel	x0, xzr, x8, eq  // eq = none
  40a5f8:	ret
  40a5fc:	stp	x29, x30, [sp, #-16]!
  40a600:	mov	x29, sp
  40a604:	add	x0, x0, #0x18
  40a608:	mov	w2, #0x1000                	// #4096
  40a60c:	bl	4016c0 <strncpy@plt>
  40a610:	mov	w0, wzr
  40a614:	ldp	x29, x30, [sp], #16
  40a618:	ret
  40a61c:	cbz	x0, 40a624 <ferror@plt+0x8ef4>
  40a620:	ldr	x0, [x0, #16]
  40a624:	ret
  40a628:	str	x1, [x0, #16]
  40a62c:	mov	w0, wzr
  40a630:	ret
  40a634:	sub	sp, sp, #0x140
  40a638:	stp	x29, x30, [sp, #224]
  40a63c:	stp	x28, x27, [sp, #240]
  40a640:	stp	x26, x25, [sp, #256]
  40a644:	stp	x24, x23, [sp, #272]
  40a648:	stp	x22, x21, [sp, #288]
  40a64c:	stp	x20, x19, [sp, #304]
  40a650:	add	x29, sp, #0xe0
  40a654:	ldr	x8, [x3, #16]
  40a658:	mov	x19, x3
  40a65c:	mov	x20, x0
  40a660:	cbz	x8, 40a6c8 <ferror@plt+0x8f98>
  40a664:	ldr	x0, [x19]
  40a668:	ldr	w8, [x0, #16]
  40a66c:	cmp	w8, #0x3
  40a670:	b.lt	40a6a0 <ferror@plt+0x8f70>  // b.tstop
  40a674:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40a678:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40a67c:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40a680:	add	x7, x19, #0x18
  40a684:	add	x2, x2, #0xc38
  40a688:	add	x4, x4, #0xc42
  40a68c:	add	x5, x5, #0xc4f
  40a690:	mov	w1, #0x3                   	// #3
  40a694:	mov	w3, #0x184                 	// #388
  40a698:	mov	x6, x20
  40a69c:	bl	40a364 <ferror@plt+0x8c34>
  40a6a0:	mov	w24, #0xffffffff            	// #-1
  40a6a4:	mov	w0, w24
  40a6a8:	ldp	x20, x19, [sp, #304]
  40a6ac:	ldp	x22, x21, [sp, #288]
  40a6b0:	ldp	x24, x23, [sp, #272]
  40a6b4:	ldp	x26, x25, [sp, #256]
  40a6b8:	ldp	x28, x27, [sp, #240]
  40a6bc:	ldp	x29, x30, [sp, #224]
  40a6c0:	add	sp, sp, #0x140
  40a6c4:	ret
  40a6c8:	ldr	w8, [x19, #8]
  40a6cc:	add	x23, x19, #0x18
  40a6d0:	mov	x22, x2
  40a6d4:	mov	x27, x1
  40a6d8:	and	w8, w8, #0xfffffffd
  40a6dc:	mov	w2, #0x1000                	// #4096
  40a6e0:	mov	x0, x23
  40a6e4:	mov	x1, x20
  40a6e8:	str	w8, [x19, #8]
  40a6ec:	bl	4016c0 <strncpy@plt>
  40a6f0:	mov	x0, x19
  40a6f4:	bl	40a9ac <ferror@plt+0x927c>
  40a6f8:	cbz	w0, 40a874 <ferror@plt+0x9144>
  40a6fc:	ldrb	w8, [x20]
  40a700:	cmp	w8, #0x2f
  40a704:	b.ne	40a880 <ferror@plt+0x9150>  // b.any
  40a708:	ldr	w8, [x19, #8]
  40a70c:	str	x27, [sp]
  40a710:	and	w8, w8, #0xfffffffd
  40a714:	str	w8, [x19, #8]
  40a718:	ldr	x27, [x22]
  40a71c:	cbz	x27, 40a87c <ferror@plt+0x914c>
  40a720:	mov	x0, x20
  40a724:	bl	4013c0 <strlen@plt>
  40a728:	adrp	x26, 414000 <ferror@plt+0x128d0>
  40a72c:	mov	x25, xzr
  40a730:	add	x8, x0, #0x1
  40a734:	add	x26, x26, #0xd38
  40a738:	mov	x21, x22
  40a73c:	str	x8, [sp, #8]
  40a740:	b	40a754 <ferror@plt+0x9024>
  40a744:	add	x25, x25, #0x1
  40a748:	add	x21, x22, x25, lsl #3
  40a74c:	ldr	x27, [x21]
  40a750:	cbz	x27, 40a87c <ferror@plt+0x914c>
  40a754:	mov	x0, x27
  40a758:	bl	4013c0 <strlen@plt>
  40a75c:	ldr	x8, [sp, #8]
  40a760:	add	x24, x8, x0
  40a764:	cmp	x24, #0x1, lsl #12
  40a768:	b.hi	40a744 <ferror@plt+0x9014>  // b.pmore
  40a76c:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40a770:	mov	w1, #0x1000                	// #4096
  40a774:	mov	w2, #0x1                   	// #1
  40a778:	mov	x3, #0xffffffffffffffff    	// #-1
  40a77c:	mov	x0, x23
  40a780:	add	x4, x4, #0xd3a
  40a784:	mov	x5, x20
  40a788:	mov	x6, x27
  40a78c:	bl	401420 <__snprintf_chk@plt>
  40a790:	add	x2, sp, #0x10
  40a794:	mov	w0, wzr
  40a798:	mov	x1, x23
  40a79c:	bl	401700 <__xstat@plt>
  40a7a0:	cbnz	w0, 40a7cc <ferror@plt+0x909c>
  40a7a4:	ldr	w8, [sp, #32]
  40a7a8:	and	w8, w8, #0xf000
  40a7ac:	cmp	w8, #0x8, lsl #12
  40a7b0:	b.ne	40a7cc <ferror@plt+0x909c>  // b.any
  40a7b4:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40a7b8:	mov	x0, x23
  40a7bc:	add	x1, x1, #0x327
  40a7c0:	bl	401440 <fopen@plt>
  40a7c4:	str	x0, [x19, #16]
  40a7c8:	cbnz	x0, 40a874 <ferror@plt+0x9144>
  40a7cc:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40a7d0:	ldr	x8, [x8, #480]
  40a7d4:	cbz	x8, 40a744 <ferror@plt+0x9014>
  40a7d8:	adrp	x27, 430000 <ferror@plt+0x2e8d0>
  40a7dc:	add	x27, x27, #0x1d8
  40a7e0:	b	40a7f0 <ferror@plt+0x90c0>
  40a7e4:	ldr	x8, [x27, #24]
  40a7e8:	add	x27, x27, #0x10
  40a7ec:	cbz	x8, 40a744 <ferror@plt+0x9014>
  40a7f0:	ldr	x28, [x27]
  40a7f4:	mov	x0, x28
  40a7f8:	bl	4013c0 <strlen@plt>
  40a7fc:	add	x8, x0, x24
  40a800:	cmp	x8, #0x1, lsl #12
  40a804:	b.hi	40a7e4 <ferror@plt+0x90b4>  // b.pmore
  40a808:	ldr	x6, [x21]
  40a80c:	mov	w1, #0x1000                	// #4096
  40a810:	mov	w2, #0x1                   	// #1
  40a814:	mov	x3, #0xffffffffffffffff    	// #-1
  40a818:	mov	x0, x23
  40a81c:	mov	x4, x26
  40a820:	mov	x5, x20
  40a824:	mov	x7, x28
  40a828:	bl	401420 <__snprintf_chk@plt>
  40a82c:	add	x2, sp, #0x10
  40a830:	mov	w0, wzr
  40a834:	mov	x1, x23
  40a838:	bl	401700 <__xstat@plt>
  40a83c:	cbnz	w0, 40a7e4 <ferror@plt+0x90b4>
  40a840:	ldr	w8, [sp, #32]
  40a844:	and	w8, w8, #0xf000
  40a848:	cmp	w8, #0x8, lsl #12
  40a84c:	b.ne	40a7e4 <ferror@plt+0x90b4>  // b.any
  40a850:	mov	w1, #0x4                   	// #4
  40a854:	mov	x0, x23
  40a858:	bl	401590 <access@plt>
  40a85c:	cbnz	w0, 40a7e4 <ferror@plt+0x90b4>
  40a860:	mov	x0, x27
  40a864:	mov	x1, x19
  40a868:	bl	40b1dc <ferror@plt+0x9aac>
  40a86c:	ldr	x27, [sp]
  40a870:	cbnz	w0, 40a880 <ferror@plt+0x9150>
  40a874:	mov	w24, wzr
  40a878:	b	40a6a4 <ferror@plt+0x8f74>
  40a87c:	ldr	x27, [sp]
  40a880:	ldr	x24, [x27]
  40a884:	cbz	x24, 40a954 <ferror@plt+0x9224>
  40a888:	adrp	x23, 414000 <ferror@plt+0x128d0>
  40a88c:	mov	x21, xzr
  40a890:	add	x23, x23, #0xd2d
  40a894:	mov	x0, x24
  40a898:	bl	4013c0 <strlen@plt>
  40a89c:	mov	x25, x0
  40a8a0:	cbz	x0, 40a8cc <ferror@plt+0x919c>
  40a8a4:	mov	w9, wzr
  40a8a8:	sub	x10, x24, #0x1
  40a8ac:	mov	x8, x25
  40a8b0:	ldrb	w11, [x10, x8]
  40a8b4:	cmp	w11, #0x2a
  40a8b8:	b.ne	40a8d4 <ferror@plt+0x91a4>  // b.any
  40a8bc:	sub	x8, x8, #0x1
  40a8c0:	add	w9, w9, #0x1
  40a8c4:	cbnz	x8, 40a8b0 <ferror@plt+0x9180>
  40a8c8:	b	40a8d8 <ferror@plt+0x91a8>
  40a8cc:	mov	x8, xzr
  40a8d0:	b	40a8d8 <ferror@plt+0x91a8>
  40a8d4:	mov	w25, w9
  40a8d8:	sub	x8, x8, #0x1
  40a8dc:	cmn	x8, #0x1
  40a8e0:	b.eq	40a90c <ferror@plt+0x91dc>  // b.none
  40a8e4:	ldrb	w9, [x24, x8]
  40a8e8:	sub	x8, x8, #0x1
  40a8ec:	cmp	w9, #0x2f
  40a8f0:	b.eq	40a8dc <ferror@plt+0x91ac>  // b.none
  40a8f4:	add	x1, x8, #0x2
  40a8f8:	mov	x0, x24
  40a8fc:	bl	401640 <strndup@plt>
  40a900:	mov	x26, x0
  40a904:	cbnz	x0, 40a91c <ferror@plt+0x91ec>
  40a908:	b	40a95c <ferror@plt+0x922c>
  40a90c:	mov	x0, x23
  40a910:	bl	401530 <strdup@plt>
  40a914:	mov	x26, x0
  40a918:	cbz	x0, 40a95c <ferror@plt+0x922c>
  40a91c:	mov	x0, x20
  40a920:	mov	x1, x26
  40a924:	mov	w2, w25
  40a928:	mov	x3, x22
  40a92c:	mov	x4, x19
  40a930:	bl	40aaf4 <ferror@plt+0x93c4>
  40a934:	mov	w24, w0
  40a938:	mov	x0, x26
  40a93c:	bl	401610 <free@plt>
  40a940:	cmp	w24, #0x0
  40a944:	b.le	40a6a4 <ferror@plt+0x8f74>
  40a948:	add	x21, x21, #0x1
  40a94c:	ldr	x24, [x27, x21, lsl #3]
  40a950:	cbnz	x24, 40a894 <ferror@plt+0x9164>
  40a954:	mov	w24, #0x1                   	// #1
  40a958:	b	40a6a4 <ferror@plt+0x8f74>
  40a95c:	bl	4016e0 <__errno_location@plt>
  40a960:	ldr	w0, [x0]
  40a964:	add	x1, sp, #0x10
  40a968:	mov	w2, #0xc8                  	// #200
  40a96c:	bl	4013f0 <__xpg_strerror_r@plt>
  40a970:	ldr	x0, [x19]
  40a974:	ldr	w8, [x0, #16]
  40a978:	cmp	w8, #0x3
  40a97c:	b.lt	40a6a0 <ferror@plt+0x8f70>  // b.tstop
  40a980:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40a984:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40a988:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40a98c:	add	x2, x2, #0xc38
  40a990:	add	x4, x4, #0xc42
  40a994:	add	x5, x5, #0xc83
  40a998:	add	x6, sp, #0x10
  40a99c:	mov	w1, #0x3                   	// #3
  40a9a0:	mov	w3, #0x1ad                 	// #429
  40a9a4:	bl	40a364 <ferror@plt+0x8c34>
  40a9a8:	b	40a6a0 <ferror@plt+0x8f70>
  40a9ac:	sub	sp, sp, #0x190
  40a9b0:	stp	x29, x30, [sp, #336]
  40a9b4:	str	x28, [sp, #352]
  40a9b8:	stp	x22, x21, [sp, #368]
  40a9bc:	stp	x20, x19, [sp, #384]
  40a9c0:	add	x29, sp, #0x150
  40a9c4:	add	x19, x0, #0x18
  40a9c8:	mov	x20, x0
  40a9cc:	sub	x2, x29, #0x80
  40a9d0:	mov	w0, wzr
  40a9d4:	mov	x1, x19
  40a9d8:	bl	401700 <__xstat@plt>
  40a9dc:	cmn	w0, #0x1
  40a9e0:	b.eq	40aacc <ferror@plt+0x939c>  // b.none
  40a9e4:	ldur	w8, [x29, #-112]
  40a9e8:	and	w8, w8, #0xf000
  40a9ec:	cmp	w8, #0x8, lsl #12
  40a9f0:	b.ne	40aac8 <ferror@plt+0x9398>  // b.any
  40a9f4:	mov	w1, #0x4                   	// #4
  40a9f8:	mov	x0, x19
  40a9fc:	bl	401590 <access@plt>
  40aa00:	cmn	w0, #0x1
  40aa04:	b.eq	40aacc <ferror@plt+0x939c>  // b.none
  40aa08:	mov	w1, #0x2e                  	// #46
  40aa0c:	mov	x0, x19
  40aa10:	bl	401560 <strrchr@plt>
  40aa14:	cbz	x0, 40aa4c <ferror@plt+0x931c>
  40aa18:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40aa1c:	ldr	x8, [x8, #480]
  40aa20:	cbz	x8, 40aa4c <ferror@plt+0x931c>
  40aa24:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  40aa28:	mov	x21, x0
  40aa2c:	add	x22, x22, #0x1d8
  40aa30:	ldr	x1, [x22]
  40aa34:	mov	x0, x21
  40aa38:	bl	4015d0 <strcmp@plt>
  40aa3c:	cbz	w0, 40aae4 <ferror@plt+0x93b4>
  40aa40:	ldr	x8, [x22, #24]
  40aa44:	add	x22, x22, #0x10
  40aa48:	cbnz	x8, 40aa30 <ferror@plt+0x9300>
  40aa4c:	ldr	w8, [x20, #8]
  40aa50:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40aa54:	add	x1, x1, #0x327
  40aa58:	mov	x0, x19
  40aa5c:	and	w8, w8, #0xfffffffd
  40aa60:	str	w8, [x20, #8]
  40aa64:	bl	401440 <fopen@plt>
  40aa68:	str	x0, [x20, #16]
  40aa6c:	cbz	x0, 40aa78 <ferror@plt+0x9348>
  40aa70:	mov	w0, wzr
  40aa74:	b	40aacc <ferror@plt+0x939c>
  40aa78:	bl	4016e0 <__errno_location@plt>
  40aa7c:	ldr	w0, [x0]
  40aa80:	add	x1, sp, #0x8
  40aa84:	mov	w2, #0xc8                  	// #200
  40aa88:	bl	4013f0 <__xpg_strerror_r@plt>
  40aa8c:	ldr	x0, [x20]
  40aa90:	ldr	w8, [x0, #16]
  40aa94:	cmp	w8, #0x3
  40aa98:	b.lt	40aac8 <ferror@plt+0x9398>  // b.tstop
  40aa9c:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40aaa0:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40aaa4:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40aaa8:	add	x2, x2, #0xc38
  40aaac:	add	x4, x4, #0xc8e
  40aab0:	add	x5, x5, #0xc9e
  40aab4:	add	x7, sp, #0x8
  40aab8:	mov	w1, #0x3                   	// #3
  40aabc:	mov	w3, #0x9c                  	// #156
  40aac0:	mov	x6, x19
  40aac4:	bl	40a364 <ferror@plt+0x8c34>
  40aac8:	mov	w0, #0xffffffff            	// #-1
  40aacc:	ldp	x20, x19, [sp, #384]
  40aad0:	ldp	x22, x21, [sp, #368]
  40aad4:	ldr	x28, [sp, #352]
  40aad8:	ldp	x29, x30, [sp, #336]
  40aadc:	add	sp, sp, #0x190
  40aae0:	ret
  40aae4:	mov	x0, x22
  40aae8:	mov	x1, x20
  40aaec:	bl	40b1dc <ferror@plt+0x9aac>
  40aaf0:	b	40aacc <ferror@plt+0x939c>
  40aaf4:	sub	sp, sp, #0x1c0
  40aaf8:	stp	x29, x30, [sp, #352]
  40aafc:	stp	x28, x27, [sp, #368]
  40ab00:	stp	x26, x25, [sp, #384]
  40ab04:	stp	x24, x23, [sp, #400]
  40ab08:	stp	x22, x21, [sp, #416]
  40ab0c:	stp	x20, x19, [sp, #432]
  40ab10:	add	x29, sp, #0x160
  40ab14:	stp	x4, x3, [sp, #80]
  40ab18:	ldr	w8, [x4, #8]
  40ab1c:	mov	x21, x0
  40ab20:	mov	x0, x1
  40ab24:	str	w2, [sp, #100]
  40ab28:	and	w8, w8, #0xfffffffd
  40ab2c:	str	xzr, [x4, #16]
  40ab30:	str	w8, [x4, #8]
  40ab34:	str	x1, [sp, #128]
  40ab38:	bl	4013c0 <strlen@plt>
  40ab3c:	mov	x20, x0
  40ab40:	mov	w1, #0x2f                  	// #47
  40ab44:	mov	x0, x21
  40ab48:	bl	401650 <strchr@plt>
  40ab4c:	mov	x27, x0
  40ab50:	cbz	x0, 40abc4 <ferror@plt+0x9494>
  40ab54:	sub	x1, x27, x21
  40ab58:	mov	x0, x21
  40ab5c:	bl	401640 <strndup@plt>
  40ab60:	mov	x19, x0
  40ab64:	cbnz	x0, 40abc8 <ferror@plt+0x9498>
  40ab68:	bl	4016e0 <__errno_location@plt>
  40ab6c:	ldr	w0, [x0]
  40ab70:	add	x1, sp, #0x90
  40ab74:	mov	w2, #0xc8                  	// #200
  40ab78:	bl	4013f0 <__xpg_strerror_r@plt>
  40ab7c:	ldr	x8, [sp, #80]
  40ab80:	ldr	x0, [x8]
  40ab84:	ldr	w8, [x0, #16]
  40ab88:	cmp	w8, #0x3
  40ab8c:	b.lt	40abb8 <ferror@plt+0x9488>  // b.tstop
  40ab90:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40ab94:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40ab98:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40ab9c:	add	x2, x2, #0xc38
  40aba0:	add	x4, x4, #0xd00
  40aba4:	add	x5, x5, #0xd10
  40aba8:	add	x6, sp, #0x90
  40abac:	mov	w1, #0x3                   	// #3
  40abb0:	mov	w3, #0x109                 	// #265
  40abb4:	bl	40a364 <ferror@plt+0x8c34>
  40abb8:	mov	w8, #0xffffffff            	// #-1
  40abbc:	str	w8, [sp, #124]
  40abc0:	b	40b0b4 <ferror@plt+0x9984>
  40abc4:	mov	x19, xzr
  40abc8:	str	xzr, [sp, #136]
  40abcc:	adrp	x3, 42f000 <ferror@plt+0x2d8d0>
  40abd0:	ldr	x3, [x3, #4000]
  40abd4:	ldr	x0, [sp, #128]
  40abd8:	add	x1, sp, #0x88
  40abdc:	mov	x2, xzr
  40abe0:	bl	401630 <scandir@plt>
  40abe4:	mov	w22, w0
  40abe8:	str	x19, [sp, #112]
  40abec:	tbnz	w0, #31, 40afec <ferror@plt+0x98bc>
  40abf0:	add	x9, x27, #0x1
  40abf4:	str	x9, [sp, #32]
  40abf8:	ldr	w9, [sp, #100]
  40abfc:	mov	x10, x21
  40ac00:	mov	w8, wzr
  40ac04:	add	x21, x20, #0x2
  40ac08:	sub	w9, w9, #0x1
  40ac0c:	str	w9, [sp, #28]
  40ac10:	ldr	x9, [sp, #80]
  40ac14:	mov	w19, w22
  40ac18:	str	xzr, [sp, #48]
  40ac1c:	str	x10, [sp, #64]
  40ac20:	add	x9, x9, #0x18
  40ac24:	str	x9, [sp, #104]
  40ac28:	add	x9, x10, #0x1
  40ac2c:	str	x9, [sp, #16]
  40ac30:	mov	w9, #0x1                   	// #1
  40ac34:	str	w9, [sp, #124]
  40ac38:	mov	w9, #0xffffffff            	// #-1
  40ac3c:	str	w9, [sp, #76]
  40ac40:	str	w22, [sp, #60]
  40ac44:	str	w8, [sp, #96]
  40ac48:	cbz	w22, 40af0c <ferror@plt+0x97dc>
  40ac4c:	mov	w10, w8
  40ac50:	ldr	w8, [sp, #100]
  40ac54:	mov	x23, xzr
  40ac58:	cmp	w8, #0x0
  40ac5c:	cset	w8, ne  // ne = any
  40ac60:	cmp	x27, #0x0
  40ac64:	cset	w9, ne  // ne = any
  40ac68:	cmp	w10, #0x0
  40ac6c:	cset	w10, ne  // ne = any
  40ac70:	and	w24, w8, w10
  40ac74:	orr	w28, w9, w10
  40ac78:	b	40aca8 <ferror@plt+0x9578>
  40ac7c:	ldr	w9, [sp, #76]
  40ac80:	ldr	x8, [sp, #48]
  40ac84:	str	wzr, [sp, #124]
  40ac88:	cmp	w22, w9
  40ac8c:	csel	x8, x25, x8, cc  // cc = lo, ul, last
  40ac90:	csel	w9, w22, w9, cc  // cc = lo, ul, last
  40ac94:	str	x8, [sp, #48]
  40ac98:	str	w9, [sp, #76]
  40ac9c:	add	x23, x23, #0x1
  40aca0:	cmp	x23, x19
  40aca4:	b.eq	40af0c <ferror@plt+0x97dc>  // b.none
  40aca8:	ldr	x22, [sp, #136]
  40acac:	ldr	x8, [x22, x23, lsl #3]
  40acb0:	add	x26, x8, #0x13
  40acb4:	mov	x0, x26
  40acb8:	bl	4013c0 <strlen@plt>
  40acbc:	mov	x20, x0
  40acc0:	cmp	x0, #0x2
  40acc4:	b.hi	40acf0 <ferror@plt+0x95c0>  // b.pmore
  40acc8:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40accc:	mov	x0, x26
  40acd0:	add	x1, x1, #0xd2d
  40acd4:	bl	4015d0 <strcmp@plt>
  40acd8:	cbz	w0, 40ac9c <ferror@plt+0x956c>
  40acdc:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40ace0:	mov	x0, x26
  40ace4:	add	x1, x1, #0xd2c
  40ace8:	bl	4015d0 <strcmp@plt>
  40acec:	cbz	w0, 40ac9c <ferror@plt+0x956c>
  40acf0:	add	x20, x21, x20
  40acf4:	cmp	x20, #0x1, lsl #12
  40acf8:	b.hi	40ac9c <ferror@plt+0x956c>  // b.pmore
  40acfc:	cbz	x27, 40ad18 <ferror@plt+0x95e8>
  40ad00:	ldr	x1, [sp, #112]
  40ad04:	mov	x0, x26
  40ad08:	bl	4015d0 <strcmp@plt>
  40ad0c:	cmp	w0, #0x0
  40ad10:	cset	w25, eq  // eq = none
  40ad14:	b	40ad1c <ferror@plt+0x95ec>
  40ad18:	mov	w25, wzr
  40ad1c:	orr	w8, w24, w25
  40ad20:	cmp	w8, #0x1
  40ad24:	b.ne	40add0 <ferror@plt+0x96a0>  // b.any
  40ad28:	mov	x0, x20
  40ad2c:	bl	401450 <malloc@plt>
  40ad30:	cbz	x0, 40b044 <ferror@plt+0x9914>
  40ad34:	ldr	x8, [x22, x23, lsl #3]
  40ad38:	ldr	x4, [sp, #128]
  40ad3c:	adrp	x3, 414000 <ferror@plt+0x128d0>
  40ad40:	mov	w1, #0x1                   	// #1
  40ad44:	add	x5, x8, #0x13
  40ad48:	mov	x2, #0xffffffffffffffff    	// #-1
  40ad4c:	add	x3, x3, #0xd2f
  40ad50:	mov	x26, x0
  40ad54:	bl	4013d0 <__sprintf_chk@plt>
  40ad58:	add	x2, sp, #0x90
  40ad5c:	mov	w0, wzr
  40ad60:	mov	x1, x26
  40ad64:	bl	401700 <__xstat@plt>
  40ad68:	cbnz	w0, 40adc0 <ferror@plt+0x9690>
  40ad6c:	ldr	w8, [sp, #160]
  40ad70:	and	w8, w8, #0xf000
  40ad74:	cmp	w8, #0x4, lsl #12
  40ad78:	b.ne	40adc0 <ferror@plt+0x9690>  // b.any
  40ad7c:	cbz	w25, 40ad98 <ferror@plt+0x9668>
  40ad80:	ldr	x0, [sp, #32]
  40ad84:	ldp	x4, x3, [sp, #80]
  40ad88:	mov	x1, x26
  40ad8c:	mov	w2, wzr
  40ad90:	bl	40aaf4 <ferror@plt+0x93c4>
  40ad94:	str	w0, [sp, #124]
  40ad98:	ldr	w8, [sp, #100]
  40ad9c:	cbz	w8, 40adc0 <ferror@plt+0x9690>
  40ada0:	ldr	w8, [sp, #124]
  40ada4:	cbz	w8, 40adc0 <ferror@plt+0x9690>
  40ada8:	ldr	x0, [sp, #64]
  40adac:	ldr	w2, [sp, #28]
  40adb0:	ldp	x4, x3, [sp, #80]
  40adb4:	mov	x1, x26
  40adb8:	bl	40aaf4 <ferror@plt+0x93c4>
  40adbc:	str	w0, [sp, #124]
  40adc0:	mov	x0, x26
  40adc4:	bl	401610 <free@plt>
  40adc8:	ldr	w8, [sp, #124]
  40adcc:	cbz	w8, 40b054 <ferror@plt+0x9924>
  40add0:	tbnz	w28, #0, 40ac9c <ferror@plt+0x956c>
  40add4:	ldp	x5, x8, [sp, #128]
  40add8:	ldr	x20, [sp, #104]
  40addc:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40ade0:	mov	w1, #0x1000                	// #4096
  40ade4:	ldr	x8, [x8, x23, lsl #3]
  40ade8:	mov	w2, #0x1                   	// #1
  40adec:	mov	x3, #0xffffffffffffffff    	// #-1
  40adf0:	mov	x0, x20
  40adf4:	add	x6, x8, #0x13
  40adf8:	add	x4, x4, #0xd2f
  40adfc:	bl	401420 <__snprintf_chk@plt>
  40ae00:	add	x2, sp, #0x90
  40ae04:	mov	w0, wzr
  40ae08:	mov	x1, x20
  40ae0c:	bl	401700 <__xstat@plt>
  40ae10:	cbnz	w0, 40ac9c <ferror@plt+0x956c>
  40ae14:	ldr	w8, [sp, #160]
  40ae18:	and	w8, w8, #0xf000
  40ae1c:	cmp	w8, #0x8, lsl #12
  40ae20:	b.ne	40ac9c <ferror@plt+0x956c>  // b.any
  40ae24:	ldr	x8, [sp, #136]
  40ae28:	ldr	x26, [x8, x23, lsl #3]
  40ae2c:	ldrb	w9, [x26, #19]!
  40ae30:	ldr	x8, [sp, #64]
  40ae34:	ldrb	w8, [x8]
  40ae38:	cbz	w9, 40ae5c <ferror@plt+0x972c>
  40ae3c:	cmp	w9, w8
  40ae40:	b.ne	40ae5c <ferror@plt+0x972c>  // b.any
  40ae44:	ldr	x9, [sp, #16]
  40ae48:	ldrb	w10, [x26, #1]!
  40ae4c:	ldrb	w8, [x9], #1
  40ae50:	cbz	w10, 40ae5c <ferror@plt+0x972c>
  40ae54:	cmp	w10, w8
  40ae58:	b.eq	40ae48 <ferror@plt+0x9718>  // b.none
  40ae5c:	cbnz	w8, 40ac9c <ferror@plt+0x956c>
  40ae60:	ldr	x8, [sp, #88]
  40ae64:	ldr	x20, [x8]
  40ae68:	cbz	x20, 40ac9c <ferror@plt+0x956c>
  40ae6c:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40ae70:	ldr	x8, [x8, #480]
  40ae74:	mov	w22, wzr
  40ae78:	str	x8, [sp, #40]
  40ae7c:	b	40ae90 <ferror@plt+0x9760>
  40ae80:	ldr	x8, [sp, #88]
  40ae84:	add	w22, w22, #0x1
  40ae88:	ldr	x20, [x8, w22, uxtw #3]
  40ae8c:	cbz	x20, 40ac9c <ferror@plt+0x956c>
  40ae90:	mov	x0, x26
  40ae94:	mov	x1, x20
  40ae98:	bl	4015d0 <strcmp@plt>
  40ae9c:	cbz	w0, 40aef4 <ferror@plt+0x97c4>
  40aea0:	mov	x0, x20
  40aea4:	bl	4013c0 <strlen@plt>
  40aea8:	mov	x25, x0
  40aeac:	mov	x0, x26
  40aeb0:	mov	x1, x20
  40aeb4:	mov	x2, x25
  40aeb8:	bl	401490 <strncmp@plt>
  40aebc:	ldr	x8, [sp, #40]
  40aec0:	cbz	x8, 40ae80 <ferror@plt+0x9750>
  40aec4:	cbnz	w0, 40ae80 <ferror@plt+0x9750>
  40aec8:	add	x20, x26, x25
  40aecc:	adrp	x25, 430000 <ferror@plt+0x2e8d0>
  40aed0:	add	x25, x25, #0x1d8
  40aed4:	ldr	x1, [x25]
  40aed8:	mov	x0, x20
  40aedc:	bl	4015d0 <strcmp@plt>
  40aee0:	cbz	w0, 40ac7c <ferror@plt+0x954c>
  40aee4:	ldr	x8, [x25, #24]
  40aee8:	add	x25, x25, #0x10
  40aeec:	cbnz	x8, 40aed4 <ferror@plt+0x97a4>
  40aef0:	b	40ae80 <ferror@plt+0x9750>
  40aef4:	ldr	w9, [sp, #76]
  40aef8:	ldr	x8, [sp, #48]
  40aefc:	str	wzr, [sp, #124]
  40af00:	cmp	w22, w9
  40af04:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40af08:	b	40ac90 <ferror@plt+0x9560>
  40af0c:	ldr	w22, [sp, #60]
  40af10:	ldr	w24, [sp, #96]
  40af14:	cbnz	w24, 40afd4 <ferror@plt+0x98a4>
  40af18:	ldr	w8, [sp, #76]
  40af1c:	cmn	w8, #0x1
  40af20:	b.eq	40afd4 <ferror@plt+0x98a4>  // b.none
  40af24:	ldr	x8, [sp, #88]
  40af28:	ldr	w9, [sp, #76]
  40af2c:	ldr	x20, [sp, #48]
  40af30:	ldr	x7, [x8, w9, uxtw #3]
  40af34:	cbz	x20, 40af78 <ferror@plt+0x9848>
  40af38:	ldr	x8, [x20]
  40af3c:	ldr	x0, [sp, #104]
  40af40:	ldr	x5, [sp, #128]
  40af44:	ldr	x6, [sp, #64]
  40af48:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40af4c:	mov	w1, #0x1000                	// #4096
  40af50:	mov	w2, #0x1                   	// #1
  40af54:	mov	x3, #0xffffffffffffffff    	// #-1
  40af58:	add	x4, x4, #0xd35
  40af5c:	str	x8, [sp]
  40af60:	bl	401420 <__snprintf_chk@plt>
  40af64:	ldr	x1, [sp, #80]
  40af68:	mov	x0, x20
  40af6c:	bl	40b1dc <ferror@plt+0x9aac>
  40af70:	tbz	w0, #31, 40afd4 <ferror@plt+0x98a4>
  40af74:	b	40b048 <ferror@plt+0x9918>
  40af78:	ldr	x23, [sp, #104]
  40af7c:	ldr	x5, [sp, #128]
  40af80:	ldr	x6, [sp, #64]
  40af84:	adrp	x8, 40c000 <ferror@plt+0xa8d0>
  40af88:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40af8c:	mov	w1, #0x1000                	// #4096
  40af90:	mov	w2, #0x1                   	// #1
  40af94:	mov	x3, #0xffffffffffffffff    	// #-1
  40af98:	add	x8, x8, #0xc1f
  40af9c:	mov	x0, x23
  40afa0:	add	x4, x4, #0xd35
  40afa4:	str	x8, [sp]
  40afa8:	bl	401420 <__snprintf_chk@plt>
  40afac:	ldr	x20, [sp, #80]
  40afb0:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40afb4:	mov	x0, x23
  40afb8:	add	x1, x1, #0x327
  40afbc:	ldr	w8, [x20, #8]
  40afc0:	and	w8, w8, #0xfffffffd
  40afc4:	str	w8, [x20, #8]
  40afc8:	bl	401440 <fopen@plt>
  40afcc:	str	x0, [x20, #16]
  40afd0:	cbz	x0, 40b0d8 <ferror@plt+0x99a8>
  40afd4:	ldr	w8, [sp, #100]
  40afd8:	cmp	w8, #0x1
  40afdc:	b.lt	40b05c <ferror@plt+0x992c>  // b.tstop
  40afe0:	mov	w8, #0x1                   	// #1
  40afe4:	cbz	w24, 40ac44 <ferror@plt+0x9514>
  40afe8:	b	40b05c <ferror@plt+0x992c>
  40afec:	bl	4016e0 <__errno_location@plt>
  40aff0:	ldr	w0, [x0]
  40aff4:	add	x1, sp, #0x90
  40aff8:	mov	w2, #0xc8                  	// #200
  40affc:	bl	4013f0 <__xpg_strerror_r@plt>
  40b000:	ldr	x8, [sp, #80]
  40b004:	ldr	x0, [x8]
  40b008:	ldr	w8, [x0, #16]
  40b00c:	cmp	w8, #0x7
  40b010:	b.lt	40b048 <ferror@plt+0x9918>  // b.tstop
  40b014:	ldr	x6, [sp, #128]
  40b018:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b01c:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b020:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40b024:	add	x2, x2, #0xc38
  40b028:	add	x4, x4, #0xd00
  40b02c:	add	x5, x5, #0xd1c
  40b030:	add	x7, sp, #0x90
  40b034:	mov	w1, #0x7                   	// #7
  40b038:	mov	w3, #0x114                 	// #276
  40b03c:	bl	40a364 <ferror@plt+0x8c34>
  40b040:	b	40b048 <ferror@plt+0x9918>
  40b044:	ldr	w22, [sp, #60]
  40b048:	mov	w8, #0xffffffff            	// #-1
  40b04c:	str	w8, [sp, #124]
  40b050:	b	40b05c <ferror@plt+0x992c>
  40b054:	ldr	w22, [sp, #60]
  40b058:	str	wzr, [sp, #124]
  40b05c:	ldr	x0, [sp, #136]
  40b060:	ldr	x21, [sp, #112]
  40b064:	cbz	x0, 40b0a8 <ferror@plt+0x9978>
  40b068:	cmp	w22, #0x1
  40b06c:	b.lt	40b0a4 <ferror@plt+0x9974>  // b.tstop
  40b070:	ldr	x0, [x0]
  40b074:	bl	401610 <free@plt>
  40b078:	cmp	w22, #0x1
  40b07c:	b.eq	40b0a0 <ferror@plt+0x9970>  // b.none
  40b080:	mov	w19, w22
  40b084:	mov	w20, #0x1                   	// #1
  40b088:	ldr	x8, [sp, #136]
  40b08c:	ldr	x0, [x8, x20, lsl #3]
  40b090:	bl	401610 <free@plt>
  40b094:	add	x20, x20, #0x1
  40b098:	cmp	x19, x20
  40b09c:	b.ne	40b088 <ferror@plt+0x9958>  // b.any
  40b0a0:	ldr	x0, [sp, #136]
  40b0a4:	bl	401610 <free@plt>
  40b0a8:	cbz	x21, 40b0b4 <ferror@plt+0x9984>
  40b0ac:	mov	x0, x21
  40b0b0:	bl	401610 <free@plt>
  40b0b4:	ldr	w0, [sp, #124]
  40b0b8:	ldp	x20, x19, [sp, #432]
  40b0bc:	ldp	x22, x21, [sp, #416]
  40b0c0:	ldp	x24, x23, [sp, #400]
  40b0c4:	ldp	x26, x25, [sp, #384]
  40b0c8:	ldp	x28, x27, [sp, #368]
  40b0cc:	ldp	x29, x30, [sp, #352]
  40b0d0:	add	sp, sp, #0x1c0
  40b0d4:	ret
  40b0d8:	bl	4016e0 <__errno_location@plt>
  40b0dc:	ldr	w0, [x0]
  40b0e0:	add	x1, sp, #0x90
  40b0e4:	mov	w2, #0xc8                  	// #200
  40b0e8:	bl	4013f0 <__xpg_strerror_r@plt>
  40b0ec:	ldr	x8, [sp, #80]
  40b0f0:	ldr	x0, [x8]
  40b0f4:	ldr	w8, [x0, #16]
  40b0f8:	cmp	w8, #0x3
  40b0fc:	b.lt	40b048 <ferror@plt+0x9918>  // b.tstop
  40b100:	ldr	x6, [sp, #104]
  40b104:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b108:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b10c:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40b110:	add	x2, x2, #0xc38
  40b114:	add	x4, x4, #0xd00
  40b118:	add	x5, x5, #0xc9e
  40b11c:	add	x7, sp, #0x90
  40b120:	mov	w1, #0x3                   	// #3
  40b124:	mov	w3, #0x160                 	// #352
  40b128:	b	40b03c <ferror@plt+0x990c>
  40b12c:	stp	x29, x30, [sp, #-48]!
  40b130:	str	x21, [sp, #16]
  40b134:	stp	x20, x19, [sp, #32]
  40b138:	mov	x29, sp
  40b13c:	mov	x20, x1
  40b140:	mov	x21, x0
  40b144:	mov	w0, #0x1                   	// #1
  40b148:	mov	w1, #0x1018                	// #4120
  40b14c:	bl	4014f0 <calloc@plt>
  40b150:	mov	x19, x0
  40b154:	cbz	x0, 40b1c8 <ferror@plt+0x9a98>
  40b158:	str	x21, [x19]
  40b15c:	cbnz	x21, 40b174 <ferror@plt+0x9a44>
  40b160:	bl	40a450 <ferror@plt+0x8d20>
  40b164:	str	x0, [x19]
  40b168:	cbz	x0, 40b1c4 <ferror@plt+0x9a94>
  40b16c:	mov	w8, #0x1                   	// #1
  40b170:	str	w8, [x19, #8]
  40b174:	add	x0, x19, #0x18
  40b178:	mov	w2, #0x1000                	// #4096
  40b17c:	mov	x1, x20
  40b180:	bl	4016c0 <strncpy@plt>
  40b184:	mov	x0, x19
  40b188:	bl	40a9ac <ferror@plt+0x927c>
  40b18c:	tbz	w0, #31, 40b1c8 <ferror@plt+0x9a98>
  40b190:	ldrb	w8, [x19, #8]
  40b194:	tbz	w8, #0, 40b1a0 <ferror@plt+0x9a70>
  40b198:	ldr	x0, [x19]
  40b19c:	bl	40a4e0 <ferror@plt+0x8db0>
  40b1a0:	ldr	x0, [x19, #16]
  40b1a4:	cbz	x0, 40b1bc <ferror@plt+0x9a8c>
  40b1a8:	ldrb	w8, [x19, #8]
  40b1ac:	tbnz	w8, #1, 40b1b8 <ferror@plt+0x9a88>
  40b1b0:	bl	401430 <fclose@plt>
  40b1b4:	b	40b1bc <ferror@plt+0x9a8c>
  40b1b8:	bl	4016d0 <pclose@plt>
  40b1bc:	mov	x0, x19
  40b1c0:	bl	401610 <free@plt>
  40b1c4:	mov	x19, xzr
  40b1c8:	mov	x0, x19
  40b1cc:	ldp	x20, x19, [sp, #32]
  40b1d0:	ldr	x21, [sp, #16]
  40b1d4:	ldp	x29, x30, [sp], #48
  40b1d8:	ret
  40b1dc:	sub	sp, sp, #0x100
  40b1e0:	stp	x29, x30, [sp, #208]
  40b1e4:	stp	x22, x21, [sp, #224]
  40b1e8:	stp	x20, x19, [sp, #240]
  40b1ec:	add	x29, sp, #0xd0
  40b1f0:	ldr	x21, [x0, #8]
  40b1f4:	mov	x20, x1
  40b1f8:	mov	x0, x21
  40b1fc:	bl	4013c0 <strlen@plt>
  40b200:	add	x22, x20, #0x18
  40b204:	mov	x19, x0
  40b208:	mov	x0, x22
  40b20c:	bl	4013c0 <strlen@plt>
  40b210:	add	x8, x19, x0
  40b214:	add	x0, x8, #0x2
  40b218:	bl	401450 <malloc@plt>
  40b21c:	cbz	x0, 40b2c8 <ferror@plt+0x9b98>
  40b220:	adrp	x3, 414000 <ferror@plt+0x128d0>
  40b224:	add	x3, x3, #0xcec
  40b228:	mov	w1, #0x1                   	// #1
  40b22c:	mov	x2, #0xffffffffffffffff    	// #-1
  40b230:	mov	x4, x21
  40b234:	mov	x5, x22
  40b238:	mov	x19, x0
  40b23c:	bl	4013d0 <__sprintf_chk@plt>
  40b240:	adrp	x1, 410000 <ferror@plt+0xe8d0>
  40b244:	add	x1, x1, #0x327
  40b248:	mov	x0, x19
  40b24c:	bl	401480 <popen@plt>
  40b250:	ldr	w8, [x20, #8]
  40b254:	str	x0, [x20, #16]
  40b258:	mov	x0, x19
  40b25c:	orr	w8, w8, #0x2
  40b260:	str	w8, [x20, #8]
  40b264:	bl	401610 <free@plt>
  40b268:	ldr	x8, [x20, #16]
  40b26c:	cbz	x8, 40b278 <ferror@plt+0x9b48>
  40b270:	mov	w0, wzr
  40b274:	b	40b2cc <ferror@plt+0x9b9c>
  40b278:	bl	4016e0 <__errno_location@plt>
  40b27c:	ldr	w0, [x0]
  40b280:	add	x1, sp, #0x8
  40b284:	mov	w2, #0xc8                  	// #200
  40b288:	bl	4013f0 <__xpg_strerror_r@plt>
  40b28c:	ldr	x0, [x20]
  40b290:	ldr	w8, [x0, #16]
  40b294:	cmp	w8, #0x3
  40b298:	b.lt	40b2c8 <ferror@plt+0x9b98>  // b.tstop
  40b29c:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b2a0:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b2a4:	adrp	x5, 414000 <ferror@plt+0x128d0>
  40b2a8:	add	x2, x2, #0xc38
  40b2ac:	add	x4, x4, #0xc94
  40b2b0:	add	x5, x5, #0xcf2
  40b2b4:	add	x7, sp, #0x8
  40b2b8:	mov	w1, #0x3                   	// #3
  40b2bc:	mov	w3, #0x7b                  	// #123
  40b2c0:	mov	x6, x19
  40b2c4:	bl	40a364 <ferror@plt+0x8c34>
  40b2c8:	mov	w0, #0xffffffff            	// #-1
  40b2cc:	ldp	x20, x19, [sp, #240]
  40b2d0:	ldp	x22, x21, [sp, #224]
  40b2d4:	ldp	x29, x30, [sp, #208]
  40b2d8:	add	sp, sp, #0x100
  40b2dc:	ret
  40b2e0:	stp	x29, x30, [sp, #-64]!
  40b2e4:	str	x23, [sp, #16]
  40b2e8:	stp	x22, x21, [sp, #32]
  40b2ec:	stp	x20, x19, [sp, #48]
  40b2f0:	mov	x29, sp
  40b2f4:	mov	w19, #0xffffffea            	// #-22
  40b2f8:	mov	w23, #0x16                  	// #22
  40b2fc:	cbz	x0, 40b344 <ferror@plt+0x9c14>
  40b300:	mov	x20, x2
  40b304:	mov	x22, x1
  40b308:	orr	x8, x2, x1
  40b30c:	tbnz	x8, #63, 40b344 <ferror@plt+0x9c14>
  40b310:	movi	v0.2d, #0x0
  40b314:	mov	x21, x0
  40b318:	stp	q0, q0, [x0]
  40b31c:	mov	x0, x20
  40b320:	mov	x1, x22
  40b324:	bl	4014f0 <calloc@plt>
  40b328:	mov	w19, wzr
  40b32c:	stp	x0, x22, [x21]
  40b330:	str	x20, [x21, #24]
  40b334:	cbz	x20, 40b34c <ferror@plt+0x9c1c>
  40b338:	cbnz	x0, 40b34c <ferror@plt+0x9c1c>
  40b33c:	mov	w19, #0xfffffff4            	// #-12
  40b340:	mov	w23, #0xc                   	// #12
  40b344:	bl	4016e0 <__errno_location@plt>
  40b348:	str	w23, [x0]
  40b34c:	mov	w0, w19
  40b350:	ldp	x20, x19, [sp, #48]
  40b354:	ldp	x22, x21, [sp, #32]
  40b358:	ldr	x23, [sp, #16]
  40b35c:	ldp	x29, x30, [sp], #64
  40b360:	ret
  40b364:	stp	x29, x30, [sp, #-32]!
  40b368:	str	x19, [sp, #16]
  40b36c:	mov	x29, sp
  40b370:	cbz	x0, 40b390 <ferror@plt+0x9c60>
  40b374:	mov	x19, x0
  40b378:	ldr	x0, [x0]
  40b37c:	bl	401610 <free@plt>
  40b380:	mov	w0, wzr
  40b384:	movi	v0.2d, #0x0
  40b388:	stp	q0, q0, [x19]
  40b38c:	b	40b3a0 <ferror@plt+0x9c70>
  40b390:	bl	4016e0 <__errno_location@plt>
  40b394:	mov	w8, #0x16                  	// #22
  40b398:	str	w8, [x0]
  40b39c:	mov	w0, #0xffffffea            	// #-22
  40b3a0:	ldr	x19, [sp, #16]
  40b3a4:	ldp	x29, x30, [sp], #32
  40b3a8:	ret
  40b3ac:	stp	x29, x30, [sp, #-32]!
  40b3b0:	str	x19, [sp, #16]
  40b3b4:	mov	x29, sp
  40b3b8:	cbz	x0, 40b3e0 <ferror@plt+0x9cb0>
  40b3bc:	mov	x19, x0
  40b3c0:	ldr	x9, [x0, #24]
  40b3c4:	ldp	x0, x8, [x0]
  40b3c8:	mov	w1, wzr
  40b3cc:	mul	x2, x9, x8
  40b3d0:	bl	4014d0 <memset@plt>
  40b3d4:	mov	w0, wzr
  40b3d8:	str	xzr, [x19, #16]
  40b3dc:	b	40b3f0 <ferror@plt+0x9cc0>
  40b3e0:	bl	4016e0 <__errno_location@plt>
  40b3e4:	mov	w8, #0x16                  	// #22
  40b3e8:	str	w8, [x0]
  40b3ec:	mov	w0, #0xffffffea            	// #-22
  40b3f0:	ldr	x19, [sp, #16]
  40b3f4:	ldp	x29, x30, [sp], #32
  40b3f8:	ret
  40b3fc:	stp	x29, x30, [sp, #-16]!
  40b400:	mov	x29, sp
  40b404:	cbz	x0, 40b44c <ferror@plt+0x9d1c>
  40b408:	tbnz	x1, #63, 40b44c <ferror@plt+0x9d1c>
  40b40c:	ldr	x8, [x0, #24]
  40b410:	cmp	x8, x1
  40b414:	b.le	40b44c <ferror@plt+0x9d1c>
  40b418:	ldr	x8, [x0, #8]
  40b41c:	cmp	x8, #0x1
  40b420:	b.lt	40b440 <ferror@plt+0x9d10>  // b.tstop
  40b424:	ldr	x9, [x0]
  40b428:	madd	x9, x8, x1, x9
  40b42c:	ldrb	w10, [x9]
  40b430:	cbnz	w10, 40b468 <ferror@plt+0x9d38>
  40b434:	subs	x8, x8, #0x1
  40b438:	add	x9, x9, #0x1
  40b43c:	b.ne	40b42c <ferror@plt+0x9cfc>  // b.any
  40b440:	mov	w0, wzr
  40b444:	ldp	x29, x30, [sp], #16
  40b448:	ret
  40b44c:	bl	4016e0 <__errno_location@plt>
  40b450:	mov	x8, x0
  40b454:	mov	w9, #0x16                  	// #22
  40b458:	mov	w0, wzr
  40b45c:	str	w9, [x8]
  40b460:	ldp	x29, x30, [sp], #16
  40b464:	ret
  40b468:	mov	w0, #0x1                   	// #1
  40b46c:	ldp	x29, x30, [sp], #16
  40b470:	ret
  40b474:	stp	x29, x30, [sp, #-16]!
  40b478:	mov	x29, sp
  40b47c:	cbz	x0, 40b4a0 <ferror@plt+0x9d70>
  40b480:	tbnz	x1, #63, 40b4a0 <ferror@plt+0x9d70>
  40b484:	ldr	x8, [x0, #24]
  40b488:	cmp	x8, x1
  40b48c:	b.le	40b4a0 <ferror@plt+0x9d70>
  40b490:	ldp	x8, x9, [x0]
  40b494:	madd	x0, x9, x1, x8
  40b498:	ldp	x29, x30, [sp], #16
  40b49c:	ret
  40b4a0:	bl	4016e0 <__errno_location@plt>
  40b4a4:	mov	x8, x0
  40b4a8:	mov	w9, #0x16                  	// #22
  40b4ac:	mov	x0, xzr
  40b4b0:	str	w9, [x8]
  40b4b4:	ldp	x29, x30, [sp], #16
  40b4b8:	ret
  40b4bc:	stp	x29, x30, [sp, #-16]!
  40b4c0:	mov	x29, sp
  40b4c4:	cbz	x0, 40b4e8 <ferror@plt+0x9db8>
  40b4c8:	tbnz	x1, #63, 40b4e8 <ferror@plt+0x9db8>
  40b4cc:	ldr	x8, [x0, #24]
  40b4d0:	cmp	x8, x1
  40b4d4:	b.le	40b4e8 <ferror@plt+0x9db8>
  40b4d8:	ldr	x8, [x0]
  40b4dc:	ldr	x0, [x8, x1, lsl #3]
  40b4e0:	ldp	x29, x30, [sp], #16
  40b4e4:	ret
  40b4e8:	bl	4016e0 <__errno_location@plt>
  40b4ec:	mov	x8, x0
  40b4f0:	mov	w9, #0x16                  	// #22
  40b4f4:	mov	x0, xzr
  40b4f8:	str	w9, [x8]
  40b4fc:	ldp	x29, x30, [sp], #16
  40b500:	ret
  40b504:	stp	x29, x30, [sp, #-64]!
  40b508:	str	x23, [sp, #16]
  40b50c:	stp	x22, x21, [sp, #32]
  40b510:	stp	x20, x19, [sp, #48]
  40b514:	mov	x29, sp
  40b518:	cbz	x0, 40b5a0 <ferror@plt+0x9e70>
  40b51c:	mov	x21, x1
  40b520:	tbnz	x1, #63, 40b5a0 <ferror@plt+0x9e70>
  40b524:	ldr	x8, [x0, #24]
  40b528:	ldr	x22, [x0]
  40b52c:	mov	x20, x2
  40b530:	mov	x19, x0
  40b534:	cmp	x8, x21
  40b538:	b.gt	40b57c <ferror@plt+0x9e4c>
  40b53c:	ldr	x8, [x19, #8]
  40b540:	add	x23, x21, #0x1
  40b544:	mov	x0, x22
  40b548:	mul	x1, x8, x23
  40b54c:	bl	401510 <realloc@plt>
  40b550:	cbz	x0, 40b5c4 <ferror@plt+0x9e94>
  40b554:	ldr	x8, [x19, #8]
  40b558:	ldr	x9, [x19, #24]
  40b55c:	mov	x22, x0
  40b560:	mov	w1, wzr
  40b564:	madd	x0, x9, x8, x0
  40b568:	sub	x9, x23, x9
  40b56c:	mul	x2, x9, x8
  40b570:	bl	4014d0 <memset@plt>
  40b574:	str	x22, [x19]
  40b578:	str	x23, [x19, #24]
  40b57c:	ldr	x2, [x19, #8]
  40b580:	mov	x1, x20
  40b584:	madd	x0, x2, x21, x22
  40b588:	bl	4013b0 <memcpy@plt>
  40b58c:	ldr	x8, [x19, #16]
  40b590:	mov	w0, wzr
  40b594:	add	x8, x8, #0x1
  40b598:	str	x8, [x19, #16]
  40b59c:	b	40b5b0 <ferror@plt+0x9e80>
  40b5a0:	bl	4016e0 <__errno_location@plt>
  40b5a4:	mov	w8, #0x16                  	// #22
  40b5a8:	str	w8, [x0]
  40b5ac:	mov	w0, #0xffffffea            	// #-22
  40b5b0:	ldp	x20, x19, [sp, #48]
  40b5b4:	ldp	x22, x21, [sp, #32]
  40b5b8:	ldr	x23, [sp, #16]
  40b5bc:	ldp	x29, x30, [sp], #64
  40b5c0:	ret
  40b5c4:	bl	4016e0 <__errno_location@plt>
  40b5c8:	mov	w8, #0xc                   	// #12
  40b5cc:	str	w8, [x0]
  40b5d0:	mov	w0, #0xfffffff4            	// #-12
  40b5d4:	b	40b5b0 <ferror@plt+0x9e80>
  40b5d8:	stp	x29, x30, [sp, #-32]!
  40b5dc:	str	x19, [sp, #16]
  40b5e0:	mov	x29, sp
  40b5e4:	cbz	x0, 40b630 <ferror@plt+0x9f00>
  40b5e8:	ldr	x8, [x0, #24]
  40b5ec:	mov	x19, x0
  40b5f0:	cmp	x8, x1
  40b5f4:	b.le	40b630 <ferror@plt+0x9f00>
  40b5f8:	tbnz	x1, #63, 40b64c <ferror@plt+0x9f1c>
  40b5fc:	ldr	x2, [x19, #8]
  40b600:	cmp	x2, #0x1
  40b604:	b.lt	40b628 <ferror@plt+0x9ef8>  // b.tstop
  40b608:	ldr	x9, [x19]
  40b60c:	mov	x8, xzr
  40b610:	madd	x0, x2, x1, x9
  40b614:	ldrb	w9, [x0, x8]
  40b618:	cbnz	w9, 40b664 <ferror@plt+0x9f34>
  40b61c:	add	x8, x8, #0x1
  40b620:	cmp	x2, x8
  40b624:	b.ne	40b614 <ferror@plt+0x9ee4>  // b.any
  40b628:	mov	w0, wzr
  40b62c:	b	40b640 <ferror@plt+0x9f10>
  40b630:	bl	4016e0 <__errno_location@plt>
  40b634:	mov	w8, #0x16                  	// #22
  40b638:	str	w8, [x0]
  40b63c:	mov	w0, #0xffffffea            	// #-22
  40b640:	ldr	x19, [sp, #16]
  40b644:	ldp	x29, x30, [sp], #32
  40b648:	ret
  40b64c:	bl	4016e0 <__errno_location@plt>
  40b650:	mov	x8, x0
  40b654:	mov	w9, #0x16                  	// #22
  40b658:	mov	w0, wzr
  40b65c:	str	w9, [x8]
  40b660:	b	40b640 <ferror@plt+0x9f10>
  40b664:	mov	w1, wzr
  40b668:	bl	4014d0 <memset@plt>
  40b66c:	ldr	x8, [x19, #16]
  40b670:	mov	w0, wzr
  40b674:	sub	x8, x8, #0x1
  40b678:	str	x8, [x19, #16]
  40b67c:	b	40b640 <ferror@plt+0x9f10>
  40b680:	stp	x29, x30, [sp, #-48]!
  40b684:	stp	x22, x21, [sp, #16]
  40b688:	stp	x20, x19, [sp, #32]
  40b68c:	mov	x29, sp
  40b690:	cbz	x0, 40b71c <ferror@plt+0x9fec>
  40b694:	ldr	x8, [x0, #16]
  40b698:	mov	x19, x0
  40b69c:	tbnz	x8, #63, 40b71c <ferror@plt+0x9fec>
  40b6a0:	ldr	x9, [x19, #24]
  40b6a4:	ldr	x21, [x19]
  40b6a8:	mov	x20, x1
  40b6ac:	cmp	x9, x8
  40b6b0:	b.gt	40b6f8 <ferror@plt+0x9fc8>
  40b6b4:	ldr	x9, [x19, #8]
  40b6b8:	add	x22, x8, #0x1
  40b6bc:	mov	x0, x21
  40b6c0:	mul	x1, x9, x22
  40b6c4:	bl	401510 <realloc@plt>
  40b6c8:	cbz	x0, 40b73c <ferror@plt+0xa00c>
  40b6cc:	ldr	x8, [x19, #8]
  40b6d0:	ldr	x9, [x19, #24]
  40b6d4:	mov	x21, x0
  40b6d8:	mov	w1, wzr
  40b6dc:	madd	x0, x9, x8, x0
  40b6e0:	sub	x9, x22, x9
  40b6e4:	mul	x2, x9, x8
  40b6e8:	bl	4014d0 <memset@plt>
  40b6ec:	ldr	x8, [x19, #16]
  40b6f0:	str	x21, [x19]
  40b6f4:	str	x22, [x19, #24]
  40b6f8:	ldr	x2, [x19, #8]
  40b6fc:	mov	x1, x20
  40b700:	madd	x0, x8, x2, x21
  40b704:	bl	4013b0 <memcpy@plt>
  40b708:	ldr	x8, [x19, #16]
  40b70c:	mov	w0, wzr
  40b710:	add	x8, x8, #0x1
  40b714:	str	x8, [x19, #16]
  40b718:	b	40b72c <ferror@plt+0x9ffc>
  40b71c:	bl	4016e0 <__errno_location@plt>
  40b720:	mov	w8, #0x16                  	// #22
  40b724:	str	w8, [x0]
  40b728:	mov	w0, #0xffffffea            	// #-22
  40b72c:	ldp	x20, x19, [sp, #32]
  40b730:	ldp	x22, x21, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #48
  40b738:	ret
  40b73c:	bl	4016e0 <__errno_location@plt>
  40b740:	mov	w8, #0xc                   	// #12
  40b744:	str	w8, [x0]
  40b748:	mov	w0, #0xfffffff4            	// #-12
  40b74c:	b	40b72c <ferror@plt+0x9ffc>
  40b750:	stp	x29, x30, [sp, #-16]!
  40b754:	mov	x29, sp
  40b758:	ldr	x0, [x0, #24]
  40b75c:	sxtw	x1, w1
  40b760:	bl	40b4bc <ferror@plt+0x9d8c>
  40b764:	cmp	x0, #0x0
  40b768:	cset	w0, ne  // ne = any
  40b76c:	ldp	x29, x30, [sp], #16
  40b770:	ret
  40b774:	stp	x29, x30, [sp, #-48]!
  40b778:	str	x21, [sp, #16]
  40b77c:	stp	x20, x19, [sp, #32]
  40b780:	mov	x29, sp
  40b784:	mov	x20, x0
  40b788:	ldr	x0, [x0, #24]
  40b78c:	mov	w19, w1
  40b790:	sxtw	x1, w19
  40b794:	mov	x21, x2
  40b798:	bl	40b4bc <ferror@plt+0x9d8c>
  40b79c:	cbz	x0, 40b7bc <ferror@plt+0xa08c>
  40b7a0:	mov	x8, x0
  40b7a4:	ldr	x9, [x8]
  40b7a8:	mov	w0, wzr
  40b7ac:	str	x9, [x21]
  40b7b0:	ldr	w8, [x8, #8]
  40b7b4:	str	w8, [x21, #8]
  40b7b8:	b	40b808 <ferror@plt+0xa0d8>
  40b7bc:	ldr	w8, [x20, #56]
  40b7c0:	cmp	w8, #0x3
  40b7c4:	b.lt	40b804 <ferror@plt+0xa0d4>  // b.tstop
  40b7c8:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40b7cc:	add	x1, x1, #0xd54
  40b7d0:	mov	w2, #0x5                   	// #5
  40b7d4:	mov	x0, xzr
  40b7d8:	bl	4016b0 <dcgettext@plt>
  40b7dc:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b7e0:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b7e4:	mov	x5, x0
  40b7e8:	add	x2, x2, #0xd3f
  40b7ec:	add	x4, x4, #0xd47
  40b7f0:	mov	w1, #0x3                   	// #3
  40b7f4:	mov	w3, #0x1f                  	// #31
  40b7f8:	mov	x0, x20
  40b7fc:	mov	w6, w19
  40b800:	bl	401df0 <ferror@plt+0x6c0>
  40b804:	mov	w0, #0xffffffff            	// #-1
  40b808:	ldp	x20, x19, [sp, #32]
  40b80c:	ldr	x21, [sp, #16]
  40b810:	ldp	x29, x30, [sp], #48
  40b814:	ret
  40b818:	sub	sp, sp, #0x30
  40b81c:	stp	x29, x30, [sp, #16]
  40b820:	stp	x20, x19, [sp, #32]
  40b824:	add	x29, sp, #0x10
  40b828:	mov	x19, x0
  40b82c:	mov	w0, #0xc                   	// #12
  40b830:	mov	x20, x1
  40b834:	bl	401450 <malloc@plt>
  40b838:	str	x0, [sp, #8]
  40b83c:	cbz	x0, 40b864 <ferror@plt+0xa134>
  40b840:	ldr	x8, [x20]
  40b844:	add	x1, sp, #0x8
  40b848:	str	x8, [x0]
  40b84c:	ldr	w8, [x20, #8]
  40b850:	str	w8, [x0, #8]
  40b854:	ldr	x0, [x19, #24]
  40b858:	bl	40b680 <ferror@plt+0x9f50>
  40b85c:	mov	w0, wzr
  40b860:	b	40b8ac <ferror@plt+0xa17c>
  40b864:	ldr	w8, [x19, #56]
  40b868:	cmp	w8, #0x3
  40b86c:	b.lt	40b8a8 <ferror@plt+0xa178>  // b.tstop
  40b870:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  40b874:	add	x1, x1, #0xaa6
  40b878:	mov	w2, #0x5                   	// #5
  40b87c:	mov	x0, xzr
  40b880:	bl	4016b0 <dcgettext@plt>
  40b884:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b888:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b88c:	mov	x5, x0
  40b890:	add	x2, x2, #0xd3f
  40b894:	add	x4, x4, #0xd80
  40b898:	mov	w1, #0x3                   	// #3
  40b89c:	mov	w3, #0x30                  	// #48
  40b8a0:	mov	x0, x19
  40b8a4:	bl	401df0 <ferror@plt+0x6c0>
  40b8a8:	mov	w0, #0xffffffff            	// #-1
  40b8ac:	ldp	x20, x19, [sp, #32]
  40b8b0:	ldp	x29, x30, [sp, #16]
  40b8b4:	add	sp, sp, #0x30
  40b8b8:	ret
  40b8bc:	stp	x29, x30, [sp, #-48]!
  40b8c0:	str	x21, [sp, #16]
  40b8c4:	stp	x20, x19, [sp, #32]
  40b8c8:	mov	x29, sp
  40b8cc:	mov	x19, x0
  40b8d0:	mov	w0, #0xc                   	// #12
  40b8d4:	mov	x21, x2
  40b8d8:	mov	w20, w1
  40b8dc:	bl	401450 <malloc@plt>
  40b8e0:	str	x0, [x29, #24]
  40b8e4:	cbz	x0, 40b910 <ferror@plt+0xa1e0>
  40b8e8:	ldr	x8, [x21]
  40b8ec:	sxtw	x1, w20
  40b8f0:	add	x2, x29, #0x18
  40b8f4:	str	x8, [x0]
  40b8f8:	ldr	w8, [x21, #8]
  40b8fc:	str	w8, [x0, #8]
  40b900:	ldr	x0, [x19, #24]
  40b904:	bl	40b504 <ferror@plt+0x9dd4>
  40b908:	mov	w0, wzr
  40b90c:	b	40b958 <ferror@plt+0xa228>
  40b910:	ldr	w8, [x19, #56]
  40b914:	cmp	w8, #0x3
  40b918:	b.lt	40b954 <ferror@plt+0xa224>  // b.tstop
  40b91c:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  40b920:	add	x1, x1, #0xaa6
  40b924:	mov	w2, #0x5                   	// #5
  40b928:	mov	x0, xzr
  40b92c:	bl	4016b0 <dcgettext@plt>
  40b930:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b934:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b938:	mov	x5, x0
  40b93c:	add	x2, x2, #0xd3f
  40b940:	add	x4, x4, #0xd90
  40b944:	mov	w1, #0x3                   	// #3
  40b948:	mov	w3, #0x43                  	// #67
  40b94c:	mov	x0, x19
  40b950:	bl	401df0 <ferror@plt+0x6c0>
  40b954:	mov	w0, #0xffffffff            	// #-1
  40b958:	ldp	x20, x19, [sp, #32]
  40b95c:	ldr	x21, [sp, #16]
  40b960:	ldp	x29, x30, [sp], #48
  40b964:	ret
  40b968:	stp	x29, x30, [sp, #-32]!
  40b96c:	str	x19, [sp, #16]
  40b970:	mov	x29, sp
  40b974:	mov	x19, x0
  40b978:	ldr	x0, [x0, #24]
  40b97c:	sxtw	x1, w1
  40b980:	bl	40b5d8 <ferror@plt+0x9ea8>
  40b984:	cbz	w0, 40b9d0 <ferror@plt+0xa2a0>
  40b988:	ldr	w8, [x19, #56]
  40b98c:	cmp	w8, #0x3
  40b990:	b.lt	40b9cc <ferror@plt+0xa29c>  // b.tstop
  40b994:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40b998:	add	x1, x1, #0xdaa
  40b99c:	mov	w2, #0x5                   	// #5
  40b9a0:	mov	x0, xzr
  40b9a4:	bl	4016b0 <dcgettext@plt>
  40b9a8:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40b9ac:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40b9b0:	mov	x5, x0
  40b9b4:	add	x2, x2, #0xd3f
  40b9b8:	add	x4, x4, #0xd9d
  40b9bc:	mov	w1, #0x3                   	// #3
  40b9c0:	mov	w3, #0x55                  	// #85
  40b9c4:	mov	x0, x19
  40b9c8:	bl	401df0 <ferror@plt+0x6c0>
  40b9cc:	mov	w0, #0xffffffff            	// #-1
  40b9d0:	ldr	x19, [sp, #16]
  40b9d4:	ldp	x29, x30, [sp], #32
  40b9d8:	ret
  40b9dc:	sub	sp, sp, #0x40
  40b9e0:	stp	x29, x30, [sp, #16]
  40b9e4:	stp	x22, x21, [sp, #32]
  40b9e8:	stp	x20, x19, [sp, #48]
  40b9ec:	add	x29, sp, #0x10
  40b9f0:	ldr	w8, [x0]
  40b9f4:	mov	x21, x1
  40b9f8:	ldr	w1, [x1]
  40b9fc:	mov	x19, x0
  40ba00:	ubfx	w22, w8, #4, #1
  40ba04:	mov	w2, w22
  40ba08:	bl	40a18c <ferror@plt+0x8a5c>
  40ba0c:	ldr	w1, [x21, #4]
  40ba10:	mov	w20, w0
  40ba14:	mov	x0, x19
  40ba18:	mov	w2, w22
  40ba1c:	bl	40a18c <ferror@plt+0x8a5c>
  40ba20:	ldr	w1, [x21, #8]
  40ba24:	mov	w21, w0
  40ba28:	mov	x0, x19
  40ba2c:	mov	w2, w22
  40ba30:	bl	40a18c <ferror@plt+0x8a5c>
  40ba34:	mov	w22, w0
  40ba38:	mov	w0, #0xc                   	// #12
  40ba3c:	bl	401450 <malloc@plt>
  40ba40:	str	x0, [sp, #8]
  40ba44:	cbz	x0, 40ba64 <ferror@plt+0xa334>
  40ba48:	stp	w20, w21, [x0]
  40ba4c:	str	w22, [x0, #8]
  40ba50:	ldr	x0, [x19, #24]
  40ba54:	add	x1, sp, #0x8
  40ba58:	bl	40b680 <ferror@plt+0x9f50>
  40ba5c:	mov	w0, wzr
  40ba60:	b	40baac <ferror@plt+0xa37c>
  40ba64:	ldr	w8, [x19, #56]
  40ba68:	cmp	w8, #0x3
  40ba6c:	b.lt	40baa8 <ferror@plt+0xa378>  // b.tstop
  40ba70:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  40ba74:	add	x1, x1, #0xaa6
  40ba78:	mov	w2, #0x5                   	// #5
  40ba7c:	mov	x0, xzr
  40ba80:	bl	4016b0 <dcgettext@plt>
  40ba84:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40ba88:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40ba8c:	mov	x5, x0
  40ba90:	add	x2, x2, #0xd3f
  40ba94:	add	x4, x4, #0xd80
  40ba98:	mov	w1, #0x3                   	// #3
  40ba9c:	mov	w3, #0x30                  	// #48
  40baa0:	mov	x0, x19
  40baa4:	bl	401df0 <ferror@plt+0x6c0>
  40baa8:	mov	w0, #0xffffffff            	// #-1
  40baac:	ldp	x20, x19, [sp, #48]
  40bab0:	ldp	x22, x21, [sp, #32]
  40bab4:	ldp	x29, x30, [sp, #16]
  40bab8:	add	sp, sp, #0x40
  40babc:	ret
  40bac0:	stp	x29, x30, [sp, #-16]!
  40bac4:	mov	x29, sp
  40bac8:	ldr	x0, [x0, #16]
  40bacc:	sxtw	x1, w1
  40bad0:	bl	40b4bc <ferror@plt+0x9d8c>
  40bad4:	cmp	x0, #0x0
  40bad8:	cset	w0, ne  // ne = any
  40badc:	ldp	x29, x30, [sp], #16
  40bae0:	ret
  40bae4:	stp	x29, x30, [sp, #-32]!
  40bae8:	stp	x20, x19, [sp, #16]
  40baec:	mov	x29, sp
  40baf0:	mov	x19, x1
  40baf4:	mov	x20, x0
  40baf8:	ldr	x0, [x0, #16]
  40bafc:	ldrb	w1, [x1]
  40bb00:	bl	40b4bc <ferror@plt+0x9d8c>
  40bb04:	cbz	x0, 40bb24 <ferror@plt+0xa3f4>
  40bb08:	mov	x1, x0
  40bb0c:	add	x0, x19, #0x1
  40bb10:	mov	w2, #0x200                 	// #512
  40bb14:	bl	4016c0 <strncpy@plt>
  40bb18:	mov	w0, wzr
  40bb1c:	strb	wzr, [x19, #512]
  40bb20:	b	40bb70 <ferror@plt+0xa440>
  40bb24:	ldr	w8, [x20, #56]
  40bb28:	cmp	w8, #0x3
  40bb2c:	b.lt	40bb6c <ferror@plt+0xa43c>  // b.tstop
  40bb30:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40bb34:	add	x1, x1, #0xdee
  40bb38:	mov	w2, #0x5                   	// #5
  40bb3c:	mov	x0, xzr
  40bb40:	bl	4016b0 <dcgettext@plt>
  40bb44:	ldrb	w6, [x19]
  40bb48:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40bb4c:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40bb50:	mov	x5, x0
  40bb54:	add	x2, x2, #0xddb
  40bb58:	add	x4, x4, #0xde2
  40bb5c:	mov	w1, #0x3                   	// #3
  40bb60:	mov	w3, #0x1e                  	// #30
  40bb64:	mov	x0, x20
  40bb68:	bl	401df0 <ferror@plt+0x6c0>
  40bb6c:	mov	w0, #0xffffffff            	// #-1
  40bb70:	ldp	x20, x19, [sp, #16]
  40bb74:	ldp	x29, x30, [sp], #32
  40bb78:	ret
  40bb7c:	sub	sp, sp, #0x30
  40bb80:	stp	x29, x30, [sp, #16]
  40bb84:	stp	x20, x19, [sp, #32]
  40bb88:	add	x29, sp, #0x10
  40bb8c:	mov	x20, x1
  40bb90:	mov	x19, x0
  40bb94:	ldr	x0, [x0, #16]
  40bb98:	ldrb	w1, [x1]
  40bb9c:	bl	40b4bc <ferror@plt+0x9d8c>
  40bba0:	str	x0, [sp, #8]
  40bba4:	cbz	x0, 40bbac <ferror@plt+0xa47c>
  40bba8:	bl	401610 <free@plt>
  40bbac:	add	x0, x20, #0x1
  40bbb0:	bl	401530 <strdup@plt>
  40bbb4:	str	x0, [sp, #8]
  40bbb8:	ldr	x0, [x19, #16]
  40bbbc:	ldrb	w1, [x20]
  40bbc0:	add	x2, sp, #0x8
  40bbc4:	bl	40b504 <ferror@plt+0x9dd4>
  40bbc8:	tbnz	w0, #31, 40bbd4 <ferror@plt+0xa4a4>
  40bbcc:	mov	w0, wzr
  40bbd0:	b	40bc24 <ferror@plt+0xa4f4>
  40bbd4:	ldr	x0, [sp, #8]
  40bbd8:	bl	401610 <free@plt>
  40bbdc:	ldr	w8, [x19, #56]
  40bbe0:	cmp	w8, #0x3
  40bbe4:	b.lt	40bc20 <ferror@plt+0xa4f0>  // b.tstop
  40bbe8:	adrp	x1, 40c000 <ferror@plt+0xa8d0>
  40bbec:	add	x1, x1, #0xaa6
  40bbf0:	mov	w2, #0x5                   	// #5
  40bbf4:	mov	x0, xzr
  40bbf8:	bl	4016b0 <dcgettext@plt>
  40bbfc:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40bc00:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40bc04:	mov	x5, x0
  40bc08:	add	x2, x2, #0xddb
  40bc0c:	add	x4, x4, #0xe04
  40bc10:	mov	w1, #0x3                   	// #3
  40bc14:	mov	w3, #0x34                  	// #52
  40bc18:	mov	x0, x19
  40bc1c:	bl	401df0 <ferror@plt+0x6c0>
  40bc20:	mov	w0, #0xffffffff            	// #-1
  40bc24:	ldp	x20, x19, [sp, #32]
  40bc28:	ldp	x29, x30, [sp, #16]
  40bc2c:	add	sp, sp, #0x30
  40bc30:	ret
  40bc34:	stp	x29, x30, [sp, #-32]!
  40bc38:	str	x19, [sp, #16]
  40bc3c:	mov	x29, sp
  40bc40:	mov	x19, x0
  40bc44:	ldr	x0, [x0, #16]
  40bc48:	sxtw	x1, w1
  40bc4c:	bl	40b5d8 <ferror@plt+0x9ea8>
  40bc50:	tbnz	w0, #31, 40bc5c <ferror@plt+0xa52c>
  40bc54:	mov	w0, wzr
  40bc58:	b	40bca4 <ferror@plt+0xa574>
  40bc5c:	ldr	w8, [x19, #56]
  40bc60:	cmp	w8, #0x3
  40bc64:	b.lt	40bca0 <ferror@plt+0xa570>  // b.tstop
  40bc68:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40bc6c:	add	x1, x1, #0xe1c
  40bc70:	mov	w2, #0x5                   	// #5
  40bc74:	mov	x0, xzr
  40bc78:	bl	4016b0 <dcgettext@plt>
  40bc7c:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40bc80:	adrp	x4, 414000 <ferror@plt+0x128d0>
  40bc84:	mov	x5, x0
  40bc88:	add	x2, x2, #0xddb
  40bc8c:	add	x4, x4, #0xe10
  40bc90:	mov	w1, #0x3                   	// #3
  40bc94:	mov	w3, #0x3e                  	// #62
  40bc98:	mov	x0, x19
  40bc9c:	bl	401df0 <ferror@plt+0x6c0>
  40bca0:	mov	w0, #0xffffffff            	// #-1
  40bca4:	ldr	x19, [sp, #16]
  40bca8:	ldp	x29, x30, [sp], #32
  40bcac:	ret
  40bcb0:	sub	sp, sp, #0x40
  40bcb4:	stp	x29, x30, [sp, #16]
  40bcb8:	stp	x22, x21, [sp, #32]
  40bcbc:	stp	x20, x19, [sp, #48]
  40bcc0:	add	x29, sp, #0x10
  40bcc4:	cbz	x0, 40bd78 <ferror@plt+0xa648>
  40bcc8:	mov	w1, #0x2                   	// #2
  40bccc:	mov	x20, x0
  40bcd0:	bl	401460 <open@plt>
  40bcd4:	mov	w19, w0
  40bcd8:	tbz	w0, #31, 40bd04 <ferror@plt+0xa5d4>
  40bcdc:	mov	w1, #0x1                   	// #1
  40bce0:	mov	x0, x20
  40bce4:	bl	401460 <open@plt>
  40bce8:	mov	w19, w0
  40bcec:	tbz	w0, #31, 40bd04 <ferror@plt+0xa5d4>
  40bcf0:	mov	x0, x20
  40bcf4:	mov	w1, wzr
  40bcf8:	bl	401460 <open@plt>
  40bcfc:	mov	w19, w0
  40bd00:	tbnz	w0, #31, 40bd40 <ferror@plt+0xa610>
  40bd04:	mov	w0, w19
  40bd08:	strb	wzr, [sp, #4]
  40bd0c:	bl	4016a0 <isatty@plt>
  40bd10:	cbz	w0, 40bd38 <ferror@plt+0xa608>
  40bd14:	add	x2, sp, #0x4
  40bd18:	mov	w1, #0x4b33                	// #19251
  40bd1c:	mov	w0, w19
  40bd20:	bl	401710 <ioctl@plt>
  40bd24:	cbnz	w0, 40bd38 <ferror@plt+0xa608>
  40bd28:	ldrb	w8, [sp, #4]
  40bd2c:	sub	w8, w8, #0x1
  40bd30:	cmp	w8, #0x2
  40bd34:	b.cc	40beac <ferror@plt+0xa77c>  // b.lo, b.ul, b.last
  40bd38:	mov	w0, w19
  40bd3c:	bl	401550 <close@plt>
  40bd40:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40bd44:	ldr	x19, [x8, #552]
  40bd48:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40bd4c:	add	x1, x1, #0xe4d
  40bd50:	mov	w2, #0x5                   	// #5
  40bd54:	mov	x0, xzr
  40bd58:	bl	4016b0 <dcgettext@plt>
  40bd5c:	mov	x2, x0
  40bd60:	mov	w1, #0x1                   	// #1
  40bd64:	mov	x0, x19
  40bd68:	mov	x3, x20
  40bd6c:	bl	4015c0 <__fprintf_chk@plt>
  40bd70:	mov	w0, #0x1                   	// #1
  40bd74:	bl	4013e0 <exit@plt>
  40bd78:	adrp	x22, 414000 <ferror@plt+0x128d0>
  40bd7c:	mov	x21, xzr
  40bd80:	add	x22, x22, #0xee0
  40bd84:	ldr	x20, [x22, x21]
  40bd88:	mov	w1, #0x2                   	// #2
  40bd8c:	mov	x0, x20
  40bd90:	bl	401460 <open@plt>
  40bd94:	mov	w19, w0
  40bd98:	tbz	w0, #31, 40bdc4 <ferror@plt+0xa694>
  40bd9c:	mov	w1, #0x1                   	// #1
  40bda0:	mov	x0, x20
  40bda4:	bl	401460 <open@plt>
  40bda8:	mov	w19, w0
  40bdac:	tbz	w0, #31, 40bdc4 <ferror@plt+0xa694>
  40bdb0:	mov	x0, x20
  40bdb4:	mov	w1, wzr
  40bdb8:	bl	401460 <open@plt>
  40bdbc:	mov	w19, w0
  40bdc0:	tbnz	w0, #31, 40be00 <ferror@plt+0xa6d0>
  40bdc4:	mov	w0, w19
  40bdc8:	strb	wzr, [sp, #8]
  40bdcc:	bl	4016a0 <isatty@plt>
  40bdd0:	cbz	w0, 40bdf8 <ferror@plt+0xa6c8>
  40bdd4:	add	x2, sp, #0x8
  40bdd8:	mov	w1, #0x4b33                	// #19251
  40bddc:	mov	w0, w19
  40bde0:	bl	401710 <ioctl@plt>
  40bde4:	cbnz	w0, 40bdf8 <ferror@plt+0xa6c8>
  40bde8:	ldrb	w8, [sp, #8]
  40bdec:	sub	w8, w8, #0x1
  40bdf0:	cmp	w8, #0x2
  40bdf4:	b.cc	40beac <ferror@plt+0xa77c>  // b.lo, b.ul, b.last
  40bdf8:	mov	w0, w19
  40bdfc:	bl	401550 <close@plt>
  40be00:	add	x21, x21, #0x8
  40be04:	cmp	x21, #0x30
  40be08:	b.ne	40bd84 <ferror@plt+0xa654>  // b.any
  40be0c:	mov	w0, wzr
  40be10:	sturb	wzr, [x29, #-4]
  40be14:	bl	4016a0 <isatty@plt>
  40be18:	cbz	w0, 40be40 <ferror@plt+0xa710>
  40be1c:	sub	x2, x29, #0x4
  40be20:	mov	w1, #0x4b33                	// #19251
  40be24:	mov	w0, wzr
  40be28:	bl	401710 <ioctl@plt>
  40be2c:	cbnz	w0, 40be40 <ferror@plt+0xa710>
  40be30:	ldurb	w8, [x29, #-4]
  40be34:	sub	w8, w8, #0x1
  40be38:	cmp	w8, #0x2
  40be3c:	b.cc	40bec4 <ferror@plt+0xa794>  // b.lo, b.ul, b.last
  40be40:	mov	w0, #0x1                   	// #1
  40be44:	sturb	wzr, [x29, #-4]
  40be48:	bl	4016a0 <isatty@plt>
  40be4c:	cbz	w0, 40be74 <ferror@plt+0xa744>
  40be50:	sub	x2, x29, #0x4
  40be54:	mov	w0, #0x1                   	// #1
  40be58:	mov	w1, #0x4b33                	// #19251
  40be5c:	bl	401710 <ioctl@plt>
  40be60:	cbnz	w0, 40be74 <ferror@plt+0xa744>
  40be64:	ldurb	w8, [x29, #-4]
  40be68:	sub	w8, w8, #0x1
  40be6c:	cmp	w8, #0x1
  40be70:	b.ls	40becc <ferror@plt+0xa79c>  // b.plast
  40be74:	mov	w0, #0x2                   	// #2
  40be78:	sturb	wzr, [x29, #-4]
  40be7c:	bl	4016a0 <isatty@plt>
  40be80:	cbz	w0, 40bed4 <ferror@plt+0xa7a4>
  40be84:	sub	x2, x29, #0x4
  40be88:	mov	w0, #0x2                   	// #2
  40be8c:	mov	w1, #0x4b33                	// #19251
  40be90:	bl	401710 <ioctl@plt>
  40be94:	cbnz	w0, 40bed4 <ferror@plt+0xa7a4>
  40be98:	ldurb	w8, [x29, #-4]
  40be9c:	sub	w8, w8, #0x1
  40bea0:	cmp	w8, #0x1
  40bea4:	b.hi	40bed4 <ferror@plt+0xa7a4>  // b.pmore
  40bea8:	mov	w19, #0x2                   	// #2
  40beac:	mov	w0, w19
  40beb0:	ldp	x20, x19, [sp, #48]
  40beb4:	ldp	x22, x21, [sp, #32]
  40beb8:	ldp	x29, x30, [sp, #16]
  40bebc:	add	sp, sp, #0x40
  40bec0:	ret
  40bec4:	mov	w19, wzr
  40bec8:	b	40beac <ferror@plt+0xa77c>
  40becc:	mov	w19, #0x1                   	// #1
  40bed0:	b	40beac <ferror@plt+0xa77c>
  40bed4:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40bed8:	ldr	x19, [x8, #552]
  40bedc:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40bee0:	add	x1, x1, #0xe5f
  40bee4:	mov	w2, #0x5                   	// #5
  40bee8:	mov	x0, xzr
  40beec:	bl	4016b0 <dcgettext@plt>
  40bef0:	mov	x2, x0
  40bef4:	mov	w1, #0x1                   	// #1
  40bef8:	mov	x0, x19
  40befc:	bl	4015c0 <__fprintf_chk@plt>
  40bf00:	mov	w0, #0x1                   	// #1
  40bf04:	bl	4013e0 <exit@plt>
  40bf08:	sub	sp, sp, #0x120
  40bf0c:	stp	x29, x30, [sp, #240]
  40bf10:	stp	x28, x21, [sp, #256]
  40bf14:	stp	x20, x19, [sp, #272]
  40bf18:	add	x29, sp, #0xf0
  40bf1c:	adrp	x21, 430000 <ferror@plt+0x2e8d0>
  40bf20:	adrp	x11, 430000 <ferror@plt+0x2e8d0>
  40bf24:	mov	w19, w0
  40bf28:	stp	x2, x3, [x29, #-112]
  40bf2c:	ldr	x0, [x21, #552]
  40bf30:	ldr	x3, [x11, #664]
  40bf34:	mov	x8, #0xffffffffffffffd0    	// #-48
  40bf38:	mov	x9, sp
  40bf3c:	movk	x8, #0xff80, lsl #32
  40bf40:	sub	x10, x29, #0x70
  40bf44:	add	x9, x9, #0x80
  40bf48:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40bf4c:	mov	x20, x1
  40bf50:	add	x10, x10, #0x30
  40bf54:	stp	x9, x8, [x29, #-48]
  40bf58:	add	x8, x29, #0x30
  40bf5c:	add	x2, x2, #0xf18
  40bf60:	mov	w1, #0x1                   	// #1
  40bf64:	stp	x4, x5, [x29, #-96]
  40bf68:	stp	x6, x7, [x29, #-80]
  40bf6c:	stp	q1, q2, [sp, #16]
  40bf70:	stp	q3, q4, [sp, #48]
  40bf74:	str	q0, [sp]
  40bf78:	stp	q5, q6, [sp, #80]
  40bf7c:	str	q7, [sp, #112]
  40bf80:	stp	x8, x10, [x29, #-64]
  40bf84:	bl	4015c0 <__fprintf_chk@plt>
  40bf88:	ldp	q0, q1, [x29, #-64]
  40bf8c:	ldr	x0, [x21, #552]
  40bf90:	sub	x3, x29, #0x20
  40bf94:	mov	w1, #0x1                   	// #1
  40bf98:	mov	x2, x20
  40bf9c:	stp	q0, q1, [x29, #-32]
  40bfa0:	bl	4014e0 <__vfprintf_chk@plt>
  40bfa4:	cmp	w19, #0x1
  40bfa8:	b.lt	40bfd0 <ferror@plt+0xa8a0>  // b.tstop
  40bfac:	ldr	x20, [x21, #552]
  40bfb0:	mov	w0, w19
  40bfb4:	bl	401540 <strerror@plt>
  40bfb8:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40bfbc:	mov	x3, x0
  40bfc0:	add	x2, x2, #0xf1d
  40bfc4:	mov	w1, #0x1                   	// #1
  40bfc8:	mov	x0, x20
  40bfcc:	bl	4015c0 <__fprintf_chk@plt>
  40bfd0:	ldp	x20, x19, [sp, #272]
  40bfd4:	ldp	x28, x21, [sp, #256]
  40bfd8:	ldp	x29, x30, [sp, #240]
  40bfdc:	add	sp, sp, #0x120
  40bfe0:	ret
  40bfe4:	sub	sp, sp, #0x130
  40bfe8:	stp	x29, x30, [sp, #240]
  40bfec:	str	x28, [sp, #256]
  40bff0:	stp	x22, x21, [sp, #272]
  40bff4:	stp	x20, x19, [sp, #288]
  40bff8:	add	x29, sp, #0xf0
  40bffc:	adrp	x22, 430000 <ferror@plt+0x2e8d0>
  40c000:	adrp	x11, 430000 <ferror@plt+0x2e8d0>
  40c004:	mov	w19, w0
  40c008:	stp	x3, x4, [x29, #-104]
  40c00c:	ldr	x0, [x22, #552]
  40c010:	ldr	x3, [x11, #664]
  40c014:	mov	x8, #0xffffffffffffffd8    	// #-40
  40c018:	mov	x9, sp
  40c01c:	mov	x21, x2
  40c020:	movk	x8, #0xff80, lsl #32
  40c024:	sub	x10, x29, #0x68
  40c028:	add	x9, x9, #0x80
  40c02c:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40c030:	mov	w20, w1
  40c034:	add	x10, x10, #0x28
  40c038:	stp	x9, x8, [x29, #-48]
  40c03c:	add	x8, x29, #0x40
  40c040:	add	x2, x2, #0xf18
  40c044:	mov	w1, #0x1                   	// #1
  40c048:	stp	x5, x6, [x29, #-88]
  40c04c:	stur	x7, [x29, #-72]
  40c050:	stp	q1, q2, [sp, #16]
  40c054:	stp	q3, q4, [sp, #48]
  40c058:	str	q0, [sp]
  40c05c:	stp	q5, q6, [sp, #80]
  40c060:	str	q7, [sp, #112]
  40c064:	stp	x8, x10, [x29, #-64]
  40c068:	bl	4015c0 <__fprintf_chk@plt>
  40c06c:	ldp	q0, q1, [x29, #-64]
  40c070:	ldr	x0, [x22, #552]
  40c074:	sub	x3, x29, #0x20
  40c078:	mov	w1, #0x1                   	// #1
  40c07c:	mov	x2, x21
  40c080:	stp	q0, q1, [x29, #-32]
  40c084:	bl	4014e0 <__vfprintf_chk@plt>
  40c088:	cmp	w20, #0x1
  40c08c:	b.lt	40c0b4 <ferror@plt+0xa984>  // b.tstop
  40c090:	ldr	x21, [x22, #552]
  40c094:	mov	w0, w20
  40c098:	bl	401540 <strerror@plt>
  40c09c:	adrp	x2, 414000 <ferror@plt+0x128d0>
  40c0a0:	mov	x3, x0
  40c0a4:	add	x2, x2, #0xf1d
  40c0a8:	mov	w1, #0x1                   	// #1
  40c0ac:	mov	x0, x21
  40c0b0:	bl	4015c0 <__fprintf_chk@plt>
  40c0b4:	mov	w0, w19
  40c0b8:	bl	4013e0 <exit@plt>
  40c0bc:	stp	x29, x30, [sp, #-32]!
  40c0c0:	str	x19, [sp, #16]
  40c0c4:	mov	x29, sp
  40c0c8:	mov	w1, #0x2f                  	// #47
  40c0cc:	mov	x19, x0
  40c0d0:	bl	401560 <strrchr@plt>
  40c0d4:	cmp	x0, #0x0
  40c0d8:	csinc	x8, x19, x0, eq  // eq = none
  40c0dc:	ldr	x19, [sp, #16]
  40c0e0:	adrp	x9, 430000 <ferror@plt+0x2e8d0>
  40c0e4:	str	x8, [x9, #664]
  40c0e8:	ldp	x29, x30, [sp], #32
  40c0ec:	ret
  40c0f0:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40c0f4:	ldr	x0, [x8, #664]
  40c0f8:	ret
  40c0fc:	stp	x29, x30, [sp, #-16]!
  40c100:	mov	x29, sp
  40c104:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40c108:	add	x1, x1, #0xf23
  40c10c:	mov	w2, #0x5                   	// #5
  40c110:	mov	x0, xzr
  40c114:	bl	4016b0 <dcgettext@plt>
  40c118:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40c11c:	ldr	x2, [x8, #664]
  40c120:	adrp	x3, 414000 <ferror@plt+0x128d0>
  40c124:	mov	x1, x0
  40c128:	add	x3, x3, #0xf2f
  40c12c:	mov	w0, #0x1                   	// #1
  40c130:	bl	4014c0 <__printf_chk@plt>
  40c134:	mov	w0, wzr
  40c138:	bl	4013e0 <exit@plt>
  40c13c:	stp	x29, x30, [sp, #-32]!
  40c140:	str	x19, [sp, #16]
  40c144:	mov	x29, sp
  40c148:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40c14c:	ldr	x19, [x8, #552]
  40c150:	adrp	x1, 414000 <ferror@plt+0x128d0>
  40c154:	add	x1, x1, #0xf39
  40c158:	mov	w2, #0x5                   	// #5
  40c15c:	mov	x0, xzr
  40c160:	bl	4016b0 <dcgettext@plt>
  40c164:	adrp	x8, 430000 <ferror@plt+0x2e8d0>
  40c168:	ldr	x3, [x8, #664]
  40c16c:	mov	x2, x0
  40c170:	mov	w1, #0x1                   	// #1
  40c174:	mov	x0, x19
  40c178:	bl	4015c0 <__fprintf_chk@plt>
  40c17c:	mov	w0, #0x47                  	// #71
  40c180:	bl	4013e0 <exit@plt>
  40c184:	stp	x29, x30, [sp, #-16]!
  40c188:	mov	x29, sp
  40c18c:	bl	401450 <malloc@plt>
  40c190:	cbz	x0, 40c19c <ferror@plt+0xaa6c>
  40c194:	ldp	x29, x30, [sp], #16
  40c198:	ret
  40c19c:	bl	40c13c <ferror@plt+0xaa0c>
  40c1a0:	stp	x29, x30, [sp, #-16]!
  40c1a4:	mov	x29, sp
  40c1a8:	bl	401510 <realloc@plt>
  40c1ac:	cbz	x0, 40c1b8 <ferror@plt+0xaa88>
  40c1b0:	ldp	x29, x30, [sp], #16
  40c1b4:	ret
  40c1b8:	bl	40c13c <ferror@plt+0xaa0c>
  40c1bc:	stp	x29, x30, [sp, #-16]!
  40c1c0:	mov	x29, sp
  40c1c4:	bl	401530 <strdup@plt>
  40c1c8:	cbz	x0, 40c1d4 <ferror@plt+0xaaa4>
  40c1cc:	ldp	x29, x30, [sp], #16
  40c1d0:	ret
  40c1d4:	bl	40c13c <ferror@plt+0xaa0c>
  40c1d8:	stp	x29, x30, [sp, #-16]!
  40c1dc:	mov	x29, sp
  40c1e0:	bl	401640 <strndup@plt>
  40c1e4:	cbz	x0, 40c1f0 <ferror@plt+0xaac0>
  40c1e8:	ldp	x29, x30, [sp], #16
  40c1ec:	ret
  40c1f0:	bl	40c13c <ferror@plt+0xaa0c>
  40c1f4:	cbz	x0, 40c208 <ferror@plt+0xaad8>
  40c1f8:	stp	x29, x30, [sp, #-16]!
  40c1fc:	mov	x29, sp
  40c200:	bl	401610 <free@plt>
  40c204:	ldp	x29, x30, [sp], #16
  40c208:	mov	x0, xzr
  40c20c:	ret
  40c210:	stp	x29, x30, [sp, #-64]!
  40c214:	mov	x29, sp
  40c218:	stp	x19, x20, [sp, #16]
  40c21c:	adrp	x20, 425000 <ferror@plt+0x238d0>
  40c220:	add	x20, x20, #0xf90
  40c224:	stp	x21, x22, [sp, #32]
  40c228:	adrp	x21, 425000 <ferror@plt+0x238d0>
  40c22c:	add	x21, x21, #0xf88
  40c230:	sub	x20, x20, x21
  40c234:	mov	w22, w0
  40c238:	stp	x23, x24, [sp, #48]
  40c23c:	mov	x23, x1
  40c240:	mov	x24, x2
  40c244:	bl	401370 <memcpy@plt-0x40>
  40c248:	cmp	xzr, x20, asr #3
  40c24c:	b.eq	40c278 <ferror@plt+0xab48>  // b.none
  40c250:	asr	x20, x20, #3
  40c254:	mov	x19, #0x0                   	// #0
  40c258:	ldr	x3, [x21, x19, lsl #3]
  40c25c:	mov	x2, x24
  40c260:	add	x19, x19, #0x1
  40c264:	mov	x1, x23
  40c268:	mov	w0, w22
  40c26c:	blr	x3
  40c270:	cmp	x20, x19
  40c274:	b.ne	40c258 <ferror@plt+0xab28>  // b.any
  40c278:	ldp	x19, x20, [sp, #16]
  40c27c:	ldp	x21, x22, [sp, #32]
  40c280:	ldp	x23, x24, [sp, #48]
  40c284:	ldp	x29, x30, [sp], #64
  40c288:	ret
  40c28c:	nop
  40c290:	ret

Disassembly of section .fini:

000000000040c294 <.fini>:
  40c294:	stp	x29, x30, [sp, #-16]!
  40c298:	mov	x29, sp
  40c29c:	ldp	x29, x30, [sp], #16
  40c2a0:	ret
