0.6
2019.1
May 24 2019
15:06:07
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/glbl.v,1645432284,verilog,,,,glbl,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sim_1/imports/new/simu.v,1624543468,verilog,,,,simu,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v,,ALU,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v,,ALU_control,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v,,Add,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v,,CPU,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v,,CPU_PL;test,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v,,ImmGen,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v,,Mux2;Mux3,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v,,FRegisters;XRegisters,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v,,Shift_left,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v,1624543469,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v,,control,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Reg_offset.v,,pdu_pl,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v,1624543470,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sim_1/imports/new/simu.v,,segment_register,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v,1624543471,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v,,Forwarding_unit,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v,1624543471,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v,,Hazard_detection_unit,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v,1624543471,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v,,PCreg,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1652936745,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v,,dist_mem_gen_0,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v,1652936979,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v,,dist_mem_gen_1,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v,1624543477,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v,,Branch_unit,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Reg_offset.v,1624543478,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v,,Reg_offset,,,,,,,,
E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v,1624543478,verilog,,E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v,,CompareF,,,,,,,,
