// SPDX-License-Identifier: Apache-2.0
// Copyright 2025 itsakeyfut

//! I/O Port Operations Module
//!
//! This module handles memory-mapped I/O port operations for the PlayStation memory bus.
//! It implements read and write operations for various hardware components including:
//!
//! - **GPU**: Graphics Processing Unit registers (GP0, GP1, GPUREAD, GPUSTAT)
//! - **Controller**: Joypad and memory card interface registers
//! - **Timers**: Three root counter/timer channels (0-2)
//! - **CD-ROM**: CD-ROM drive control and data registers
//! - **Interrupts**: Interrupt controller status and mask registers
//!
//! All I/O port operations are handled through 32-bit and 8-bit read/write methods
//! that route to the appropriate hardware component based on the physical address.

use super::Bus;
use crate::core::error::Result;

impl Bus {
    /// Read from I/O port (32-bit)
    ///
    /// Handles reads from memory-mapped I/O registers including GPU registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    ///
    /// # Returns
    ///
    /// The 32-bit value read from the I/O port
    pub(super) fn read_io_port32(&self, paddr: u32) -> Result<u32> {
        match paddr {
            // GPU GPUREAD register (0x1F801810)
            Self::GPU_GP0 => {
                if let Some(gpu) = &self.gpu {
                    let value = gpu.borrow_mut().read_gpuread();
                    log::trace!("GPUREAD (0x{:08X}) -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("GPUREAD access before GPU initialized");
                    Ok(0)
                }
            }

            // GPU GPUSTAT register (0x1F801814)
            Self::GPU_GP1 => {
                if let Some(gpu) = &self.gpu {
                    let value = gpu.borrow().status();
                    log::trace!("GPUSTAT (0x{:08X}) -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("GPUSTAT access before GPU initialized");
                    Ok(0)
                }
            }

            // Controller JOY_RX_DATA register (0x1F801040)
            Self::JOY_DATA => {
                if let Some(controller_ports) = &self.controller_ports {
                    let value = controller_ports.borrow_mut().read_rx_data() as u32;
                    log::trace!("JOY_RX_DATA read at 0x{:08X} -> 0x{:02X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("JOY_RX_DATA access before controller_ports initialized");
                    Ok(0xFF)
                }
            }

            // Controller JOY_STAT register (0x1F801044)
            Self::JOY_STAT => {
                if let Some(controller_ports) = &self.controller_ports {
                    let value = controller_ports.borrow().read_stat();
                    log::trace!("JOY_STAT read at 0x{:08X} -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("JOY_STAT access before controller_ports initialized");
                    Ok(0x05) // TX ready, RX ready
                }
            }

            // Controller JOY_MODE register (0x1F801048)
            Self::JOY_MODE => {
                if let Some(controller_ports) = &self.controller_ports {
                    let value = controller_ports.borrow().read_mode() as u32;
                    log::trace!("JOY_MODE read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("JOY_MODE access before controller_ports initialized");
                    Ok(0x000D)
                }
            }

            // Controller JOY_CTRL register (0x1F80104A)
            Self::JOY_CTRL => {
                if let Some(controller_ports) = &self.controller_ports {
                    let value = controller_ports.borrow().read_ctrl() as u32;
                    log::trace!("JOY_CTRL read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("JOY_CTRL access before controller_ports initialized");
                    Ok(0)
                }
            }

            // Controller JOY_BAUD register (0x1F80104E)
            Self::JOY_BAUD => {
                if let Some(controller_ports) = &self.controller_ports {
                    let value = controller_ports.borrow().read_baud() as u32;
                    log::trace!("JOY_BAUD read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("JOY_BAUD access before controller_ports initialized");
                    Ok(0)
                }
            }

            // Interrupt Status register (I_STAT) (0x1F801070)
            Self::I_STAT => {
                if let Some(interrupt_controller) = &self.interrupt_controller {
                    let value = interrupt_controller.borrow().read_status();
                    log::trace!("I_STAT read at 0x{:08X} -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("I_STAT access before interrupt_controller initialized");
                    Ok(0)
                }
            }

            // Interrupt Mask register (I_MASK) (0x1F801074)
            Self::I_MASK => {
                if let Some(interrupt_controller) = &self.interrupt_controller {
                    let value = interrupt_controller.borrow().read_mask();
                    log::trace!("I_MASK read at 0x{:08X} -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("I_MASK access before interrupt_controller initialized");
                    Ok(0)
                }
            }

            // DMA channel registers (0x1F801080-0x1F8010EF)
            0x1F801080..=0x1F8010EF => {
                if let Some(dma) = &self.dma {
                    // Calculate channel and register offset
                    let offset = paddr - 0x1F801080;
                    let channel = (offset / 0x10) as usize;
                    let reg = offset % 0x10;

                    let value = match reg {
                        0x00 => dma.borrow().read_madr(channel),
                        0x04 => dma.borrow().read_bcr(channel),
                        0x08 => dma.borrow().read_chcr(channel),
                        _ => {
                            log::warn!("Invalid DMA register offset 0x{:02X}", reg);
                            0
                        }
                    };
                    log::trace!("DMA{} reg+0x{:X} read -> 0x{:08X}", channel, reg, value);
                    Ok(value)
                } else {
                    log::warn!("DMA access before DMA initialized");
                    Ok(0)
                }
            }

            // DMA Control Register (DPCR) (0x1F8010F0)
            Self::DMA_DPCR => {
                if let Some(dma) = &self.dma {
                    let value = dma.borrow().read_control();
                    log::trace!("DPCR read at 0x{:08X} -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("DPCR access before DMA initialized");
                    Ok(0x07654321)
                }
            }

            // DMA Interrupt Register (DICR) (0x1F8010F4)
            Self::DMA_DICR => {
                if let Some(dma) = &self.dma {
                    let value = dma.borrow().read_interrupt();
                    log::trace!("DICR read at 0x{:08X} -> 0x{:08X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("DICR access before DMA initialized");
                    Ok(0)
                }
            }

            // Timer 0 Counter (0x1F801100)
            Self::TIMER0_COUNTER => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(0).read_counter() as u32;
                    log::trace!("TIMER0_COUNTER read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER0_COUNTER access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 0 Mode (0x1F801104)
            Self::TIMER0_MODE => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow_mut().channel_mut(0).read_mode() as u32;
                    log::trace!("TIMER0_MODE read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER0_MODE access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 0 Target (0x1F801108)
            Self::TIMER0_TARGET => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(0).read_target() as u32;
                    log::trace!("TIMER0_TARGET read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER0_TARGET access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 1 Counter (0x1F801110)
            Self::TIMER1_COUNTER => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(1).read_counter() as u32;
                    log::trace!("TIMER1_COUNTER read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER1_COUNTER access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 1 Mode (0x1F801114)
            Self::TIMER1_MODE => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow_mut().channel_mut(1).read_mode() as u32;
                    log::trace!("TIMER1_MODE read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER1_MODE access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 1 Target (0x1F801118)
            Self::TIMER1_TARGET => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(1).read_target() as u32;
                    log::trace!("TIMER1_TARGET read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER1_TARGET access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 2 Counter (0x1F801120)
            Self::TIMER2_COUNTER => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(2).read_counter() as u32;
                    log::trace!("TIMER2_COUNTER read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER2_COUNTER access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 2 Mode (0x1F801124)
            Self::TIMER2_MODE => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow_mut().channel_mut(2).read_mode() as u32;
                    log::trace!("TIMER2_MODE read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER2_MODE access before timers initialized");
                    Ok(0)
                }
            }

            // Timer 2 Target (0x1F801128)
            Self::TIMER2_TARGET => {
                if let Some(timers) = &self.timers {
                    let value = timers.borrow().channel(2).read_target() as u32;
                    log::trace!("TIMER2_TARGET read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("TIMER2_TARGET access before timers initialized");
                    Ok(0)
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::info!("I/O port read at 0x{:08X}", paddr);
                Ok(0)
            }
        }
    }

    /// Write to I/O port (32-bit)
    ///
    /// Handles writes to memory-mapped I/O registers including GPU registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    /// * `value` - Value to write
    ///
    /// # Returns
    ///
    /// Result indicating success or failure
    pub(super) fn write_io_port32(&mut self, paddr: u32, value: u32) -> Result<()> {
        match paddr {
            // GPU GP0 register (0x1F801810) - commands and data
            Self::GPU_GP0 => {
                log::info!("GP0 write = 0x{:08X}", value);
                if let Some(gpu) = &self.gpu {
                    gpu.borrow_mut().write_gp0(value);
                    Ok(())
                } else {
                    log::warn!("GP0 write before GPU initialized");
                    Ok(())
                }
            }

            // GPU GP1 register (0x1F801814) - control commands
            Self::GPU_GP1 => {
                log::info!("GP1 write = 0x{:08X}", value);
                if let Some(gpu) = &self.gpu {
                    gpu.borrow_mut().write_gp1(value);
                    Ok(())
                } else {
                    log::warn!("GP1 write before GPU initialized");
                    Ok(())
                }
            }

            // Controller JOY_TX_DATA register (0x1F801040)
            Self::JOY_DATA => {
                if let Some(controller_ports) = &self.controller_ports {
                    controller_ports.borrow_mut().write_tx_data(value as u8);
                    log::trace!("JOY_TX_DATA write at 0x{:08X} = 0x{:02X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("JOY_TX_DATA write before controller_ports initialized");
                    Ok(())
                }
            }

            // Controller JOY_MODE register (0x1F801048)
            Self::JOY_MODE => {
                if let Some(controller_ports) = &self.controller_ports {
                    controller_ports.borrow_mut().write_mode(value as u16);
                    log::trace!("JOY_MODE write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("JOY_MODE write before controller_ports initialized");
                    Ok(())
                }
            }

            // Controller JOY_CTRL register (0x1F80104A)
            Self::JOY_CTRL => {
                if let Some(controller_ports) = &self.controller_ports {
                    controller_ports.borrow_mut().write_ctrl(value as u16);
                    log::trace!("JOY_CTRL write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("JOY_CTRL write before controller_ports initialized");
                    Ok(())
                }
            }

            // Controller JOY_BAUD register (0x1F80104E)
            Self::JOY_BAUD => {
                if let Some(controller_ports) = &self.controller_ports {
                    controller_ports.borrow_mut().write_baud(value as u16);
                    log::trace!("JOY_BAUD write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("JOY_BAUD write before controller_ports initialized");
                    Ok(())
                }
            }

            // Interrupt Status register (I_STAT) (0x1F801070)
            Self::I_STAT => {
                if let Some(interrupt_controller) = &self.interrupt_controller {
                    interrupt_controller.borrow_mut().write_status(value);
                    log::trace!("I_STAT write at 0x{:08X} = 0x{:08X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("I_STAT write before interrupt_controller initialized");
                    Ok(())
                }
            }

            // Interrupt Mask register (I_MASK) (0x1F801074)
            Self::I_MASK => {
                if let Some(interrupt_controller) = &self.interrupt_controller {
                    interrupt_controller.borrow_mut().write_mask(value);
                    log::trace!("I_MASK write at 0x{:08X} = 0x{:08X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("I_MASK write before interrupt_controller initialized");
                    Ok(())
                }
            }

            // DMA channel registers (0x1F801080-0x1F8010EF)
            0x1F801080..=0x1F8010EF => {
                if let Some(dma) = &self.dma {
                    // Calculate channel and register offset
                    let offset = paddr - 0x1F801080;
                    let channel = (offset / 0x10) as usize;
                    let reg = offset % 0x10;

                    match reg {
                        0x00 => dma.borrow_mut().write_madr(channel, value),
                        0x04 => dma.borrow_mut().write_bcr(channel, value),
                        0x08 => dma.borrow_mut().write_chcr(channel, value),
                        _ => {
                            log::warn!("Invalid DMA register offset 0x{:02X}", reg);
                        }
                    }
                    log::trace!("DMA{} reg+0x{:X} write = 0x{:08X}", channel, reg, value);
                    Ok(())
                } else {
                    log::warn!("DMA write before DMA initialized");
                    Ok(())
                }
            }

            // DMA Control Register (DPCR) (0x1F8010F0)
            Self::DMA_DPCR => {
                if let Some(dma) = &self.dma {
                    dma.borrow_mut().write_control(value);
                    log::trace!("DPCR write at 0x{:08X} = 0x{:08X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("DPCR write before DMA initialized");
                    Ok(())
                }
            }

            // DMA Interrupt Register (DICR) (0x1F8010F4)
            Self::DMA_DICR => {
                if let Some(dma) = &self.dma {
                    dma.borrow_mut().write_interrupt(value);
                    log::trace!("DICR write at 0x{:08X} = 0x{:08X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("DICR write before DMA initialized");
                    Ok(())
                }
            }

            // Timer 0 Counter (0x1F801100)
            Self::TIMER0_COUNTER => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(0)
                        .write_counter(value as u16);
                    log::trace!("TIMER0_COUNTER write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER0_COUNTER write before timers initialized");
                    Ok(())
                }
            }

            // Timer 0 Mode (0x1F801104)
            Self::TIMER0_MODE => {
                if let Some(timers) = &self.timers {
                    timers.borrow_mut().channel_mut(0).write_mode(value as u16);
                    log::trace!("TIMER0_MODE write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER0_MODE write before timers initialized");
                    Ok(())
                }
            }

            // Timer 0 Target (0x1F801108)
            Self::TIMER0_TARGET => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(0)
                        .write_target(value as u16);
                    log::trace!("TIMER0_TARGET write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER0_TARGET write before timers initialized");
                    Ok(())
                }
            }

            // Timer 1 Counter (0x1F801110)
            Self::TIMER1_COUNTER => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(1)
                        .write_counter(value as u16);
                    log::trace!("TIMER1_COUNTER write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER1_COUNTER write before timers initialized");
                    Ok(())
                }
            }

            // Timer 1 Mode (0x1F801114)
            Self::TIMER1_MODE => {
                if let Some(timers) = &self.timers {
                    timers.borrow_mut().channel_mut(1).write_mode(value as u16);
                    log::trace!("TIMER1_MODE write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER1_MODE write before timers initialized");
                    Ok(())
                }
            }

            // Timer 1 Target (0x1F801118)
            Self::TIMER1_TARGET => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(1)
                        .write_target(value as u16);
                    log::trace!("TIMER1_TARGET write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER1_TARGET write before timers initialized");
                    Ok(())
                }
            }

            // Timer 2 Counter (0x1F801120)
            Self::TIMER2_COUNTER => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(2)
                        .write_counter(value as u16);
                    log::trace!("TIMER2_COUNTER write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER2_COUNTER write before timers initialized");
                    Ok(())
                }
            }

            // Timer 2 Mode (0x1F801124)
            Self::TIMER2_MODE => {
                if let Some(timers) = &self.timers {
                    timers.borrow_mut().channel_mut(2).write_mode(value as u16);
                    log::trace!("TIMER2_MODE write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER2_MODE write before timers initialized");
                    Ok(())
                }
            }

            // Timer 2 Target (0x1F801128)
            Self::TIMER2_TARGET => {
                if let Some(timers) = &self.timers {
                    timers
                        .borrow_mut()
                        .channel_mut(2)
                        .write_target(value as u16);
                    log::trace!("TIMER2_TARGET write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("TIMER2_TARGET write before timers initialized");
                    Ok(())
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::info!("I/O port write at 0x{:08X} = 0x{:08X}", paddr, value);
                Ok(())
            }
        }
    }

    /// Read from I/O port (8-bit)
    ///
    /// Handles reads from 8-bit memory-mapped I/O registers including CD-ROM registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    ///
    /// # Returns
    ///
    /// The 8-bit value read from the I/O port
    pub(super) fn read_io_port8(&self, paddr: u32) -> Result<u8> {
        match paddr {
            // CD-ROM Index/Status register (0x1F801800)
            // Read: Status register with FIFO states and busy flags
            Self::CDROM_INDEX => {
                if let Some(cdrom) = &self.cdrom {
                    let value = cdrom.borrow().read_status();
                    log::trace!("CDROM_STATUS read at 0x{:08X} -> 0x{:02X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!("CDROM_STATUS access before CDROM initialized");
                    // Return "ready" status (0x18): Parameter FIFO empty and not full
                    Ok(0x18)
                }
            }

            // CD-ROM data register (0x1F801801)
            Self::CDROM_REG1 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    let value = match index {
                        0 => {
                            // Response FIFO
                            cdrom.borrow_mut().pop_response().unwrap_or(0)
                        }
                        1 => {
                            // Response FIFO (same as index 0)
                            cdrom.borrow_mut().pop_response().unwrap_or(0)
                        }
                        2 => {
                            // Response FIFO (same as index 0)
                            cdrom.borrow_mut().pop_response().unwrap_or(0)
                        }
                        3 => {
                            // Response FIFO (same as index 0)
                            cdrom.borrow_mut().pop_response().unwrap_or(0)
                        }
                        _ => 0,
                    };
                    log::trace!(
                        "CDROM_REG1 (index {}) read at 0x{:08X} -> 0x{:02X}",
                        index,
                        paddr,
                        value
                    );
                    Ok(value)
                } else {
                    log::warn!("CDROM_REG1 access before CDROM initialized");
                    Ok(0)
                }
            }

            // CD-ROM interrupt flag register (0x1F801802)
            Self::CDROM_REG2 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    let value = match index {
                        0 | 2 => {
                            // Interrupt flag
                            cdrom.borrow().interrupt_flag()
                        }
                        1 | 3 => {
                            // Interrupt enable
                            cdrom.borrow().interrupt_enable()
                        }
                        _ => 0,
                    };
                    log::trace!(
                        "CDROM_REG2 (index {}) read at 0x{:08X} -> 0x{:02X}",
                        index,
                        paddr,
                        value
                    );
                    Ok(value)
                } else {
                    log::warn!("CDROM_REG2 access before CDROM initialized");
                    Ok(0)
                }
            }

            // CD-ROM interrupt enable register (0x1F801803)
            Self::CDROM_REG3 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    let value = match index {
                        0 | 2 => {
                            // Interrupt enable
                            cdrom.borrow().interrupt_enable()
                        }
                        1 | 3 => {
                            // Interrupt flag
                            cdrom.borrow().interrupt_flag()
                        }
                        _ => 0,
                    };
                    log::trace!(
                        "CDROM_REG3 (index {}) read at 0x{:08X} -> 0x{:02X}",
                        index,
                        paddr,
                        value
                    );
                    Ok(value)
                } else {
                    log::warn!("CDROM_REG3 access before CDROM initialized");
                    Ok(0)
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::trace!("I/O port read8 at 0x{:08X}", paddr);
                Ok(0)
            }
        }
    }

    /// Write to I/O port (8-bit)
    ///
    /// Handles writes to 8-bit memory-mapped I/O registers including CD-ROM registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    /// * `value` - Value to write
    ///
    /// # Returns
    ///
    /// Result indicating success or failure
    pub(super) fn write_io_port8(&mut self, paddr: u32, value: u8) -> Result<()> {
        match paddr {
            // CD-ROM Index/Status register (0x1F801800)
            Self::CDROM_INDEX => {
                if let Some(cdrom) = &self.cdrom {
                    cdrom.borrow_mut().set_index(value);
                    log::trace!("CDROM_INDEX write at 0x{:08X} = 0x{:02X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!("CDROM_INDEX write before CDROM initialized");
                    Ok(())
                }
            }

            // CD-ROM command/parameter register (0x1F801801)
            Self::CDROM_REG1 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    match index {
                        0 => {
                            // Command register
                            log::debug!("CDROM command 0x{:02X} at 0x{:08X}", value, paddr);
                            cdrom.borrow_mut().execute_command(value);
                        }
                        1..=3 => {
                            // Parameter FIFO (same for all other indices)
                            log::trace!(
                                "CDROM_REG1 (index {}) parameter write at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                            cdrom.borrow_mut().push_param(value);
                        }
                        _ => {}
                    }
                    Ok(())
                } else {
                    log::warn!("CDROM_REG1 write before CDROM initialized");
                    Ok(())
                }
            }

            // CD-ROM interrupt acknowledge register (0x1F801802)
            Self::CDROM_REG2 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    match index {
                        0 | 2 => {
                            // Interrupt acknowledge
                            log::trace!(
                                "CDROM_REG2 (index {}) interrupt ack at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                            cdrom.borrow_mut().acknowledge_interrupt(value);
                        }
                        1 | 3 => {
                            // Interrupt enable
                            log::trace!(
                                "CDROM_REG2 (index {}) interrupt enable at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                            cdrom.borrow_mut().set_interrupt_enable(value);
                        }
                        _ => {}
                    }
                    Ok(())
                } else {
                    log::warn!("CDROM_REG2 write before CDROM initialized");
                    Ok(())
                }
            }

            // CD-ROM control register (0x1F801803)
            Self::CDROM_REG3 => {
                if let Some(cdrom) = &self.cdrom {
                    let index = cdrom.borrow().index();
                    match index {
                        0 => {
                            // Request register (not yet implemented)
                            log::trace!(
                                "CDROM_REG3 (index {}) request write at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                        }
                        1 => {
                            // Interrupt enable
                            log::trace!(
                                "CDROM_REG3 (index {}) interrupt enable at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                            cdrom.borrow_mut().set_interrupt_enable(value);
                        }
                        2 => {
                            // Audio volume for left CD output to left SPU
                            log::trace!(
                                "CDROM_REG3 (index {}) audio vol L->L at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                        }
                        3 => {
                            // Audio volume for right CD output to right SPU
                            log::trace!(
                                "CDROM_REG3 (index {}) audio vol R->R at 0x{:08X} = 0x{:02X}",
                                index,
                                paddr,
                                value
                            );
                        }
                        _ => {}
                    }
                    Ok(())
                } else {
                    log::warn!("CDROM_REG3 write before CDROM initialized");
                    Ok(())
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::trace!("I/O port write8 at 0x{:08X} = 0x{:02X}", paddr, value);
                Ok(())
            }
        }
    }

    /// Read from I/O port (16-bit)
    ///
    /// Handles reads from 16-bit memory-mapped I/O registers including SPU registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    ///
    /// # Returns
    ///
    /// The 16-bit value read from the I/O port
    pub(super) fn read_io_port16(&self, paddr: u32) -> Result<u16> {
        match paddr {
            // SPU registers (0x1F801C00-0x1F801FFF)
            0x1F801C00..=0x1F801FFF => {
                if let Some(spu) = &self.spu {
                    let value = spu.borrow().read_register(paddr);
                    log::trace!("SPU register read at 0x{:08X} -> 0x{:04X}", paddr, value);
                    Ok(value)
                } else {
                    log::warn!(
                        "SPU register read before SPU initialized at 0x{:08X}",
                        paddr
                    );
                    Ok(0)
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::trace!("I/O port read16 at 0x{:08X} -> 0x0000", paddr);
                Ok(0)
            }
        }
    }

    /// Write to I/O port (16-bit)
    ///
    /// Handles writes to 16-bit memory-mapped I/O registers including SPU registers.
    ///
    /// # Arguments
    ///
    /// * `paddr` - Physical address of I/O port
    /// * `value` - 16-bit value to write
    ///
    /// # Returns
    ///
    /// Result indicating success or error
    pub(super) fn write_io_port16(&mut self, paddr: u32, value: u16) -> Result<()> {
        match paddr {
            // SPU registers (0x1F801C00-0x1F801FFF)
            0x1F801C00..=0x1F801FFF => {
                if let Some(spu) = &self.spu {
                    spu.borrow_mut().write_register(paddr, value);
                    log::trace!("SPU register write at 0x{:08X} = 0x{:04X}", paddr, value);
                    Ok(())
                } else {
                    log::warn!(
                        "SPU register write before SPU initialized at 0x{:08X} = 0x{:04X}",
                        paddr,
                        value
                    );
                    Ok(())
                }
            }

            // Other I/O ports (stub for now)
            _ => {
                log::trace!("I/O port write16 at 0x{:08X} = 0x{:04X}", paddr, value);
                Ok(())
            }
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_uninitialized_gpu_read32() {
        let bus = Bus::new();

        // GPU reads should return 0 when GPU is not initialized
        assert_eq!(bus.read_io_port32(Bus::GPU_GP0).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::GPU_GP1).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_gpu_write32() {
        let mut bus = Bus::new();

        // GPU writes should not panic when GPU is not initialized
        assert!(bus.write_io_port32(Bus::GPU_GP0, 0x12345678).is_ok());
        assert!(bus.write_io_port32(Bus::GPU_GP1, 0xABCDEF00).is_ok());
    }

    #[test]
    fn test_uninitialized_controller_read32() {
        let bus = Bus::new();

        // Controller reads should return default values when not initialized
        assert_eq!(bus.read_io_port32(Bus::JOY_DATA).unwrap(), 0xFF);
        assert_eq!(bus.read_io_port32(Bus::JOY_STAT).unwrap(), 0x05);
        assert_eq!(bus.read_io_port32(Bus::JOY_MODE).unwrap(), 0x000D);
        assert_eq!(bus.read_io_port32(Bus::JOY_CTRL).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::JOY_BAUD).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_controller_write32() {
        let mut bus = Bus::new();

        // Controller writes should not panic when not initialized
        assert!(bus.write_io_port32(Bus::JOY_DATA, 0x42).is_ok());
        assert!(bus.write_io_port32(Bus::JOY_MODE, 0x0D).is_ok());
        assert!(bus.write_io_port32(Bus::JOY_CTRL, 0x1003).is_ok());
        assert!(bus.write_io_port32(Bus::JOY_BAUD, 0x88).is_ok());
    }

    #[test]
    fn test_uninitialized_timer_read32() {
        let bus = Bus::new();

        // Timer reads should return 0 when not initialized
        assert_eq!(bus.read_io_port32(Bus::TIMER0_COUNTER).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER0_MODE).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER0_TARGET).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER1_COUNTER).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER1_MODE).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER1_TARGET).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER2_COUNTER).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER2_MODE).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::TIMER2_TARGET).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_timer_write32() {
        let mut bus = Bus::new();

        // Timer writes should not panic when not initialized
        assert!(bus.write_io_port32(Bus::TIMER0_COUNTER, 0).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER0_MODE, 0x0100).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER0_TARGET, 0xFFFF).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER1_COUNTER, 0).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER1_MODE, 0x0100).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER1_TARGET, 0xFFFF).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER2_COUNTER, 0).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER2_MODE, 0x0100).is_ok());
        assert!(bus.write_io_port32(Bus::TIMER2_TARGET, 0xFFFF).is_ok());
    }

    #[test]
    fn test_uninitialized_interrupt_read32() {
        let bus = Bus::new();

        // Interrupt reads should return 0 when not initialized
        assert_eq!(bus.read_io_port32(Bus::I_STAT).unwrap(), 0);
        assert_eq!(bus.read_io_port32(Bus::I_MASK).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_interrupt_write32() {
        let mut bus = Bus::new();

        // Interrupt writes should not panic when not initialized
        assert!(bus.write_io_port32(Bus::I_STAT, 0xFFFF).is_ok());
        assert!(bus.write_io_port32(Bus::I_MASK, 0x03FF).is_ok());
    }

    #[test]
    fn test_uninitialized_dma_read32() {
        let bus = Bus::new();

        // DMA channel reads should return 0 when not initialized
        for channel in 0..7 {
            let base = 0x1F801080 + (channel * 0x10);
            assert_eq!(bus.read_io_port32(base).unwrap(), 0); // MADR
            assert_eq!(bus.read_io_port32(base + 0x04).unwrap(), 0); // BCR
            assert_eq!(bus.read_io_port32(base + 0x08).unwrap(), 0); // CHCR
        }

        // DMA control registers should return default values
        assert_eq!(bus.read_io_port32(Bus::DMA_DPCR).unwrap(), 0x07654321);
        assert_eq!(bus.read_io_port32(Bus::DMA_DICR).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_dma_write32() {
        let mut bus = Bus::new();

        // DMA channel writes should not panic when not initialized
        for channel in 0..7 {
            let base = 0x1F801080 + (channel * 0x10);
            assert!(bus.write_io_port32(base, 0x00000000).is_ok()); // MADR
            assert!(bus.write_io_port32(base + 0x04, 0x00100010).is_ok()); // BCR
            assert!(bus.write_io_port32(base + 0x08, 0x01000201).is_ok()); // CHCR
        }

        // DMA control registers
        assert!(bus.write_io_port32(Bus::DMA_DPCR, 0x07654321).is_ok());
        assert!(bus.write_io_port32(Bus::DMA_DICR, 0x00FF803F).is_ok());
    }

    #[test]
    fn test_uninitialized_cdrom_read8() {
        let bus = Bus::new();

        // CDROM reads should return default values when not initialized
        assert_eq!(bus.read_io_port8(Bus::CDROM_INDEX).unwrap(), 0x18);
        assert_eq!(bus.read_io_port8(Bus::CDROM_REG1).unwrap(), 0);
        assert_eq!(bus.read_io_port8(Bus::CDROM_REG2).unwrap(), 0);
        assert_eq!(bus.read_io_port8(Bus::CDROM_REG3).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_cdrom_write8() {
        let mut bus = Bus::new();

        // CDROM writes should not panic when not initialized
        assert!(bus.write_io_port8(Bus::CDROM_INDEX, 0x01).is_ok());
        assert!(bus.write_io_port8(Bus::CDROM_REG1, 0x01).is_ok());
        assert!(bus.write_io_port8(Bus::CDROM_REG2, 0x07).is_ok());
        assert!(bus.write_io_port8(Bus::CDROM_REG3, 0x1F).is_ok());
    }

    #[test]
    fn test_uninitialized_spu_read16() {
        let bus = Bus::new();

        // SPU reads should return 0 when not initialized
        assert_eq!(bus.read_io_port16(0x1F801C00).unwrap(), 0);
        assert_eq!(bus.read_io_port16(0x1F801D80).unwrap(), 0);
        assert_eq!(bus.read_io_port16(0x1F801FFE).unwrap(), 0);
    }

    #[test]
    fn test_uninitialized_spu_write16() {
        let mut bus = Bus::new();

        // SPU writes should not panic when not initialized
        assert!(bus.write_io_port16(0x1F801C00, 0x0000).is_ok());
        assert!(bus.write_io_port16(0x1F801D80, 0xC000).is_ok());
        assert!(bus.write_io_port16(0x1F801FFE, 0xFFFF).is_ok());
    }

    #[test]
    fn test_unknown_io_port_read32() {
        let bus = Bus::new();

        // Unknown I/O port reads should return 0
        assert_eq!(bus.read_io_port32(0x1F801FFC).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F802FFC).unwrap(), 0);
    }

    #[test]
    fn test_unknown_io_port_write32() {
        let mut bus = Bus::new();

        // Unknown I/O port writes should succeed (ignored)
        assert!(bus.write_io_port32(0x1F801FFC, 0xDEADBEEF).is_ok());
        assert!(bus.write_io_port32(0x1F802FFC, 0xCAFEBABE).is_ok());
    }

    #[test]
    fn test_unknown_io_port_read8() {
        let bus = Bus::new();

        // Unknown I/O port reads should return 0
        assert_eq!(bus.read_io_port8(0x1F801FFC).unwrap(), 0);
        assert_eq!(bus.read_io_port8(0x1F802FFC).unwrap(), 0);
    }

    #[test]
    fn test_unknown_io_port_write8() {
        let mut bus = Bus::new();

        // Unknown I/O port writes should succeed (ignored)
        assert!(bus.write_io_port8(0x1F801FFC, 0xFF).is_ok());
        assert!(bus.write_io_port8(0x1F802FFC, 0xAB).is_ok());
    }

    #[test]
    fn test_unknown_io_port_read16() {
        let bus = Bus::new();

        // Unknown I/O port reads should return 0
        assert_eq!(bus.read_io_port16(0x1F801FFC).unwrap(), 0);
        assert_eq!(bus.read_io_port16(0x1F802FFC).unwrap(), 0);
    }

    #[test]
    fn test_unknown_io_port_write16() {
        let mut bus = Bus::new();

        // Unknown I/O port writes should succeed (ignored)
        assert!(bus.write_io_port16(0x1F801FFC, 0xFFFF).is_ok());
        assert!(bus.write_io_port16(0x1F802FFC, 0xABCD).is_ok());
    }

    #[test]
    fn test_io_port_address_constants() {
        // Verify that I/O port address constants are correct
        assert_eq!(Bus::GPU_GP0, 0x1F801810);
        assert_eq!(Bus::GPU_GP1, 0x1F801814);
        assert_eq!(Bus::JOY_DATA, 0x1F801040);
        assert_eq!(Bus::JOY_STAT, 0x1F801044);
        assert_eq!(Bus::JOY_MODE, 0x1F801048);
        assert_eq!(Bus::JOY_CTRL, 0x1F80104A);
        assert_eq!(Bus::JOY_BAUD, 0x1F80104E);
        assert_eq!(Bus::I_STAT, 0x1F801070);
        assert_eq!(Bus::I_MASK, 0x1F801074);
        assert_eq!(Bus::DMA_DPCR, 0x1F8010F0);
        assert_eq!(Bus::DMA_DICR, 0x1F8010F4);
        assert_eq!(Bus::TIMER0_COUNTER, 0x1F801100);
        assert_eq!(Bus::TIMER0_MODE, 0x1F801104);
        assert_eq!(Bus::TIMER0_TARGET, 0x1F801108);
        assert_eq!(Bus::TIMER1_COUNTER, 0x1F801110);
        assert_eq!(Bus::TIMER1_MODE, 0x1F801114);
        assert_eq!(Bus::TIMER1_TARGET, 0x1F801118);
        assert_eq!(Bus::TIMER2_COUNTER, 0x1F801120);
        assert_eq!(Bus::TIMER2_MODE, 0x1F801124);
        assert_eq!(Bus::TIMER2_TARGET, 0x1F801128);
        assert_eq!(Bus::CDROM_INDEX, 0x1F801800);
        assert_eq!(Bus::CDROM_REG1, 0x1F801801);
        assert_eq!(Bus::CDROM_REG2, 0x1F801802);
        assert_eq!(Bus::CDROM_REG3, 0x1F801803);
    }

    #[test]
    fn test_dma_channel_address_ranges() {
        // Test that all DMA channels have correct address ranges
        for channel in 0..7 {
            let base = 0x1F801080 + (channel * 0x10);

            // Each channel should be within the DMA region
            assert!(
                (0x1F801080..=0x1F8010EF).contains(&base),
                "DMA channel {} base address 0x{:08X} out of range",
                channel,
                base
            );
        }
    }

    #[test]
    fn test_dma_invalid_register_offset() {
        let bus = Bus::new();

        // Test invalid register offsets within DMA channel (only 0x00, 0x04, 0x08 are valid)
        let result = bus.read_io_port32(0x1F801080 + 0x0C);
        assert!(result.is_ok());
        assert_eq!(result.unwrap(), 0); // Invalid offset should return 0
    }

    #[test]
    fn test_spu_address_range() {
        let bus = Bus::new();

        // SPU registers span 0x1F801C00-0x1F801FFF
        // Test start of range
        assert_eq!(bus.read_io_port16(0x1F801C00).unwrap(), 0);

        // Test end of range
        assert_eq!(bus.read_io_port16(0x1F801FFE).unwrap(), 0);

        // Test middle of range
        assert_eq!(bus.read_io_port16(0x1F801D00).unwrap(), 0);
    }

    #[test]
    fn test_io_port_size_specific_routing() {
        let bus = Bus::new();

        // Test that 32-bit, 16-bit, and 8-bit accesses are routed correctly
        // GPU uses 32-bit
        assert_eq!(bus.read_io_port32(Bus::GPU_GP0).unwrap(), 0);

        // CDROM uses 8-bit
        assert_eq!(bus.read_io_port8(Bus::CDROM_INDEX).unwrap(), 0x18);

        // SPU uses 16-bit
        assert_eq!(bus.read_io_port16(0x1F801C00).unwrap(), 0);
    }

    #[test]
    fn test_io_port_boundary_addresses() {
        let bus = Bus::new();

        // Test at exact register boundaries
        // GPU registers are 4 bytes apart
        assert_eq!(bus.read_io_port32(0x1F801810).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F801814).unwrap(), 0);

        // Timer registers are 4 bytes each, with 16-byte channel spacing
        assert_eq!(bus.read_io_port32(0x1F801100).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F801104).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F801108).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F801110).unwrap(), 0);
        assert_eq!(bus.read_io_port32(0x1F801120).unwrap(), 0);
    }

    #[test]
    fn test_fallback_values_consistency() {
        let bus = Bus::new();

        // Verify fallback values are consistent with PSX documentation
        // Controller STAT should indicate ready (bit 0 = TX ready, bit 2 = RX ready)
        assert_eq!(bus.read_io_port32(Bus::JOY_STAT).unwrap(), 0x05);

        // CDROM status should indicate FIFO states
        assert_eq!(bus.read_io_port8(Bus::CDROM_INDEX).unwrap(), 0x18);

        // DMA DPCR default priority values
        assert_eq!(bus.read_io_port32(Bus::DMA_DPCR).unwrap(), 0x07654321);
    }
}
