\hypertarget{group__MWCR}{}\doxysection{Microwire Control Register (M\+W\+CR) Register}
\label{group__MWCR}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}


Microwire Control Register (M\+W\+CR) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__SER}{Slave Enable Register (\+S\+E\+R) Register}}
\begin{DoxyCompactList}\small\item\em Slave Enable Register (S\+ER) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__SPIM__REGS__MWCR__t}{\+\_\+\+A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__SPIM__REGS__MWCR__t}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__MWCR_gab5c590bd35e3de557ce9c4d493194b9e}\label{group__MWCR_gab5c590bd35e3de557ce9c4d493194b9e}} 
typedef struct \mbox{\hyperlink{struct__ADI__SPIM__REGS__MWCR__t}{\+\_\+\+A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__MWCR_ga6a2574f70d8605a72bcdf4c022fabf88}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+OD}} \{ \mbox{\hyperlink{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a37af0f65b3c3b8b26907067b0621edf2}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+O\+D\+\_\+\+N\+O\+N\+\_\+\+S\+E\+Q\+U\+E\+N\+T\+I\+AL}} = 0, 
\mbox{\hyperlink{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a6eaf827deb0a7d03ca5533fa65728187}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+O\+D\+\_\+\+S\+E\+Q\+U\+E\+N\+T\+I\+AL}} = 1
 \}
\item 
enum \mbox{\hyperlink{group__MWCR_ga8fbc780f8294ef5cfee5320e766c6c55}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+DD}} \{ \mbox{\hyperlink{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55afe152a639cb0511f812e706431acf41f}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+D\+D\+\_\+\+R\+E\+C\+E\+I\+VE}} = 0, 
\mbox{\hyperlink{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55a62b0955439a6fdfcca75a6d146175e18}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+IT}} = 1
 \}
\item 
enum \mbox{\hyperlink{group__MWCR_gaf13697c0d3b5083fa1249869e192dac9}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+HS}} \{ \mbox{\hyperlink{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a43aba494ee468fc06b900170eda7f1f2}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+H\+S\+\_\+\+D\+I\+S\+A\+B\+LE}} = 0, 
\mbox{\hyperlink{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a73d9a3f79fe9bbe757f6408f84fd927c}{S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+H\+S\+\_\+\+E\+N\+A\+B\+L\+ED}} = 1
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Microwire Control Register (M\+W\+CR) Register. 



\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__MWCR_ga8fbc780f8294ef5cfee5320e766c6c55}\label{group__MWCR_ga8fbc780f8294ef5cfee5320e766c6c55}} 
\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!ADI\_SPIM\_REGS\_MWCR\_MDD@{ADI\_SPIM\_REGS\_MWCR\_MDD}}
\index{ADI\_SPIM\_REGS\_MWCR\_MDD@{ADI\_SPIM\_REGS\_MWCR\_MDD}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}
\doxysubsubsection{\texorpdfstring{ADI\_SPIM\_REGS\_MWCR\_MDD}{ADI\_SPIM\_REGS\_MWCR\_MDD}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__MWCR_ga8fbc780f8294ef5cfee5320e766c6c55}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+DD}}}

========================================================================\hypertarget{group__MWCR_autotoc_md388}{}\doxysubsection{\textbackslash{}brief No description provided}\label{group__MWCR_autotoc_md388}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MDD\_RECEIVE@{SPIM\_REGS\_MWCR\_MDD\_RECEIVE}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MDD\_RECEIVE@{SPIM\_REGS\_MWCR\_MDD\_RECEIVE}}}\mbox{\Hypertarget{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55afe152a639cb0511f812e706431acf41f}\label{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55afe152a639cb0511f812e706431acf41f}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+D\+D\+\_\+\+R\+E\+C\+E\+I\+VE&S\+SI receives data \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MDD\_TRANSMIT@{SPIM\_REGS\_MWCR\_MDD\_TRANSMIT}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MDD\_TRANSMIT@{SPIM\_REGS\_MWCR\_MDD\_TRANSMIT}}}\mbox{\Hypertarget{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55a62b0955439a6fdfcca75a6d146175e18}\label{group__MWCR_gga8fbc780f8294ef5cfee5320e766c6c55a62b0955439a6fdfcca75a6d146175e18}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+D\+D\+\_\+\+T\+R\+A\+N\+S\+M\+IT&S\+SI transmits data \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__MWCR_gaf13697c0d3b5083fa1249869e192dac9}\label{group__MWCR_gaf13697c0d3b5083fa1249869e192dac9}} 
\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!ADI\_SPIM\_REGS\_MWCR\_MHS@{ADI\_SPIM\_REGS\_MWCR\_MHS}}
\index{ADI\_SPIM\_REGS\_MWCR\_MHS@{ADI\_SPIM\_REGS\_MWCR\_MHS}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}
\doxysubsubsection{\texorpdfstring{ADI\_SPIM\_REGS\_MWCR\_MHS}{ADI\_SPIM\_REGS\_MWCR\_MHS}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__MWCR_gaf13697c0d3b5083fa1249869e192dac9}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+HS}}}

========================================================================\hypertarget{group__MWCR_autotoc_md389}{}\doxysubsection{\textbackslash{}brief No description provided}\label{group__MWCR_autotoc_md389}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MHS\_DISABLE@{SPIM\_REGS\_MWCR\_MHS\_DISABLE}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MHS\_DISABLE@{SPIM\_REGS\_MWCR\_MHS\_DISABLE}}}\mbox{\Hypertarget{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a43aba494ee468fc06b900170eda7f1f2}\label{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a43aba494ee468fc06b900170eda7f1f2}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+H\+S\+\_\+\+D\+I\+S\+A\+B\+LE&Disables Handshaking IF \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MHS\_ENABLED@{SPIM\_REGS\_MWCR\_MHS\_ENABLED}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MHS\_ENABLED@{SPIM\_REGS\_MWCR\_MHS\_ENABLED}}}\mbox{\Hypertarget{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a73d9a3f79fe9bbe757f6408f84fd927c}\label{group__MWCR_ggaf13697c0d3b5083fa1249869e192dac9a73d9a3f79fe9bbe757f6408f84fd927c}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+H\+S\+\_\+\+E\+N\+A\+B\+L\+ED&Enables Handshaking IF \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__MWCR_ga6a2574f70d8605a72bcdf4c022fabf88}\label{group__MWCR_ga6a2574f70d8605a72bcdf4c022fabf88}} 
\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!ADI\_SPIM\_REGS\_MWCR\_MWMOD@{ADI\_SPIM\_REGS\_MWCR\_MWMOD}}
\index{ADI\_SPIM\_REGS\_MWCR\_MWMOD@{ADI\_SPIM\_REGS\_MWCR\_MWMOD}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}
\doxysubsubsection{\texorpdfstring{ADI\_SPIM\_REGS\_MWCR\_MWMOD}{ADI\_SPIM\_REGS\_MWCR\_MWMOD}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__MWCR_ga6a2574f70d8605a72bcdf4c022fabf88}{A\+D\+I\+\_\+\+S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+OD}}}

========================================================================\hypertarget{group__MWCR_autotoc_md387}{}\doxysubsection{\textbackslash{}brief No description provided}\label{group__MWCR_autotoc_md387}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MWMOD\_NON\_SEQUENTIAL@{SPIM\_REGS\_MWCR\_MWMOD\_NON\_SEQUENTIAL}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MWMOD\_NON\_SEQUENTIAL@{SPIM\_REGS\_MWCR\_MWMOD\_NON\_SEQUENTIAL}}}\mbox{\Hypertarget{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a37af0f65b3c3b8b26907067b0621edf2}\label{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a37af0f65b3c3b8b26907067b0621edf2}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+O\+D\+\_\+\+N\+O\+N\+\_\+\+S\+E\+Q\+U\+E\+N\+T\+I\+AL&Non-\/\+Sequential Microwire Transfer \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPIM\_REGS\_MWCR\_MWMOD\_SEQUENTIAL@{SPIM\_REGS\_MWCR\_MWMOD\_SEQUENTIAL}!Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}}\index{Microwire Control Register (MWCR) Register@{Microwire Control Register (MWCR) Register}!SPIM\_REGS\_MWCR\_MWMOD\_SEQUENTIAL@{SPIM\_REGS\_MWCR\_MWMOD\_SEQUENTIAL}}}\mbox{\Hypertarget{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a6eaf827deb0a7d03ca5533fa65728187}\label{group__MWCR_gga6a2574f70d8605a72bcdf4c022fabf88a6eaf827deb0a7d03ca5533fa65728187}} 
S\+P\+I\+M\+\_\+\+R\+E\+G\+S\+\_\+\+M\+W\+C\+R\+\_\+\+M\+W\+M\+O\+D\+\_\+\+S\+E\+Q\+U\+E\+N\+T\+I\+AL&Sequential Microwire Transfer \\
\hline

\end{DoxyEnumFields}
