

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3'
================================================================
* Date:           Mon Oct 30 17:12:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5493|     5493|  54.930 us|  54.930 us|  5493|  5493|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_2_VITIS_LOOP_124_3  |     5491|     5491|        20|         19|          1|   289|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     389|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     264|    -|
|Register         |        -|     -|     207|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     207|     653|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln123_1_fu_257_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln123_fu_266_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln124_fu_458_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln126_1_fu_389_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln126_2_fu_413_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln126_3_fu_407_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln126_4_fu_306_p2              |         +|   0|  0|  18|           9|           9|
    |add_ln126_5_fu_368_p2              |         +|   0|  0|  18|           9|           9|
    |add_ln126_fu_379_p2                |         +|   0|  0|  12|           5|           5|
    |empty_fu_215_p2                    |         +|   0|  0|  15|           8|           8|
    |p_mid1278_fu_316_p2                |         +|   0|  0|  15|           8|           8|
    |sub_ln126_1_fu_346_p2              |         -|   0|  0|  26|          19|          19|
    |sub_ln126_fu_245_p2                |         -|   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln123_fu_251_p2               |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln124_fu_272_p2               |      icmp|   0|  0|  12|           5|           5|
    |select_ln123_1_fu_286_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln123_2_fu_352_p3           |    select|   0|  0|  18|           1|          19|
    |select_ln123_fu_278_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 389|         259|         266|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  101|         20|    1|         20|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten280_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_tx_load                 |    9|          2|    5|         10|
    |ap_sig_allocacmp_ty_1                    |    9|          2|    5|         10|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |grp_fu_177_p0                            |   14|          3|   32|         96|
    |grp_fu_177_p1                            |   14|          3|   32|         96|
    |indvar_flatten280_fu_108                 |    9|          2|    9|         18|
    |tx_fu_100                                |    9|          2|    5|         10|
    |ty_fu_104                                |    9|          2|    5|         10|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  264|         56|  112|        306|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  19|   0|   19|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |gmem_addr_read_reg_520           |  32|   0|   32|          0|
    |gmem_addr_reg_508                |  64|   0|   64|          0|
    |icmp_ln123_reg_494               |   1|   0|    1|          0|
    |indvar_flatten280_fu_108         |   9|   0|    9|          0|
    |output_fm_buffer_0_load_reg_515  |  32|   0|   32|          0|
    |reg_181                          |  32|   0|   32|          0|
    |select_ln123_reg_498             |   5|   0|    5|          0|
    |tx_fu_100                        |   5|   0|    5|          0|
    |ty_fu_104                        |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 207|   0|  207|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|grp_fu_479_p_din0            |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|grp_fu_479_p_din1            |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|grp_fu_479_p_opcode          |  out|    2|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|grp_fu_479_p_dout0           |   in|   32|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|grp_fu_479_p_ce              |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA             |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA             |   in|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                                              gmem|       pointer|
|select_ln31_1                |   in|    8|     ap_none|                                     select_ln31_1|        scalar|
|conv3_biases_0_0_val         |   in|   32|     ap_none|                              conv3_biases_0_0_val|        scalar|
|ti_cast20                    |   in|    4|     ap_none|                                         ti_cast20|        scalar|
|p_shl1                       |   in|    8|     ap_none|                                            p_shl1|        scalar|
|output_ftmap                 |   in|   64|     ap_none|                                      output_ftmap|        scalar|
|output_fm_buffer_0_address0  |  out|    9|   ap_memory|                                output_fm_buffer_0|         array|
|output_fm_buffer_0_ce0       |  out|    1|   ap_memory|                                output_fm_buffer_0|         array|
|output_fm_buffer_0_q0        |   in|   32|   ap_memory|                                output_fm_buffer_0|         array|
+-----------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 19, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 23 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 24 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten280 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 26 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl1"   --->   Operation 27 'read' 'p_shl1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ti_cast20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast20"   --->   Operation 28 'read' 'ti_cast20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 29 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_1"   --->   Operation 30 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ti_cast20_cast = zext i4 %ti_cast20_read"   --->   Operation 31 'zext' 'ti_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten280"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i24"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ty_1 = load i5 %ty" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 37 'load' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten280_load = load i9 %indvar_flatten280" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 38 'load' 'indvar_flatten280_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i5 %ty_1" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 39 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln123, i8 %select_ln31_1_read" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 40 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i18 %shl_ln" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 42 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 43 'bitconcatenate' 'shl_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i10 %shl_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 44 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.87ns)   --->   "%sub_ln126 = sub i19 %zext_ln126, i19 %zext_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 45 'sub' 'sub_ln126' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%icmp_ln123 = icmp_eq  i9 %indvar_flatten280_load, i9 289" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 47 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln123_1 = add i9 %indvar_flatten280_load, i9 1" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 48 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc24.i, void %memset.loop.i26.preheader.exitStub" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 49 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 50 'load' 'tx_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln123 = add i5 %ty_1, i5 1" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 51 'add' 'add_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln124 = icmp_eq  i5 %tx_load, i5 17" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 52 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln123 = select i1 %icmp_ln124, i5 0, i5 %tx_load" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 53 'select' 'select_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%select_ln123_1 = select i1 %icmp_ln124, i5 %add_ln123, i5 %ty_1" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 54 'select' 'select_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i5 %select_ln123_1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 55 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln123_1, i4 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_4 = add i9 %tmp_2, i9 %zext_ln126_2" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 57 'add' 'add_ln126_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i5 %add_ln123" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 58 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%p_mid1278 = add i8 %zext_ln123_1, i8 %select_ln31_1_read" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 59 'add' 'p_mid1278' <Predicate = (!icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln126_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid1278, i10 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 60 'bitconcatenate' 'shl_ln126_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i18 %shl_ln126_mid1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 61 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln126_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1278, i2 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 62 'bitconcatenate' 'shl_ln126_1_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i10 %shl_ln126_1_mid1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 63 'zext' 'zext_ln126_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.87ns)   --->   "%sub_ln126_1 = sub i19 %zext_ln126_3, i19 %zext_ln126_5" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 64 'sub' 'sub_ln126_1' <Predicate = (!icmp_ln123)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%select_ln123_2 = select i1 %icmp_ln124, i19 %sub_ln126_1, i19 %sub_ln126" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 65 'select' 'select_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i19 %select_ln123_2" [src/conv3.cpp:123->src/conv3.cpp:79]   --->   Operation 66 'sext' 'sext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i5 %select_ln123" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 67 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln126_5 = add i9 %add_ln126_4, i9 %zext_ln126_7" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 68 'add' 'add_ln126_5' <Predicate = (!icmp_ln123)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i9 %add_ln126_5" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 69 'zext' 'zext_ln126_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln126_8" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 70 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 71 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln123)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln126 = add i5 %ti_cast20_cast, i5 %select_ln123" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 72 'add' 'add_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i5 %add_ln126" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 73 'zext' 'zext_ln126_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln126_1 = add i8 %zext_ln126_4, i8 %p_shl1_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 74 'add' 'add_ln126_1' <Predicate = (!icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln126_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln126_1, i2 0" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 75 'bitconcatenate' 'shl_ln126_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i10 %shl_ln126_2" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 76 'zext' 'zext_ln126_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_3 = add i64 %zext_ln126_6, i64 %output_ftmap_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 77 'add' 'add_ln126_3' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln126_2 = add i64 %add_ln126_3, i64 %sext_ln123" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 78 'add' 'add_ln126_2' <Predicate = (!icmp_ln123)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_2, i32 2, i32 63" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 80 'sext' 'sext_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln126" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 81 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln124 = store i9 %add_ln123_1, i9 %indvar_flatten280" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 82 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln124 = store i5 %select_ln123_1, i5 %ty" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 83 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 84 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln123)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 85 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 86 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_3 : Operation 86 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 86 'fadd' 'add_i' <Predicate = (!icmp_ln123)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 88 'fadd' 'add_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 90 'fadd' 'add_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 92 'fadd' 'add_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 94 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 95 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 96 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 97 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 97 'read' 'gmem_addr_read' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 98 'bitcast' 'bitcast_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 99 '%add23_i = fadd i32 %bitcast_ln126, i32 %add_i'
ST_11 : Operation 99 [4/4] (5.11ns)   --->   "%add23_i = fadd i32 %bitcast_ln126, i32 %add_i" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 99 'fadd' 'add23_i' <Predicate = (!icmp_ln123)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 100 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln126, i32 %add_i" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 100 'fadd' 'add23_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 101 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln126, i32 %add_i" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 101 'fadd' 'add23_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 102 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln126, i32 %add_i" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 102 'fadd' 'add23_i' <Predicate = (!icmp_ln123)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 103 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i32 %add23_i" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 104 'bitcast' 'bitcast_ln126_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %bitcast_ln126_1, i4 15" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 105 'write' 'write_ln126' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 106 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 107 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 108 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 108 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 109 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 109 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln124 = add i5 %select_ln123, i5 1" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 110 'add' 'add_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln124 = store i5 %add_ln124, i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 111 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.42>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_123_2_VITIS_LOOP_124_3_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 115 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [src/conv3.cpp:126->src/conv3.cpp:79]   --->   Operation 116 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc.i24" [src/conv3.cpp:124->src/conv3.cpp:79]   --->   Operation 117 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ti_cast20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shl1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_fm_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tx                        (alloca           ) [ 011111111111111111110]
ty                        (alloca           ) [ 010000000000000000000]
indvar_flatten280         (alloca           ) [ 010000000000000000000]
output_ftmap_read         (read             ) [ 000000000000000000000]
p_shl1_read               (read             ) [ 000000000000000000000]
ti_cast20_read            (read             ) [ 000000000000000000000]
conv3_biases_0_0_val_read (read             ) [ 001111100000000000000]
select_ln31_1_read        (read             ) [ 000000000000000000000]
ti_cast20_cast            (zext             ) [ 000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000]
ty_1                      (load             ) [ 000000000000000000000]
indvar_flatten280_load    (load             ) [ 000000000000000000000]
zext_ln123                (zext             ) [ 000000000000000000000]
empty                     (add              ) [ 000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 000000000000000000000]
zext_ln126                (zext             ) [ 000000000000000000000]
shl_ln126_1               (bitconcatenate   ) [ 000000000000000000000]
zext_ln126_1              (zext             ) [ 000000000000000000000]
sub_ln126                 (sub              ) [ 000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
icmp_ln123                (icmp             ) [ 011111111111111111110]
add_ln123_1               (add              ) [ 000000000000000000000]
br_ln123                  (br               ) [ 000000000000000000000]
tx_load                   (load             ) [ 000000000000000000000]
add_ln123                 (add              ) [ 000000000000000000000]
icmp_ln124                (icmp             ) [ 000000000000000000000]
select_ln123              (select           ) [ 001111111111111111110]
select_ln123_1            (select           ) [ 000000000000000000000]
zext_ln126_2              (zext             ) [ 000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 000000000000000000000]
add_ln126_4               (add              ) [ 000000000000000000000]
zext_ln123_1              (zext             ) [ 000000000000000000000]
p_mid1278                 (add              ) [ 000000000000000000000]
shl_ln126_mid1            (bitconcatenate   ) [ 000000000000000000000]
zext_ln126_3              (zext             ) [ 000000000000000000000]
shl_ln126_1_mid1          (bitconcatenate   ) [ 000000000000000000000]
zext_ln126_5              (zext             ) [ 000000000000000000000]
sub_ln126_1               (sub              ) [ 000000000000000000000]
select_ln123_2            (select           ) [ 000000000000000000000]
sext_ln123                (sext             ) [ 000000000000000000000]
zext_ln126_7              (zext             ) [ 000000000000000000000]
add_ln126_5               (add              ) [ 000000000000000000000]
zext_ln126_8              (zext             ) [ 000000000000000000000]
output_fm_buffer_0_addr   (getelementptr    ) [ 001000000000000000000]
add_ln126                 (add              ) [ 000000000000000000000]
zext_ln126_4              (zext             ) [ 000000000000000000000]
add_ln126_1               (add              ) [ 000000000000000000000]
shl_ln126_2               (bitconcatenate   ) [ 000000000000000000000]
zext_ln126_6              (zext             ) [ 000000000000000000000]
add_ln126_3               (add              ) [ 000000000000000000000]
add_ln126_2               (add              ) [ 000000000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000000000]
sext_ln126                (sext             ) [ 000000000000000000000]
gmem_addr                 (getelementptr    ) [ 011111111111111111111]
store_ln124               (store            ) [ 000000000000000000000]
store_ln124               (store            ) [ 000000000000000000000]
output_fm_buffer_0_load   (load             ) [ 000111100000000000000]
add_i                     (fadd             ) [ 000000011111111000000]
gmem_load_req             (readreq          ) [ 000000000000000000000]
gmem_addr_read            (read             ) [ 000000000001000000000]
bitcast_ln126             (bitcast          ) [ 000000000000111000000]
add23_i                   (fadd             ) [ 000000000000000100000]
gmem_addr_req             (writereq         ) [ 000000000000000000000]
bitcast_ln126_1           (bitcast          ) [ 000000000000000000000]
write_ln126               (write            ) [ 000000000000000000000]
add_ln124                 (add              ) [ 000000000000000000000]
store_ln124               (store            ) [ 000000000000000000000]
specloopname_ln0          (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
specloopname_ln124        (specloopname     ) [ 000000000000000000000]
gmem_addr_resp            (writeresp        ) [ 000000000000000000000]
br_ln124                  (br               ) [ 000000000000000000000]
ret_ln0                   (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln31_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ti_cast20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti_cast20"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_shl1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shl1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_123_2_VITIS_LOOP_124_3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tx_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tx/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten280_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten280/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_ftmap_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_shl1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shl1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ti_cast20_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_cast20_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv3_biases_0_0_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln31_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/2 gmem_addr_req/14 gmem_addr_resp/16 "/>
</bind>
</comp>

<comp id="149" class="1004" name="gmem_addr_read_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="9"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln126_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="14"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/15 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_fm_buffer_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_0_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/3 add23_i/11 "/>
</bind>
</comp>

<comp id="181" class="1005" name="reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add23_i "/>
</bind>
</comp>

<comp id="186" class="1004" name="ti_cast20_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast20_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ty_1_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ty_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvar_flatten280_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten280_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln123_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln126_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln126_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln126_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln126_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="18" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln123_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln123_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tx_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln123_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln124_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln123_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln123_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln126_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln126_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln123_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_mid1278_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1278/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln126_mid1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="18" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_mid1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln126_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln126_1_mid1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_1_mid1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln126_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_5/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln126_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="18" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln123_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="19" slack="0"/>
<pin id="355" dir="0" index="2" bw="19" slack="0"/>
<pin id="356" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln123_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln126_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_7/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln126_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_5/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln126_8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_8/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln126_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln126_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_4/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln126_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln126_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_2/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln126_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_6/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln126_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln126_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="0" index="1" bw="19" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="62" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln126_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="gmem_addr_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln124_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="9" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln124_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln126_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="bitcast_ln126_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_1/15 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln124_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="18"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln124_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="18"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/19 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tx_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tx "/>
</bind>
</comp>

<comp id="475" class="1005" name="ty_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ty "/>
</bind>
</comp>

<comp id="482" class="1005" name="indvar_flatten280_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten280 "/>
</bind>
</comp>

<comp id="489" class="1005" name="conv3_biases_0_0_val_read_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="2"/>
<pin id="491" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln123_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="498" class="1005" name="select_ln123_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="18"/>
<pin id="500" dir="1" index="1" bw="5" slack="18"/>
</pin_list>
<bind>
<opset="select_ln123 "/>
</bind>
</comp>

<comp id="503" class="1005" name="output_fm_buffer_0_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="gmem_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="output_fm_buffer_0_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="gmem_addr_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="bitcast_ln126_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln126 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="177" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="136" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="215" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="229" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="208" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="208" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="270"><net_src comp="205" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="263" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="272" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="266" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="205" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="286" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="266" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="136" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="316" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="330" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="272" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="245" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="278" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="306" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="383"><net_src comp="186" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="278" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="118" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="112" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="360" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="419" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="257" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="286" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="456"><net_src comp="181" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="100" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="478"><net_src comp="104" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="485"><net_src comp="108" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="492"><net_src comp="130" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="497"><net_src comp="251" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="278" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="506"><net_src comp="164" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="511"><net_src comp="433" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="518"><net_src comp="171" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="523"><net_src comp="149" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="528"><net_src comp="449" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 15 16 17 18 19 20 }
	Port: output_fm_buffer_0 | {}
 - Input state : 
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : select_ln31_1 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : conv3_biases_0_0_val | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : ti_cast20 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : p_shl1 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : output_ftmap | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3 : output_fm_buffer_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ty_1 : 1
		indvar_flatten280_load : 1
		zext_ln123 : 2
		empty : 3
		shl_ln : 4
		zext_ln126 : 5
		shl_ln126_1 : 4
		zext_ln126_1 : 5
		sub_ln126 : 6
		icmp_ln123 : 2
		add_ln123_1 : 2
		br_ln123 : 3
		tx_load : 1
		add_ln123 : 2
		icmp_ln124 : 2
		select_ln123 : 3
		select_ln123_1 : 3
		zext_ln126_2 : 4
		tmp_2 : 4
		add_ln126_4 : 5
		zext_ln123_1 : 3
		p_mid1278 : 4
		shl_ln126_mid1 : 5
		zext_ln126_3 : 6
		shl_ln126_1_mid1 : 5
		zext_ln126_5 : 6
		sub_ln126_1 : 7
		select_ln123_2 : 8
		sext_ln123 : 9
		zext_ln126_7 : 4
		add_ln126_5 : 6
		zext_ln126_8 : 7
		output_fm_buffer_0_addr : 8
		output_fm_buffer_0_load : 9
		add_ln126 : 4
		zext_ln126_4 : 5
		add_ln126_1 : 6
		shl_ln126_2 : 7
		zext_ln126_6 : 8
		add_ln126_3 : 9
		add_ln126_2 : 10
		trunc_ln : 11
		sext_ln126 : 12
		gmem_addr : 13
		store_ln124 : 3
		store_ln124 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add23_i : 1
	State 12
	State 13
	State 14
	State 15
		write_ln126 : 1
	State 16
	State 17
	State 18
	State 19
		store_ln124 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_177              |    2    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|
|          |              empty_fu_215             |    0    |    0    |    15   |
|          |           add_ln123_1_fu_257          |    0    |    0    |    16   |
|          |            add_ln123_fu_266           |    0    |    0    |    12   |
|          |           add_ln126_4_fu_306          |    0    |    0    |    18   |
|          |            p_mid1278_fu_316           |    0    |    0    |    15   |
|    add   |           add_ln126_5_fu_368          |    0    |    0    |    18   |
|          |            add_ln126_fu_379           |    0    |    0    |    12   |
|          |           add_ln126_1_fu_389          |    0    |    0    |    15   |
|          |           add_ln126_3_fu_407          |    0    |    0    |    64   |
|          |           add_ln126_2_fu_413          |    0    |    0    |    64   |
|          |            add_ln124_fu_458           |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |            sub_ln126_fu_245           |    0    |    0    |    25   |
|          |           sub_ln126_1_fu_346          |    0    |    0    |    25   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln123_fu_251           |    0    |    0    |    16   |
|          |           icmp_ln124_fu_272           |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |          select_ln123_fu_278          |    0    |    0    |    5    |
|  select  |         select_ln123_1_fu_286         |    0    |    0    |    5    |
|          |         select_ln123_2_fu_352         |    0    |    0    |    18   |
|----------|---------------------------------------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_112     |    0    |    0    |    0    |
|          |        p_shl1_read_read_fu_118        |    0    |    0    |    0    |
|   read   |       ti_cast20_read_read_fu_124      |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_130 |    0    |    0    |    0    |
|          |     select_ln31_1_read_read_fu_136    |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_149      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_142         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln126_write_fu_155       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         ti_cast20_cast_fu_186         |    0    |    0    |    0    |
|          |           zext_ln123_fu_211           |    0    |    0    |    0    |
|          |           zext_ln126_fu_229           |    0    |    0    |    0    |
|          |          zext_ln126_1_fu_241          |    0    |    0    |    0    |
|          |          zext_ln126_2_fu_294          |    0    |    0    |    0    |
|   zext   |          zext_ln123_1_fu_312          |    0    |    0    |    0    |
|          |          zext_ln126_3_fu_330          |    0    |    0    |    0    |
|          |          zext_ln126_5_fu_342          |    0    |    0    |    0    |
|          |          zext_ln126_7_fu_364          |    0    |    0    |    0    |
|          |          zext_ln126_8_fu_374          |    0    |    0    |    0    |
|          |          zext_ln126_4_fu_385          |    0    |    0    |    0    |
|          |          zext_ln126_6_fu_403          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             shl_ln_fu_221             |    0    |    0    |    0    |
|          |           shl_ln126_1_fu_233          |    0    |    0    |    0    |
|bitconcatenate|              tmp_2_fu_298             |    0    |    0    |    0    |
|          |         shl_ln126_mid1_fu_322         |    0    |    0    |    0    |
|          |        shl_ln126_1_mid1_fu_334        |    0    |    0    |    0    |
|          |           shl_ln126_2_fu_395          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |           sext_ln123_fu_360           |    0    |    0    |    0    |
|          |           sext_ln126_fu_429           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_419            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    2    |   227   |   581   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      bitcast_ln126_reg_525      |   32   |
|conv3_biases_0_0_val_read_reg_489|   32   |
|      gmem_addr_read_reg_520     |   32   |
|        gmem_addr_reg_508        |   32   |
|        icmp_ln123_reg_494       |    1   |
|    indvar_flatten280_reg_482    |    9   |
| output_fm_buffer_0_addr_reg_503 |    9   |
| output_fm_buffer_0_load_reg_515 |   32   |
|             reg_181             |   32   |
|       select_ln123_reg_498      |    5   |
|            tx_reg_468           |    5   |
|            ty_reg_475           |    5   |
+---------------------------------+--------+
|              Total              |   226  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_171  |  p0  |   2  |   9  |   18   ||    9    |
|      grp_fu_177      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_177      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   181  ||  1.806  ||    32   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   581  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   453  |   613  |
+-----------+--------+--------+--------+--------+
