
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004930  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08004bc8  08004bc8  00005bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004c04  08004c04  00005c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08004c10  08004c10  00005c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  08004c14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000074  2400001c  08004c30  0000601c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000090  08004c30  00006090  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e55a  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002100  00000000  00000000  000145a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ac8  00000000  00000000  000166a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000817  00000000  00000000  00017170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b44  00000000  00000000  00017987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e727  00000000  00000000  0004e4cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159ea0  00000000  00000000  0005cbf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b6a92  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ae0  00000000  00000000  001b6ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001b95b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004bb0 	.word	0x08004bb0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004bb0 	.word	0x08004bb0

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002ee:	4b30      	ldr	r3, [pc, #192]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	4a2e      	ldr	r2, [pc, #184]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002fe:	4b2c      	ldr	r3, [pc, #176]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	617b      	str	r3, [r7, #20]
 800030a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030c:	4b28      	ldr	r3, [pc, #160]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	4a27      	ldr	r2, [pc, #156]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800031c:	4b24      	ldr	r3, [pc, #144]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000322:	f003 0304 	and.w	r3, r3, #4
 8000326:	613b      	str	r3, [r7, #16]
 8000328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800032a:	4b21      	ldr	r3, [pc, #132]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	4a1f      	ldr	r2, [pc, #124]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800033a:	4b1d      	ldr	r3, [pc, #116]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800033c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000348:	4b19      	ldr	r3, [pc, #100]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	4a18      	ldr	r2, [pc, #96]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000350:	f043 0302 	orr.w	r3, r3, #2
 8000354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800035a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000366:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	4a10      	ldr	r2, [pc, #64]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b0a      	ldr	r3, [pc, #40]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	4a09      	ldr	r2, [pc, #36]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	603b      	str	r3, [r7, #0]
 80003a0:	683b      	ldr	r3, [r7, #0]

}
 80003a2:	bf00      	nop
 80003a4:	371c      	adds	r7, #28
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	58024400 	.word	0x58024400

080003b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b0c6      	sub	sp, #280	@ 0x118
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  const char *test_string = "QUAD_MODE_FUNCIONAL_2";
 80003ba:	4b63      	ldr	r3, [pc, #396]	@ (8000548 <main+0x194>)
 80003bc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  uint32_t string_len = strlen(test_string);
 80003c0:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80003c4:	f7ff ff88 	bl	80002d8 <strlen>
 80003c8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
  uint8_t read_buffer[W25Q256JV_PAGE_SIZE] = {0};
 80003cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80003d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80003d4:	4618      	mov	r0, r3
 80003d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003da:	461a      	mov	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f004 fbad 	bl	8004b3c <memset>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003e2:	f000 f937 	bl	8000654 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003e6:	4b59      	ldr	r3, [pc, #356]	@ (800054c <main+0x198>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d11b      	bne.n	800042a <main+0x76>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003f2:	f3bf 8f4f 	dsb	sy
}
 80003f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003f8:	f3bf 8f6f 	isb	sy
}
 80003fc:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003fe:	4b53      	ldr	r3, [pc, #332]	@ (800054c <main+0x198>)
 8000400:	2200      	movs	r2, #0
 8000402:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000406:	f3bf 8f4f 	dsb	sy
}
 800040a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800040c:	f3bf 8f6f 	isb	sy
}
 8000410:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000412:	4b4e      	ldr	r3, [pc, #312]	@ (800054c <main+0x198>)
 8000414:	695b      	ldr	r3, [r3, #20]
 8000416:	4a4d      	ldr	r2, [pc, #308]	@ (800054c <main+0x198>)
 8000418:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800041c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800041e:	f3bf 8f4f 	dsb	sy
}
 8000422:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000424:	f3bf 8f6f 	isb	sy
}
 8000428:	e000      	b.n	800042c <main+0x78>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800042a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800042c:	4b47      	ldr	r3, [pc, #284]	@ (800054c <main+0x198>)
 800042e:	695b      	ldr	r3, [r3, #20]
 8000430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000434:	2b00      	cmp	r3, #0
 8000436:	d143      	bne.n	80004c0 <main+0x10c>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000438:	4b44      	ldr	r3, [pc, #272]	@ (800054c <main+0x198>)
 800043a:	2200      	movs	r2, #0
 800043c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000440:	f3bf 8f4f 	dsb	sy
}
 8000444:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000446:	4b41      	ldr	r3, [pc, #260]	@ (800054c <main+0x198>)
 8000448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800044c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000450:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000454:	0b5b      	lsrs	r3, r3, #13
 8000456:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800045a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800045e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000462:	08db      	lsrs	r3, r3, #3
 8000464:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000468:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800046c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000470:	015a      	lsls	r2, r3, #5
 8000472:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000476:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000478:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800047c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800047e:	4933      	ldr	r1, [pc, #204]	@ (800054c <main+0x198>)
 8000480:	4313      	orrs	r3, r2
 8000482:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800048a:	1e5a      	subs	r2, r3, #1
 800048c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8000490:	2b00      	cmp	r3, #0
 8000492:	d1eb      	bne.n	800046c <main+0xb8>
    } while(sets-- != 0U);
 8000494:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000498:	1e5a      	subs	r2, r3, #1
 800049a:	f8c7 2108 	str.w	r2, [r7, #264]	@ 0x108
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1dd      	bne.n	800045e <main+0xaa>
  __ASM volatile ("dsb 0xF":::"memory");
 80004a2:	f3bf 8f4f 	dsb	sy
}
 80004a6:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004a8:	4b28      	ldr	r3, [pc, #160]	@ (800054c <main+0x198>)
 80004aa:	695b      	ldr	r3, [r3, #20]
 80004ac:	4a27      	ldr	r2, [pc, #156]	@ (800054c <main+0x198>)
 80004ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004b2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004b4:	f3bf 8f4f 	dsb	sy
}
 80004b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004ba:	f3bf 8f6f 	isb	sy
}
 80004be:	e000      	b.n	80004c2 <main+0x10e>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004c0:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c2:	f000 ff85 	bl	80013d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c6:	f000 f847 	bl	8000558 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f7ff ff0d 	bl	80002e8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80004ce:	f000 f8fb 	bl	80006c8 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80004d2:	2000      	movs	r0, #0
 80004d4:	f000 fea0 	bl	8001218 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004d8:	2001      	movs	r0, #1
 80004da:	f000 fe9d 	bl	8001218 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004de:	2002      	movs	r0, #2
 80004e0:	f000 fe9a 	bl	8001218 <BSP_LED_Init>

  /* USER CODE BEGIN WHILE */
  BSP_LED_On(LED_YELLOW);
 80004e4:	2001      	movs	r0, #1
 80004e6:	f000 ff0d 	bl	8001304 <BSP_LED_On>
      BSP_LED_On(LED_RED);
      BSP_LED_Off(LED_GREEN);
  }
*/

  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
 80004ea:	4819      	ldr	r0, [pc, #100]	@ (8000550 <main+0x19c>)
 80004ec:	f000 fcf4 	bl	8000ed8 <QSPI_Set_Status_Config>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <main+0x146>
 80004f6:	f000 f8da 	bl	80006ae <Error_Handler>

  if (QSPI_Sector_Erase(&hqspi, TEST_ADDR) != HAL_OK) Error_Handler();
 80004fa:	2100      	movs	r1, #0
 80004fc:	4814      	ldr	r0, [pc, #80]	@ (8000550 <main+0x19c>)
 80004fe:	f000 fb6b 	bl	8000bd8 <QSPI_Sector_Erase>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <main+0x158>
 8000508:	f000 f8d1 	bl	80006ae <Error_Handler>

  if (QSPI_Write_Data_Quad(&hqspi, (uint8_t *)TEST_STRING, strlen(TEST_STRING), TEST_ADDR) != HAL_OK) Error_Handler();
 800050c:	2300      	movs	r3, #0
 800050e:	220a      	movs	r2, #10
 8000510:	4910      	ldr	r1, [pc, #64]	@ (8000554 <main+0x1a0>)
 8000512:	480f      	ldr	r0, [pc, #60]	@ (8000550 <main+0x19c>)
 8000514:	f000 fba0 	bl	8000c58 <QSPI_Write_Data_Quad>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <main+0x16e>
 800051e:	f000 f8c6 	bl	80006ae <Error_Handler>
  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
 8000522:	480b      	ldr	r0, [pc, #44]	@ (8000550 <main+0x19c>)
 8000524:	f000 fd06 	bl	8000f34 <QSPI_EnableMemoryMapped_1_4_4>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <main+0x17e>
 800052e:	f000 f8be 	bl	80006ae <Error_Handler>

  memcpy(read_buffer, (uint8_t *) (QSPI_BASE_ADDR + TEST_ADDR), 10);
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	220a      	movs	r2, #10
 8000536:	f04f 4110 	mov.w	r1, #2415919104	@ 0x90000000
 800053a:	4618      	mov	r0, r3
 800053c:	f004 fb2a 	bl	8004b94 <memcpy>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 8000540:	2032      	movs	r0, #50	@ 0x32
 8000542:	f000 ffd7 	bl	80014f4 <HAL_Delay>
 8000546:	e7fb      	b.n	8000540 <main+0x18c>
 8000548:	08004bc8 	.word	0x08004bc8
 800054c:	e000ed00 	.word	0xe000ed00
 8000550:	24000038 	.word	0x24000038
 8000554:	08004be0 	.word	0x08004be0

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b09c      	sub	sp, #112	@ 0x70
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000562:	224c      	movs	r2, #76	@ 0x4c
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f004 fae8 	bl	8004b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2220      	movs	r2, #32
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f004 fae2 	bl	8004b3c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000578:	2002      	movs	r0, #2
 800057a:	f001 fb41 	bl	8001c00 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800057e:	2300      	movs	r3, #0
 8000580:	603b      	str	r3, [r7, #0]
 8000582:	4b32      	ldr	r3, [pc, #200]	@ (800064c <SystemClock_Config+0xf4>)
 8000584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000586:	4a31      	ldr	r2, [pc, #196]	@ (800064c <SystemClock_Config+0xf4>)
 8000588:	f023 0301 	bic.w	r3, r3, #1
 800058c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800058e:	4b2f      	ldr	r3, [pc, #188]	@ (800064c <SystemClock_Config+0xf4>)
 8000590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	4b2d      	ldr	r3, [pc, #180]	@ (8000650 <SystemClock_Config+0xf8>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000650 <SystemClock_Config+0xf8>)
 80005a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005a6:	6193      	str	r3, [r2, #24]
 80005a8:	4b29      	ldr	r3, [pc, #164]	@ (8000650 <SystemClock_Config+0xf8>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005b4:	bf00      	nop
 80005b6:	4b26      	ldr	r3, [pc, #152]	@ (8000650 <SystemClock_Config+0xf8>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005c2:	d1f8      	bne.n	80005b6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005c4:	2301      	movs	r3, #1
 80005c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ce:	2302      	movs	r3, #2
 80005d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005d2:	2302      	movs	r3, #2
 80005d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80005d6:	2302      	movs	r3, #2
 80005d8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80005da:	230c      	movs	r3, #12
 80005dc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005de:	2302      	movs	r3, #2
 80005e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80005e2:	2303      	movs	r3, #3
 80005e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80005ea:	230c      	movs	r3, #12
 80005ec:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80005ee:	2302      	movs	r3, #2
 80005f0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005fa:	4618      	mov	r0, r3
 80005fc:	f001 ff7a 	bl	80024f4 <HAL_RCC_OscConfig>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000606:	f000 f852 	bl	80006ae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060a:	233f      	movs	r3, #63	@ 0x3f
 800060c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800060e:	2303      	movs	r3, #3
 8000610:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2101      	movs	r1, #1
 800062e:	4618      	mov	r0, r3
 8000630:	f002 fbba 	bl	8002da8 <HAL_RCC_ClockConfig>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800063a:	f000 f838 	bl	80006ae <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800063e:	f002 fd69 	bl	8003114 <HAL_RCC_EnableCSS>
}
 8000642:	bf00      	nop
 8000644:	3770      	adds	r7, #112	@ 0x70
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	58000400 	.word	0x58000400
 8000650:	58024800 	.word	0x58024800

08000654 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800065a:	463b      	mov	r3, r7
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000666:	f001 f859 	bl	800171c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800066a:	2301      	movs	r3, #1
 800066c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800066e:	2300      	movs	r3, #0
 8000670:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 8000672:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000676:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 8000678:	2318      	movs	r3, #24
 800067a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800067c:	2387      	movs	r3, #135	@ 0x87
 800067e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000680:	2300      	movs	r3, #0
 8000682:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000684:	2303      	movs	r3, #3
 8000686:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000688:	2301      	movs	r3, #1
 800068a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800068c:	2300      	movs	r3, #0
 800068e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000690:	2301      	movs	r3, #1
 8000692:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000694:	2301      	movs	r3, #1
 8000696:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000698:	463b      	mov	r3, r7
 800069a:	4618      	mov	r0, r3
 800069c:	f001 f876 	bl	800178c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006a0:	2004      	movs	r0, #4
 80006a2:	f001 f853 	bl	800174c <HAL_MPU_Enable>

}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 80006b2:	2000      	movs	r0, #0
 80006b4:	f000 fe50 	bl	8001358 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 80006b8:	2001      	movs	r0, #1
 80006ba:	f000 fe4d 	bl	8001358 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 80006be:	2002      	movs	r0, #2
 80006c0:	f000 fe20 	bl	8001304 <BSP_LED_On>
  while(1){
 80006c4:	bf00      	nop
 80006c6:	e7fd      	b.n	80006c4 <Error_Handler+0x16>

080006c8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006ce:	4a13      	ldr	r2, [pc, #76]	@ (800071c <MX_QUADSPI_Init+0x54>)
 80006d0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80006d2:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006da:	2201      	movs	r2, #1
 80006dc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006e0:	2210      	movs	r2, #16
 80006e2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006e6:	2219      	movs	r2, #25
 80006e8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006ec:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80006f0:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80006f2:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80006f8:	4b07      	ldr	r3, [pc, #28]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80006fe:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 8000700:	2200      	movs	r2, #0
 8000702:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <MX_QUADSPI_Init+0x50>)
 8000706:	f001 fab5 	bl	8001c74 <HAL_QSPI_Init>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000710:	f7ff ffcd 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	24000038 	.word	0x24000038
 800071c:	52005000 	.word	0x52005000

08000720 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b0bc      	sub	sp, #240	@ 0xf0
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000738:	f107 0318 	add.w	r3, r7, #24
 800073c:	22c0      	movs	r2, #192	@ 0xc0
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f004 f9fb 	bl	8004b3c <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a55      	ldr	r2, [pc, #340]	@ (80008a0 <HAL_QSPI_MspInit+0x180>)
 800074c:	4293      	cmp	r3, r2
 800074e:	f040 80a3 	bne.w	8000898 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000752:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000756:	f04f 0300 	mov.w	r3, #0
 800075a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 800075e:	2310      	movs	r3, #16
 8000760:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000762:	f107 0318 	add.w	r3, r7, #24
 8000766:	4618      	mov	r0, r3
 8000768:	f002 fe7a 	bl	8003460 <HAL_RCCEx_PeriphCLKConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000772:	f7ff ff9c 	bl	80006ae <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000776:	4b4b      	ldr	r3, [pc, #300]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 8000778:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800077c:	4a49      	ldr	r2, [pc, #292]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 800077e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000782:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000786:	4b47      	ldr	r3, [pc, #284]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 8000788:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800078c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000790:	617b      	str	r3, [r7, #20]
 8000792:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000794:	4b43      	ldr	r3, [pc, #268]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 8000796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079a:	4a42      	ldr	r2, [pc, #264]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 800079c:	f043 0310 	orr.w	r3, r3, #16
 80007a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007a4:	4b3f      	ldr	r3, [pc, #252]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007aa:	f003 0310 	and.w	r3, r3, #16
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b2:	4b3c      	ldr	r3, [pc, #240]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b8:	4a3a      	ldr	r2, [pc, #232]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007c2:	4b38      	ldr	r3, [pc, #224]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c8:	f003 0302 	and.w	r3, r3, #2
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80007d0:	4b34      	ldr	r3, [pc, #208]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d6:	4a33      	ldr	r2, [pc, #204]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e0:	4b30      	ldr	r3, [pc, #192]	@ (80008a4 <HAL_QSPI_MspInit+0x184>)
 80007e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e6:	f003 0308 	and.w	r3, r3, #8
 80007ea:	60bb      	str	r3, [r7, #8]
 80007ec:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007ee:	2304      	movs	r3, #4
 80007f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f4:	2302      	movs	r3, #2
 80007f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000800:	2303      	movs	r3, #3
 8000802:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000806:	2309      	movs	r3, #9
 8000808:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800080c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000810:	4619      	mov	r1, r3
 8000812:	4825      	ldr	r0, [pc, #148]	@ (80008a8 <HAL_QSPI_MspInit+0x188>)
 8000814:	f001 f82a 	bl	800186c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000818:	2304      	movs	r3, #4
 800081a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081e:	2302      	movs	r3, #2
 8000820:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082a:	2303      	movs	r3, #3
 800082c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000830:	2309      	movs	r3, #9
 8000832:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800083a:	4619      	mov	r1, r3
 800083c:	481b      	ldr	r0, [pc, #108]	@ (80008ac <HAL_QSPI_MspInit+0x18c>)
 800083e:	f001 f815 	bl	800186c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000842:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000846:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	2302      	movs	r3, #2
 800084c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000856:	2303      	movs	r3, #3
 8000858:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800085c:	2309      	movs	r3, #9
 800085e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000862:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000866:	4619      	mov	r1, r3
 8000868:	4811      	ldr	r0, [pc, #68]	@ (80008b0 <HAL_QSPI_MspInit+0x190>)
 800086a:	f000 ffff 	bl	800186c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800086e:	2340      	movs	r3, #64	@ 0x40
 8000870:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000880:	2303      	movs	r3, #3
 8000882:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000886:	230a      	movs	r3, #10
 8000888:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000890:	4619      	mov	r1, r3
 8000892:	4806      	ldr	r0, [pc, #24]	@ (80008ac <HAL_QSPI_MspInit+0x18c>)
 8000894:	f000 ffea 	bl	800186c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000898:	bf00      	nop
 800089a:	37f0      	adds	r7, #240	@ 0xf0
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	52005000 	.word	0x52005000
 80008a4:	58024400 	.word	0x58024400
 80008a8:	58021000 	.word	0x58021000
 80008ac:	58020400 	.word	0x58020400
 80008b0:	58020c00 	.word	0x58020c00

080008b4 <QSPI_Wait_For_Ready_Manual>:

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b092      	sub	sp, #72	@ 0x48
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 80008c2:	f000 fe0b 	bl	80014dc <HAL_GetTick>
 80008c6:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 80008c8:	f107 030c 	add.w	r3, r7, #12
 80008cc:	2238      	movs	r2, #56	@ 0x38
 80008ce:	2100      	movs	r1, #0
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 f933 	bl	8004b3c <memset>
    sCommand.InstructionMode 	= QSPI_INSTRUCTION_1_LINE;
 80008d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     	= W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 80008dc:	2305      	movs	r3, #5
 80008de:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     	= QSPI_ADDRESS_NONE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode 	= QSPI_ALTERNATE_BYTES_NONE;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        	= QSPI_DATA_1_LINE;
 80008e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80008ec:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     	= 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	623b      	str	r3, [r7, #32]
    sCommand.NbData          	= 1;
 80008f2:	2301      	movs	r3, #1
 80008f4:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008fe:	4619      	mov	r1, r3
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f001 fa2b 	bl	8001d5c <HAL_QSPI_Command>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 800090c:	2301      	movs	r3, #1
 800090e:	e01c      	b.n	800094a <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000910:	f107 030b 	add.w	r3, r7, #11
 8000914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000918:	4619      	mov	r1, r3
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f001 fb0e 	bl	8001f3c <HAL_QSPI_Receive>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 8000926:	2301      	movs	r3, #1
 8000928:	e00f      	b.n	800094a <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 800092a:	f000 fdd7 	bl	80014dc <HAL_GetTick>
 800092e:	4602      	mov	r2, r0
 8000930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	683a      	ldr	r2, [r7, #0]
 8000936:	429a      	cmp	r2, r3
 8000938:	d201      	bcs.n	800093e <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 800093a:	2303      	movs	r3, #3
 800093c:	e005      	b.n	800094a <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 800093e:	7afb      	ldrb	r3, [r7, #11]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	2b00      	cmp	r3, #0
 8000946:	d1d6      	bne.n	80008f6 <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 8000948:	2300      	movs	r3, #0
}
 800094a:	4618      	mov	r0, r3
 800094c:	3748      	adds	r7, #72	@ 0x48
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <QSPI_Enable_Quad_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b092      	sub	sp, #72	@ 0x48
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	2238      	movs	r2, #56	@ 0x38
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f004 f8e8 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800096c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000970:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000972:	2335      	movs	r3, #53	@ 0x35
 8000974:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000976:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800097a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000980:	2300      	movs	r3, #0
 8000982:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000988:	2301      	movs	r3, #1
 800098a:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 800098c:	f107 0310 	add.w	r3, r7, #16
 8000990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000994:	4619      	mov	r1, r3
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f001 f9e0 	bl	8001d5c <HAL_QSPI_Command>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <QSPI_Enable_Quad_Mode+0x54>
 80009a2:	2301      	movs	r3, #1
 80009a4:	e05b      	b.n	8000a5e <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80009a6:	f107 030f 	add.w	r3, r7, #15
 80009aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009ae:	4619      	mov	r1, r3
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f001 fac3 	bl	8001f3c <HAL_QSPI_Receive>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <QSPI_Enable_Quad_Mode+0x6e>
 80009bc:	2301      	movs	r3, #1
 80009be:	e04e      	b.n	8000a5e <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	2238      	movs	r2, #56	@ 0x38
 80009c6:	2100      	movs	r1, #0
 80009c8:	4618      	mov	r0, r3
 80009ca:	f004 f8b7 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80009ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 80009d4:	2306      	movs	r3, #6
 80009d6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80009d8:	2300      	movs	r3, #0
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80009dc:	2300      	movs	r3, #0
 80009de:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80009e8:	2300      	movs	r3, #0
 80009ea:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009ec:	f107 0310 	add.w	r3, r7, #16
 80009f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009f4:	4619      	mov	r1, r3
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f001 f9b0 	bl	8001d5c <HAL_QSPI_Command>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 8000a02:	2301      	movs	r3, #1
 8000a04:	e02b      	b.n	8000a5e <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8000a10:	2331      	movs	r3, #49	@ 0x31
 8000a12:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000a14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a18:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000a1e:	f107 0310 	add.w	r3, r7, #16
 8000a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a26:	4619      	mov	r1, r3
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f001 f997 	bl	8001d5c <HAL_QSPI_Command>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <QSPI_Enable_Quad_Mode+0xe6>
 8000a34:	2301      	movs	r3, #1
 8000a36:	e012      	b.n	8000a5e <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000a38:	f107 030f 	add.w	r3, r7, #15
 8000a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a40:	4619      	mov	r1, r3
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f001 f9e8 	bl	8001e18 <HAL_QSPI_Transmit>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <QSPI_Enable_Quad_Mode+0x100>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	e005      	b.n	8000a5e <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a52:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff ff2c 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000a5c:	4603      	mov	r3, r0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3748      	adds	r7, #72	@ 0x48
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b092      	sub	sp, #72	@ 0x48
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000a6e:	f107 030c 	add.w	r3, r7, #12
 8000a72:	2238      	movs	r2, #56	@ 0x38
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f004 f860 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000a7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000a82:	2366      	movs	r3, #102	@ 0x66
 8000a84:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000a92:	f107 030c 	add.w	r3, r7, #12
 8000a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f001 f95d 	bl	8001d5c <HAL_QSPI_Command>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000aa8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d002      	beq.n	8000ab6 <QSPI_Software_Reset+0x50>
 8000ab0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ab4:	e019      	b.n	8000aea <QSPI_Software_Reset+0x84>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000ab6:	2399      	movs	r3, #153	@ 0x99
 8000ab8:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f001 f949 	bl	8001d5c <HAL_QSPI_Command>
 8000aca:	4603      	mov	r3, r0
 8000acc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000ad0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d002      	beq.n	8000ade <QSPI_Software_Reset+0x78>
 8000ad8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000adc:	e005      	b.n	8000aea <QSPI_Software_Reset+0x84>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000ade:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f7ff fee6 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000ae8:	4603      	mov	r3, r0
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3748      	adds	r7, #72	@ 0x48
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b092      	sub	sp, #72	@ 0x48
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000afa:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f7ff fed8 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e060      	b.n	8000bd0 <QSPI_WriteEnable+0xde>

    memset(&sCommand, 0, sizeof(sCommand));
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	2238      	movs	r2, #56	@ 0x38
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f004 f810 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000b22:	2306      	movs	r3, #6
 8000b24:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b36:	2300      	movs	r3, #0
 8000b38:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b3a:	f107 0310 	add.w	r3, r7, #16
 8000b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b42:	4619      	mov	r1, r3
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f001 f909 	bl	8001d5c <HAL_QSPI_Command>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	e03d      	b.n	8000bd0 <QSPI_WriteEnable+0xde>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000b54:	f107 0310 	add.w	r3, r7, #16
 8000b58:	2238      	movs	r2, #56	@ 0x38
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f003 ffed 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b66:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000b68:	2305      	movs	r3, #5
 8000b6a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000b70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b82:	f107 0310 	add.w	r3, r7, #16
 8000b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f001 f8e5 	bl	8001d5c <HAL_QSPI_Command>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	e019      	b.n	8000bd0 <QSPI_WriteEnable+0xde>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b9c:	f107 030f 	add.w	r3, r7, #15
 8000ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f001 f9c8 	bl	8001f3c <HAL_QSPI_Receive>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e00c      	b.n	8000bd0 <QSPI_WriteEnable+0xde>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	f003 0302 	and.w	r3, r3, #2
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d101      	bne.n	8000bc4 <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e005      	b.n	8000bd0 <QSPI_WriteEnable+0xde>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000bc4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f7ff fe73 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000bce:	4603      	mov	r3, r0
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3748      	adds	r7, #72	@ 0x48
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t SectorAddress)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b090      	sub	sp, #64	@ 0x40
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f7ff ff85 	bl	8000af2 <QSPI_WriteEnable>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <QSPI_Sector_Erase+0x1a>
        return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e02e      	b.n	8000c50 <QSPI_Sector_Erase+0x78>

    memset(&sCommand, 0, sizeof(sCommand));
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	2238      	movs	r2, #56	@ 0x38
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f003 ff9e 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c04:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8000c06:	2320      	movs	r3, #32
 8000c08:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000c10:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000c14:	617b      	str	r3, [r7, #20]
    sCommand.Address           = SectorAddress;
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	60fb      	str	r3, [r7, #12]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61fb      	str	r3, [r7, #28]
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000c26:	2300      	movs	r3, #0
 8000c28:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c2a:	f107 0308 	add.w	r3, r7, #8
 8000c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c32:	4619      	mov	r1, r3
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f001 f891 	bl	8001d5c <HAL_QSPI_Command>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <QSPI_Sector_Erase+0x6c>
        return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	e005      	b.n	8000c50 <QSPI_Sector_Erase+0x78>

    return QSPI_Wait_For_Ready_Manual(hqspi, W25Q256JV_SECTOR_ERASE_MAX_TIME);
 8000c44:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f7ff fe33 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000c4e:	4603      	mov	r3, r0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3740      	adds	r7, #64	@ 0x40
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <QSPI_Write_Data_Quad>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Write_Data_Quad(QSPI_HandleTypeDef *hqspi, const uint8_t *pData, uint32_t size, uint32_t Address)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b092      	sub	sp, #72	@ 0x48
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (size > W25Q256JV_PAGE_SIZE) size = W25Q256JV_PAGE_SIZE;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c6c:	d902      	bls.n	8000c74 <QSPI_Write_Data_Quad+0x1c>
 8000c6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c72:	607b      	str	r3, [r7, #4]

    if (QSPI_WriteEnable(hqspi) != HAL_OK) return HAL_ERROR;
 8000c74:	68f8      	ldr	r0, [r7, #12]
 8000c76:	f7ff ff3c 	bl	8000af2 <QSPI_WriteEnable>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <QSPI_Write_Data_Quad+0x2c>
 8000c80:	2301      	movs	r3, #1
 8000c82:	e03c      	b.n	8000cfe <QSPI_Write_Data_Quad+0xa6>

    memset(&sCommand, 0, sizeof(sCommand));
 8000c84:	f107 0310 	add.w	r3, r7, #16
 8000c88:	2238      	movs	r2, #56	@ 0x38
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f003 ff55 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c96:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8000c98:	2332      	movs	r3, #50	@ 0x32
 8000c9a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000c9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000ca2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ca6:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000cac:	2300      	movs	r3, #0
 8000cae:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000cb0:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000cb4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = size;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000cc2:	f107 0310 	add.w	r3, r7, #16
 8000cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cca:	4619      	mov	r1, r3
 8000ccc:	68f8      	ldr	r0, [r7, #12]
 8000cce:	f001 f845 	bl	8001d5c <HAL_QSPI_Command>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <QSPI_Write_Data_Quad+0x84>
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e010      	b.n	8000cfe <QSPI_Write_Data_Quad+0xa6>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t *)pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ce0:	68b9      	ldr	r1, [r7, #8]
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f001 f898 	bl	8001e18 <HAL_QSPI_Transmit>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <QSPI_Write_Data_Quad+0x9a>
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e005      	b.n	8000cfe <QSPI_Write_Data_Quad+0xa6>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000cf2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000cf6:	68f8      	ldr	r0, [r7, #12]
 8000cf8:	f7ff fddc 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000cfc:	4603      	mov	r3, r0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3748      	adds	r7, #72	@ 0x48
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b092      	sub	sp, #72	@ 0x48
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d14:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff fdcb 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e03c      	b.n	8000da2 <QSPI_Check_4Byte_Mode+0x9c>

    memset(&sCommand, 0, sizeof(sCommand));
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	2238      	movs	r2, #56	@ 0x38
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f003 ff03 	bl	8004b3c <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8000d3c:	2315      	movs	r3, #21
 8000d3e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000d48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d4c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000d52:	2301      	movs	r3, #1
 8000d54:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d56:	2300      	movs	r3, #0
 8000d58:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d5a:	f107 0310 	add.w	r3, r7, #16
 8000d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d62:	4619      	mov	r1, r3
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f000 fff9 	bl	8001d5c <HAL_QSPI_Command>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	e016      	b.n	8000da2 <QSPI_Check_4Byte_Mode+0x9c>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d74:	f107 030f 	add.w	r3, r7, #15
 8000d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f001 f8dc 	bl	8001f3c <HAL_QSPI_Receive>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e009      	b.n	8000da2 <QSPI_Check_4Byte_Mode+0x9c>

    if (mode != NULL)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d005      	beq.n	8000da0 <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	b2da      	uxtb	r2, r3
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3748      	adds	r7, #72	@ 0x48
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <QSPI_Enter_4Byte_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b092      	sub	sp, #72	@ 0x48
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000db2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff fd7c 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e03d      	b.n	8000e42 <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 8000dc6:	f107 0310 	add.w	r3, r7, #16
 8000dca:	2238      	movs	r2, #56	@ 0x38
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f003 feb4 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 8000dda:	23b7      	movs	r3, #183	@ 0xb7
 8000ddc:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000dee:	2300      	movs	r3, #0
 8000df0:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f000 ffad 	bl	8001d5c <HAL_QSPI_Command>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e01a      	b.n	8000e42 <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e0c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff fd4f 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e010      	b.n	8000e42 <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8000e24:	f107 030f 	add.w	r3, r7, #15
 8000e28:	4619      	mov	r1, r3
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ff6b 	bl	8000d06 <QSPI_Check_4Byte_Mode>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d104      	bne.n	8000e40 <QSPI_Enter_4Byte_Mode+0x96>
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d101      	bne.n	8000e40 <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	e000      	b.n	8000e42 <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3748      	adds	r7, #72	@ 0x48
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <QSPI_Clear_CMP>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b092      	sub	sp, #72	@ 0x48
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00  sin BP, sin TB
    // SR2 = 0x02  QE=1, CMP=0
    data[0] = 0x00;
 8000e52:	2300      	movs	r3, #0
 8000e54:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8000e56:	2302      	movs	r3, #2
 8000e58:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff fe49 	bl	8000af2 <QSPI_WriteEnable>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e032      	b.n	8000ed0 <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	2238      	movs	r2, #56	@ 0x38
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f003 fe62 	bl	8004b3c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 8000e7e:	2301      	movs	r3, #1
 8000e80:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000e86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e8a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e98:	4619      	mov	r1, r3
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 ff5e 	bl	8001d5c <HAL_QSPI_Command>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e012      	b.n	8000ed0 <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 ffaf 	bl	8001e18 <HAL_QSPI_Transmit>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e005      	b.n	8000ed0 <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000ec4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff fcf3 	bl	80008b4 <QSPI_Wait_For_Ready_Manual>
 8000ece:	4603      	mov	r3, r0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3748      	adds	r7, #72	@ 0x48
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff fdbe 	bl	8000a66 <QSPI_Software_Reset>
 8000eea:	4603      	mov	r3, r0
 8000eec:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <QSPI_Set_Status_Config+0x20>
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	e019      	b.n	8000f2c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ff56 	bl	8000daa <QSPI_Enter_4Byte_Mode>
 8000efe:	4603      	mov	r3, r0
 8000f00:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <QSPI_Set_Status_Config+0x34>
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	e00f      	b.n	8000f2c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff fd20 	bl	8000952 <QSPI_Enable_Quad_Mode>
 8000f12:	4603      	mov	r3, r0
 8000f14:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <QSPI_Set_Status_Config+0x48>
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	e005      	b.n	8000f2c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Clear_CMP(hqspi);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ff92 	bl	8000e4a <QSPI_Clear_CMP>
 8000f26:	4603      	mov	r3, r0
 8000f28:	73fb      	strb	r3, [r7, #15]

	return status;
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <QSPI_EnableMemoryMapped_1_4_4>:
    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
}

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_4_4(QSPI_HandleTypeDef *hqspi)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b092      	sub	sp, #72	@ 0x48
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2238      	movs	r2, #56	@ 0x38
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f003 fdf9 	bl	8004b3c <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8000f4a:	f107 0308 	add.w	r3, r7, #8
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]

    /* --- Configuracin del comando --- */
    sCommand.InstructionMode      = QSPI_INSTRUCTION_1_LINE;  // opcode en 1 lnea
 8000f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction          = 0xEC;                     // Fast Read Quad I/O (4-byte)
 8000f5a:	23ec      	movs	r3, #236	@ 0xec
 8000f5c:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode          = QSPI_ADDRESS_4_LINES;     // direccin en 4 lneas
 8000f5e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize          = QSPI_ADDRESS_32_BITS;
 8000f64:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f68:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode    = QSPI_ALTERNATE_BYTES_4_LINES; // modo bits en 4 lneas
 8000f6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f6e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize   = QSPI_ALTERNATE_BYTES_8_BITS;  // 8 bits de modo (generalmente 0x00)
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
    sCommand.AlternateBytes       = 0x00;                      // modo bits = 0
 8000f74:	2300      	movs	r3, #0
 8000f76:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode             = QSPI_DATA_4_LINES;
 8000f78:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000f7c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles          = 4;                         // segn datasheet Winbond (6 dummy tpicos)
 8000f7e:	2304      	movs	r3, #4
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode              = QSPI_DDR_MODE_DISABLE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode             = QSPI_SIOO_INST_EVERY_CMD;
 8000f86:	2300      	movs	r3, #0
 8000f88:	647b      	str	r3, [r7, #68]	@ 0x44

    /* --- Configuracin de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 8000f92:	f107 0208 	add.w	r2, r7, #8
 8000f96:	f107 0310 	add.w	r3, r7, #16
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f001 f86a 	bl	8002076 <HAL_QSPI_MemoryMapped>
 8000fa2:	4603      	mov	r3, r0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3748      	adds	r7, #72	@ 0x48
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <HAL_MspInit+0x30>)
 8000fb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fb8:	4a08      	ldr	r2, [pc, #32]	@ (8000fdc <HAL_MspInit+0x30>)
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <HAL_MspInit+0x30>)
 8000fc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	58024400 	.word	0x58024400

08000fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000fe4:	f002 fa20 	bl	8003428 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <NMI_Handler+0x8>

08000fec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <HardFault_Handler+0x4>

08000ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MemManage_Handler+0x4>

08000ffc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <BusFault_Handler+0x4>

08001004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <UsageFault_Handler+0x4>

0800100c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800103a:	f000 fa3b 	bl	80014b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}

08001042 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001046:	2000      	movs	r0, #0
 8001048:	f000 f9b0 	bl	80013ac <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}

08001050 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001054:	4b43      	ldr	r3, [pc, #268]	@ (8001164 <SystemInit+0x114>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800105a:	4a42      	ldr	r2, [pc, #264]	@ (8001164 <SystemInit+0x114>)
 800105c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001060:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001064:	4b40      	ldr	r3, [pc, #256]	@ (8001168 <SystemInit+0x118>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	2b06      	cmp	r3, #6
 800106e:	d807      	bhi.n	8001080 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001070:	4b3d      	ldr	r3, [pc, #244]	@ (8001168 <SystemInit+0x118>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f023 030f 	bic.w	r3, r3, #15
 8001078:	4a3b      	ldr	r2, [pc, #236]	@ (8001168 <SystemInit+0x118>)
 800107a:	f043 0307 	orr.w	r3, r3, #7
 800107e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001080:	4b3a      	ldr	r3, [pc, #232]	@ (800116c <SystemInit+0x11c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a39      	ldr	r2, [pc, #228]	@ (800116c <SystemInit+0x11c>)
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800108c:	4b37      	ldr	r3, [pc, #220]	@ (800116c <SystemInit+0x11c>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001092:	4b36      	ldr	r3, [pc, #216]	@ (800116c <SystemInit+0x11c>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	4935      	ldr	r1, [pc, #212]	@ (800116c <SystemInit+0x11c>)
 8001098:	4b35      	ldr	r3, [pc, #212]	@ (8001170 <SystemInit+0x120>)
 800109a:	4013      	ands	r3, r2
 800109c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800109e:	4b32      	ldr	r3, [pc, #200]	@ (8001168 <SystemInit+0x118>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0308 	and.w	r3, r3, #8
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001168 <SystemInit+0x118>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f023 030f 	bic.w	r3, r3, #15
 80010b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001168 <SystemInit+0x118>)
 80010b4:	f043 0307 	orr.w	r3, r3, #7
 80010b8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010ba:	4b2c      	ldr	r3, [pc, #176]	@ (800116c <SystemInit+0x11c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010c0:	4b2a      	ldr	r3, [pc, #168]	@ (800116c <SystemInit+0x11c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <SystemInit+0x11c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010cc:	4b27      	ldr	r3, [pc, #156]	@ (800116c <SystemInit+0x11c>)
 80010ce:	4a29      	ldr	r2, [pc, #164]	@ (8001174 <SystemInit+0x124>)
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010d2:	4b26      	ldr	r3, [pc, #152]	@ (800116c <SystemInit+0x11c>)
 80010d4:	4a28      	ldr	r2, [pc, #160]	@ (8001178 <SystemInit+0x128>)
 80010d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010d8:	4b24      	ldr	r3, [pc, #144]	@ (800116c <SystemInit+0x11c>)
 80010da:	4a28      	ldr	r2, [pc, #160]	@ (800117c <SystemInit+0x12c>)
 80010dc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010de:	4b23      	ldr	r3, [pc, #140]	@ (800116c <SystemInit+0x11c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010e4:	4b21      	ldr	r3, [pc, #132]	@ (800116c <SystemInit+0x11c>)
 80010e6:	4a25      	ldr	r2, [pc, #148]	@ (800117c <SystemInit+0x12c>)
 80010e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010ea:	4b20      	ldr	r3, [pc, #128]	@ (800116c <SystemInit+0x11c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010f0:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <SystemInit+0x11c>)
 80010f2:	4a22      	ldr	r2, [pc, #136]	@ (800117c <SystemInit+0x12c>)
 80010f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010f6:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <SystemInit+0x11c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <SystemInit+0x11c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a1a      	ldr	r2, [pc, #104]	@ (800116c <SystemInit+0x11c>)
 8001102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001106:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <SystemInit+0x11c>)
 800110a:	2200      	movs	r2, #0
 800110c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <SystemInit+0x130>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <SystemInit+0x134>)
 8001114:	4013      	ands	r3, r2
 8001116:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800111a:	d202      	bcs.n	8001122 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800111c:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <SystemInit+0x138>)
 800111e:	2201      	movs	r2, #1
 8001120:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <SystemInit+0x11c>)
 8001124:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001128:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d113      	bne.n	8001158 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <SystemInit+0x11c>)
 8001132:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001136:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <SystemInit+0x11c>)
 8001138:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800113c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001140:	4b12      	ldr	r3, [pc, #72]	@ (800118c <SystemInit+0x13c>)
 8001142:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001146:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <SystemInit+0x11c>)
 800114a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800114e:	4a07      	ldr	r2, [pc, #28]	@ (800116c <SystemInit+0x11c>)
 8001150:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001154:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000ed00 	.word	0xe000ed00
 8001168:	52002000 	.word	0x52002000
 800116c:	58024400 	.word	0x58024400
 8001170:	eaf6ed7f 	.word	0xeaf6ed7f
 8001174:	02020200 	.word	0x02020200
 8001178:	01ff0000 	.word	0x01ff0000
 800117c:	01010280 	.word	0x01010280
 8001180:	5c001000 	.word	0x5c001000
 8001184:	ffff0000 	.word	0xffff0000
 8001188:	51008108 	.word	0x51008108
 800118c:	52004000 	.word	0x52004000

08001190 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001194:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <ExitRun0Mode+0x2c>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	4a08      	ldr	r2, [pc, #32]	@ (80011bc <ExitRun0Mode+0x2c>)
 800119a:	f043 0302 	orr.w	r3, r3, #2
 800119e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011a0:	bf00      	nop
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <ExitRun0Mode+0x2c>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f9      	beq.n	80011a2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	58024800 	.word	0x58024800

080011c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011c0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80011fc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011c4:	f7ff ffe4 	bl	8001190 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011c8:	f7ff ff42 	bl	8001050 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011cc:	480c      	ldr	r0, [pc, #48]	@ (8001200 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ce:	490d      	ldr	r1, [pc, #52]	@ (8001204 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0a      	ldr	r2, [pc, #40]	@ (800120c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001210 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011f2:	f003 fcab 	bl	8004b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011f6:	f7ff f8dd 	bl	80003b4 <main>
  bx  lr
 80011fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011fc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001200:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001204:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 8001208:	08004c14 	.word	0x08004c14
  ldr r2, =_sbss
 800120c:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8001210:	24000090 	.word	0x24000090

08001214 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001214:	e7fe      	b.n	8001214 <ADC3_IRQHandler>
	...

08001218 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	@ 0x30
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001222:	2300      	movs	r3, #0
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d009      	beq.n	8001240 <BSP_LED_Init+0x28>
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d006      	beq.n	8001240 <BSP_LED_Init+0x28>
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d003      	beq.n	8001240 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001238:	f06f 0301 	mvn.w	r3, #1
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800123e:	e055      	b.n	80012ec <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10f      	bne.n	8001266 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001246:	4b2c      	ldr	r3, [pc, #176]	@ (80012f8 <BSP_LED_Init+0xe0>)
 8001248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800124c:	4a2a      	ldr	r2, [pc, #168]	@ (80012f8 <BSP_LED_Init+0xe0>)
 800124e:	f043 0302 	orr.w	r3, r3, #2
 8001252:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001256:	4b28      	ldr	r3, [pc, #160]	@ (80012f8 <BSP_LED_Init+0xe0>)
 8001258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	e021      	b.n	80012aa <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d10f      	bne.n	800128c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 800126c:	4b22      	ldr	r3, [pc, #136]	@ (80012f8 <BSP_LED_Init+0xe0>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001272:	4a21      	ldr	r2, [pc, #132]	@ (80012f8 <BSP_LED_Init+0xe0>)
 8001274:	f043 0310 	orr.w	r3, r3, #16
 8001278:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800127c:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <BSP_LED_Init+0xe0>)
 800127e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001282:	f003 0310 	and.w	r3, r3, #16
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	e00e      	b.n	80012aa <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 800128c:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <BSP_LED_Init+0xe0>)
 800128e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001292:	4a19      	ldr	r2, [pc, #100]	@ (80012f8 <BSP_LED_Init+0xe0>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800129c:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <BSP_LED_Init+0xe0>)
 800129e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4a13      	ldr	r2, [pc, #76]	@ (80012fc <BSP_LED_Init+0xe4>)
 80012ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012bc:	2303      	movs	r3, #3
 80012be:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001300 <BSP_LED_Init+0xe8>)
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	f107 0218 	add.w	r2, r7, #24
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 facc 	bl	800186c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <BSP_LED_Init+0xe8>)
 80012d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <BSP_LED_Init+0xe4>)
 80012e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012e4:	2200      	movs	r2, #0
 80012e6:	4619      	mov	r1, r3
 80012e8:	f000 fc70 	bl	8001bcc <HAL_GPIO_WritePin>
  }

  return ret;
 80012ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3730      	adds	r7, #48	@ 0x30
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	58024400 	.word	0x58024400
 80012fc:	08004bfc 	.word	0x08004bfc
 8001300:	24000008 	.word	0x24000008

08001304 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d009      	beq.n	800132c <BSP_LED_On+0x28>
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d006      	beq.n	800132c <BSP_LED_On+0x28>
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d003      	beq.n	800132c <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001324:	f06f 0301 	mvn.w	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	e00b      	b.n	8001344 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	4a08      	ldr	r2, [pc, #32]	@ (8001350 <BSP_LED_On+0x4c>)
 8001330:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	4a07      	ldr	r2, [pc, #28]	@ (8001354 <BSP_LED_On+0x50>)
 8001338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800133c:	2201      	movs	r2, #1
 800133e:	4619      	mov	r1, r3
 8001340:	f000 fc44 	bl	8001bcc <HAL_GPIO_WritePin>
  }

  return ret;
 8001344:	68fb      	ldr	r3, [r7, #12]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	24000008 	.word	0x24000008
 8001354:	08004bfc 	.word	0x08004bfc

08001358 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d009      	beq.n	8001380 <BSP_LED_Off+0x28>
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d006      	beq.n	8001380 <BSP_LED_Off+0x28>
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d003      	beq.n	8001380 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001378:	f06f 0301 	mvn.w	r3, #1
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	e00b      	b.n	8001398 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <BSP_LED_Off+0x4c>)
 8001384:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4a07      	ldr	r2, [pc, #28]	@ (80013a8 <BSP_LED_Off+0x50>)
 800138c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001390:	2200      	movs	r2, #0
 8001392:	4619      	mov	r1, r3
 8001394:	f000 fc1a 	bl	8001bcc <HAL_GPIO_WritePin>
  }

  return ret;
 8001398:	68fb      	ldr	r3, [r7, #12]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	24000008 	.word	0x24000008
 80013a8:	08004bfc 	.word	0x08004bfc

080013ac <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4a04      	ldr	r2, [pc, #16]	@ (80013cc <BSP_PB_IRQHandler+0x20>)
 80013bc:	4413      	add	r3, r2
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 fa24 	bl	800180c <HAL_EXTI_IRQHandler>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	24000084 	.word	0x24000084

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d6:	2003      	movs	r0, #3
 80013d8:	f000 f96e 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013dc:	f001 feaa 	bl	8003134 <HAL_RCC_GetSysClockFreq>
 80013e0:	4602      	mov	r2, r0
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <HAL_Init+0x68>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	0a1b      	lsrs	r3, r3, #8
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	4913      	ldr	r1, [pc, #76]	@ (800143c <HAL_Init+0x6c>)
 80013ee:	5ccb      	ldrb	r3, [r1, r3]
 80013f0:	f003 031f 	and.w	r3, r3, #31
 80013f4:	fa22 f303 	lsr.w	r3, r2, r3
 80013f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <HAL_Init+0x68>)
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	4a0e      	ldr	r2, [pc, #56]	@ (800143c <HAL_Init+0x6c>)
 8001404:	5cd3      	ldrb	r3, [r2, r3]
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	fa22 f303 	lsr.w	r3, r2, r3
 8001410:	4a0b      	ldr	r2, [pc, #44]	@ (8001440 <HAL_Init+0x70>)
 8001412:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001414:	4a0b      	ldr	r2, [pc, #44]	@ (8001444 <HAL_Init+0x74>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800141a:	2000      	movs	r0, #0
 800141c:	f000 f814 	bl	8001448 <HAL_InitTick>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e002      	b.n	8001430 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800142a:	f7ff fdbf 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	58024400 	.word	0x58024400
 800143c:	08004bec 	.word	0x08004bec
 8001440:	24000004 	.word	0x24000004
 8001444:	24000000 	.word	0x24000000

08001448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001450:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <HAL_InitTick+0x60>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e021      	b.n	80014a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_InitTick+0x64>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_InitTick+0x60>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4619      	mov	r1, r3
 8001466:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800146a:	fbb3 f3f1 	udiv	r3, r3, r1
 800146e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f000 f945 	bl	8001702 <HAL_SYSTICK_Config>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e00e      	b.n	80014a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b0f      	cmp	r3, #15
 8001486:	d80a      	bhi.n	800149e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001488:	2200      	movs	r2, #0
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	f04f 30ff 	mov.w	r0, #4294967295
 8001490:	f000 f91d 	bl	80016ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001494:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <HAL_InitTick+0x68>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800149a:	2300      	movs	r3, #0
 800149c:	e000      	b.n	80014a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	24000018 	.word	0x24000018
 80014ac:	24000000 	.word	0x24000000
 80014b0:	24000014 	.word	0x24000014

080014b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <HAL_IncTick+0x20>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <HAL_IncTick+0x24>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4413      	add	r3, r2
 80014c4:	4a04      	ldr	r2, [pc, #16]	@ (80014d8 <HAL_IncTick+0x24>)
 80014c6:	6013      	str	r3, [r2, #0]
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	24000018 	.word	0x24000018
 80014d8:	2400008c 	.word	0x2400008c

080014dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return uwTick;
 80014e0:	4b03      	ldr	r3, [pc, #12]	@ (80014f0 <HAL_GetTick+0x14>)
 80014e2:	681b      	ldr	r3, [r3, #0]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	2400008c 	.word	0x2400008c

080014f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014fc:	f7ff ffee 	bl	80014dc <HAL_GetTick>
 8001500:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800150c:	d005      	beq.n	800151a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800150e:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <HAL_Delay+0x44>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	461a      	mov	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	4413      	add	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800151a:	bf00      	nop
 800151c:	f7ff ffde 	bl	80014dc <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	429a      	cmp	r2, r3
 800152a:	d8f7      	bhi.n	800151c <HAL_Delay+0x28>
  {
  }
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	24000018 	.word	0x24000018

0800153c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001540:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <HAL_GetREVID+0x14>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	0c1b      	lsrs	r3, r3, #16
}
 8001546:	4618      	mov	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	5c001000 	.word	0x5c001000

08001554 <__NVIC_SetPriorityGrouping>:
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 800157e:	4313      	orrs	r3, r2
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00
 8001598:	05fa0000 	.word	0x05fa0000

0800159c <__NVIC_GetPriorityGrouping>:
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_SetPriority>:
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	@ (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	@ (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <NVIC_EncodePriority>:
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	@ 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0307 	rsb	r3, r3, #7
 8001626:	2b04      	cmp	r3, #4
 8001628:	bf28      	it	cs
 800162a:	2304      	movcs	r3, #4
 800162c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3304      	adds	r3, #4
 8001632:	2b06      	cmp	r3, #6
 8001634:	d902      	bls.n	800163c <NVIC_EncodePriority+0x30>
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3b03      	subs	r3, #3
 800163a:	e000      	b.n	800163e <NVIC_EncodePriority+0x32>
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	43da      	mvns	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	401a      	ands	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001654:	f04f 31ff 	mov.w	r1, #4294967295
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa01 f303 	lsl.w	r3, r1, r3
 800165e:	43d9      	mvns	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	4313      	orrs	r3, r2
}
 8001666:	4618      	mov	r0, r3
 8001668:	3724      	adds	r7, #36	@ 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001684:	d301      	bcc.n	800168a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001686:	2301      	movs	r3, #1
 8001688:	e00f      	b.n	80016aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <SysTick_Config+0x40>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3b01      	subs	r3, #1
 8001690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001692:	210f      	movs	r1, #15
 8001694:	f04f 30ff 	mov.w	r0, #4294967295
 8001698:	f7ff ff8e 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <SysTick_Config+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <SysTick_Config+0x40>)
 80016a4:	2207      	movs	r2, #7
 80016a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	e000e010 	.word	0xe000e010

080016b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff47 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
 80016da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016dc:	f7ff ff5e 	bl	800159c <__NVIC_GetPriorityGrouping>
 80016e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	f7ff ff90 	bl	800160c <NVIC_EncodePriority>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016f2:	4611      	mov	r1, r2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff5f 	bl	80015b8 <__NVIC_SetPriority>
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ffb2 	bl	8001674 <SysTick_Config>
 8001710:	4603      	mov	r3, r0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001720:	f3bf 8f5f 	dmb	sy
}
 8001724:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <HAL_MPU_Disable+0x28>)
 8001728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172a:	4a06      	ldr	r2, [pc, #24]	@ (8001744 <HAL_MPU_Disable+0x28>)
 800172c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001730:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001732:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <HAL_MPU_Disable+0x2c>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000ed00 	.word	0xe000ed00
 8001748:	e000ed90 	.word	0xe000ed90

0800174c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001754:	4a0b      	ldr	r2, [pc, #44]	@ (8001784 <HAL_MPU_Enable+0x38>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800175e:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <HAL_MPU_Enable+0x3c>)
 8001760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001762:	4a09      	ldr	r2, [pc, #36]	@ (8001788 <HAL_MPU_Enable+0x3c>)
 8001764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001768:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800176a:	f3bf 8f4f 	dsb	sy
}
 800176e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001770:	f3bf 8f6f 	isb	sy
}
 8001774:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000ed90 	.word	0xe000ed90
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	785a      	ldrb	r2, [r3, #1]
 8001798:	4b1b      	ldr	r3, [pc, #108]	@ (8001808 <HAL_MPU_ConfigRegion+0x7c>)
 800179a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_MPU_ConfigRegion+0x7c>)
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	4a19      	ldr	r2, [pc, #100]	@ (8001808 <HAL_MPU_ConfigRegion+0x7c>)
 80017a2:	f023 0301 	bic.w	r3, r3, #1
 80017a6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017a8:	4a17      	ldr	r2, [pc, #92]	@ (8001808 <HAL_MPU_ConfigRegion+0x7c>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	7b1b      	ldrb	r3, [r3, #12]
 80017b4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	7adb      	ldrb	r3, [r3, #11]
 80017ba:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	7a9b      	ldrb	r3, [r3, #10]
 80017c2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	7b5b      	ldrb	r3, [r3, #13]
 80017ca:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7b9b      	ldrb	r3, [r3, #14]
 80017d2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7bdb      	ldrb	r3, [r3, #15]
 80017da:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	7a5b      	ldrb	r3, [r3, #9]
 80017e2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	7a1b      	ldrb	r3, [r3, #8]
 80017ea:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017ec:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	7812      	ldrb	r2, [r2, #0]
 80017f2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017f4:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017f6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017f8:	6113      	str	r3, [r2, #16]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed90 	.word	0xe000ed90

0800180c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	0c1b      	lsrs	r3, r3, #16
 800181a:	f003 0303 	and.w	r3, r3, #3
 800181e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	2201      	movs	r2, #1
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	011a      	lsls	r2, r3, #4
 8001834:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <HAL_EXTI_IRQHandler+0x5c>)
 8001836:	4413      	add	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d009      	beq.n	800185e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d002      	beq.n	800185e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	4798      	blx	r3
    }
  }
}
 800185e:	bf00      	nop
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	58000088 	.word	0x58000088

0800186c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	@ 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800187a:	4b89      	ldr	r3, [pc, #548]	@ (8001aa0 <HAL_GPIO_Init+0x234>)
 800187c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800187e:	e194      	b.n	8001baa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	2101      	movs	r1, #1
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	4013      	ands	r3, r2
 800188e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 8186 	beq.w	8001ba4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d005      	beq.n	80018b0 <HAL_GPIO_Init+0x44>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d130      	bne.n	8001912 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018e6:	2201      	movs	r2, #1
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4013      	ands	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	f003 0201 	and.w	r2, r3, #1
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4313      	orrs	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b03      	cmp	r3, #3
 800191c:	d017      	beq.n	800194e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	2203      	movs	r2, #3
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4013      	ands	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 0303 	and.w	r3, r3, #3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d123      	bne.n	80019a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	08da      	lsrs	r2, r3, #3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3208      	adds	r2, #8
 8001962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	220f      	movs	r2, #15
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4013      	ands	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	691a      	ldr	r2, [r3, #16]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4313      	orrs	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	08da      	lsrs	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3208      	adds	r2, #8
 800199c:	69b9      	ldr	r1, [r7, #24]
 800199e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4013      	ands	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 0203 	and.w	r2, r3, #3
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 80e0 	beq.w	8001ba4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e4:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa4 <HAL_GPIO_Init+0x238>)
 80019e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019ea:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa4 <HAL_GPIO_Init+0x238>)
 80019ec:	f043 0302 	orr.w	r3, r3, #2
 80019f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019f4:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa4 <HAL_GPIO_Init+0x238>)
 80019f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a02:	4a29      	ldr	r2, [pc, #164]	@ (8001aa8 <HAL_GPIO_Init+0x23c>)
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3302      	adds	r3, #2
 8001a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	220f      	movs	r2, #15
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4013      	ands	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a20      	ldr	r2, [pc, #128]	@ (8001aac <HAL_GPIO_Init+0x240>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d052      	beq.n	8001ad4 <HAL_GPIO_Init+0x268>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab0 <HAL_GPIO_Init+0x244>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d031      	beq.n	8001a9a <HAL_GPIO_Init+0x22e>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab4 <HAL_GPIO_Init+0x248>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d02b      	beq.n	8001a96 <HAL_GPIO_Init+0x22a>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a1d      	ldr	r2, [pc, #116]	@ (8001ab8 <HAL_GPIO_Init+0x24c>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d025      	beq.n	8001a92 <HAL_GPIO_Init+0x226>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a1c      	ldr	r2, [pc, #112]	@ (8001abc <HAL_GPIO_Init+0x250>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d01f      	beq.n	8001a8e <HAL_GPIO_Init+0x222>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <HAL_GPIO_Init+0x254>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d019      	beq.n	8001a8a <HAL_GPIO_Init+0x21e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a1a      	ldr	r2, [pc, #104]	@ (8001ac4 <HAL_GPIO_Init+0x258>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_GPIO_Init+0x21a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_GPIO_Init+0x25c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d00d      	beq.n	8001a82 <HAL_GPIO_Init+0x216>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a18      	ldr	r2, [pc, #96]	@ (8001acc <HAL_GPIO_Init+0x260>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d007      	beq.n	8001a7e <HAL_GPIO_Init+0x212>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a17      	ldr	r2, [pc, #92]	@ (8001ad0 <HAL_GPIO_Init+0x264>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d101      	bne.n	8001a7a <HAL_GPIO_Init+0x20e>
 8001a76:	2309      	movs	r3, #9
 8001a78:	e02d      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a7a:	230a      	movs	r3, #10
 8001a7c:	e02b      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a7e:	2308      	movs	r3, #8
 8001a80:	e029      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a82:	2307      	movs	r3, #7
 8001a84:	e027      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a86:	2306      	movs	r3, #6
 8001a88:	e025      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a8a:	2305      	movs	r3, #5
 8001a8c:	e023      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a8e:	2304      	movs	r3, #4
 8001a90:	e021      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a92:	2303      	movs	r3, #3
 8001a94:	e01f      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e01d      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e01b      	b.n	8001ad6 <HAL_GPIO_Init+0x26a>
 8001a9e:	bf00      	nop
 8001aa0:	58000080 	.word	0x58000080
 8001aa4:	58024400 	.word	0x58024400
 8001aa8:	58000400 	.word	0x58000400
 8001aac:	58020000 	.word	0x58020000
 8001ab0:	58020400 	.word	0x58020400
 8001ab4:	58020800 	.word	0x58020800
 8001ab8:	58020c00 	.word	0x58020c00
 8001abc:	58021000 	.word	0x58021000
 8001ac0:	58021400 	.word	0x58021400
 8001ac4:	58021800 	.word	0x58021800
 8001ac8:	58021c00 	.word	0x58021c00
 8001acc:	58022000 	.word	0x58022000
 8001ad0:	58022400 	.word	0x58022400
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	69fa      	ldr	r2, [r7, #28]
 8001ad8:	f002 0203 	and.w	r2, r2, #3
 8001adc:	0092      	lsls	r2, r2, #2
 8001ade:	4093      	lsls	r3, r2
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae6:	4938      	ldr	r1, [pc, #224]	@ (8001bc8 <HAL_GPIO_Init+0x35c>)
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	089b      	lsrs	r3, r3, #2
 8001aec:	3302      	adds	r3, #2
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001b1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001b48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	43db      	mvns	r3, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4013      	ands	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f47f ae63 	bne.w	8001880 <HAL_GPIO_Init+0x14>
  }
}
 8001bba:	bf00      	nop
 8001bbc:	bf00      	nop
 8001bbe:	3724      	adds	r7, #36	@ 0x24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	58000400 	.word	0x58000400

08001bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bdc:	787b      	ldrb	r3, [r7, #1]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001be8:	e003      	b.n	8001bf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001bea:	887b      	ldrh	r3, [r7, #2]
 8001bec:	041a      	lsls	r2, r3, #16
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	619a      	str	r2, [r3, #24]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001c08:	4b19      	ldr	r3, [pc, #100]	@ (8001c70 <HAL_PWREx_ConfigSupply+0x70>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d00a      	beq.n	8001c2a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001c14:	4b16      	ldr	r3, [pc, #88]	@ (8001c70 <HAL_PWREx_ConfigSupply+0x70>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d001      	beq.n	8001c26 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e01f      	b.n	8001c66 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e01d      	b.n	8001c66 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001c2a:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <HAL_PWREx_ConfigSupply+0x70>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	f023 0207 	bic.w	r2, r3, #7
 8001c32:	490f      	ldr	r1, [pc, #60]	@ (8001c70 <HAL_PWREx_ConfigSupply+0x70>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c3a:	f7ff fc4f 	bl	80014dc <HAL_GetTick>
 8001c3e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c40:	e009      	b.n	8001c56 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c42:	f7ff fc4b 	bl	80014dc <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c50:	d901      	bls.n	8001c56 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e007      	b.n	8001c66 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_PWREx_ConfigSupply+0x70>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c62:	d1ee      	bne.n	8001c42 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	58024800 	.word	0x58024800

08001c74 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001c7c:	f7ff fc2e 	bl	80014dc <HAL_GetTick>
 8001c80:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e05f      	b.n	8001d4c <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d107      	bne.n	8001ca8 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7fe fd41 	bl	8000720 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001c9e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 fa49 	bl	800213a <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	021a      	lsls	r2, r3, #8
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2120      	movs	r1, #32
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 fa41 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001cd8:	7afb      	ldrb	r3, [r7, #11]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d135      	bne.n	8001d4a <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d54 <HAL_QSPI_Init+0xe0>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6852      	ldr	r2, [r2, #4]
 8001cec:	0611      	lsls	r1, r2, #24
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68d2      	ldr	r2, [r2, #12]
 8001cf2:	4311      	orrs	r1, r2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	69d2      	ldr	r2, [r2, #28]
 8001cf8:	4311      	orrs	r1, r2
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6a12      	ldr	r2, [r2, #32]
 8001cfe:	4311      	orrs	r1, r2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	430b      	orrs	r3, r1
 8001d06:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	4b12      	ldr	r3, [pc, #72]	@ (8001d58 <HAL_QSPI_Init+0xe4>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6912      	ldr	r2, [r2, #16]
 8001d16:	0411      	lsls	r1, r2, #16
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6952      	ldr	r2, [r2, #20]
 8001d1c:	4311      	orrs	r1, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6992      	ldr	r2, [r2, #24]
 8001d22:	4311      	orrs	r1, r2
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	430b      	orrs	r3, r1
 8001d2a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8001d4a:	7afb      	ldrb	r3, [r7, #11]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	00ffff2f 	.word	0x00ffff2f
 8001d58:	ffe0f8fe 	.word	0xffe0f8fe

08001d5c <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff fbb8 	bl	80014dc <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_QSPI_Command+0x22>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e048      	b.n	8001e10 <HAL_QSPI_Command+0xb4>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d137      	bne.n	8001e02 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2200      	movs	r2, #0
 8001da8:	2120      	movs	r1, #32
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 f9d3 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001db0:	4603      	mov	r3, r0
 8001db2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001db4:	7dfb      	ldrb	r3, [r7, #23]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d125      	bne.n	8001e06 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 fa00 	bl	80021c4 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d115      	bne.n	8001df8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	2102      	movs	r1, #2
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 f9bd 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001de0:	7dfb      	ldrb	r3, [r7, #23]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10f      	bne.n	8001e06 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2202      	movs	r2, #2
 8001dec:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001df6:	e006      	b.n	8001e06 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e00:	e001      	b.n	8001e06 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8001e02:	2302      	movs	r3, #2
 8001e04:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8001e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	@ 0x28
 8001e1c:	af02      	add	r7, sp, #8
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e24:	2300      	movs	r3, #0
 8001e26:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff fb58 	bl	80014dc <HAL_GetTick>
 8001e2c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	3320      	adds	r3, #32
 8001e34:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d101      	bne.n	8001e46 <HAL_QSPI_Transmit+0x2e>
 8001e42:	2302      	movs	r3, #2
 8001e44:	e076      	b.n	8001f34 <HAL_QSPI_Transmit+0x11c>
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d165      	bne.n	8001f26 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d056      	beq.n	8001f14 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2212      	movs	r2, #18
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	695a      	ldr	r2, [r3, #20]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8001e9a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001e9c:	e01b      	b.n	8001ed6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	2104      	movs	r1, #4
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f000 f954 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8001eb2:	7ffb      	ldrb	r3, [r7, #31]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d113      	bne.n	8001ee0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ebc:	781a      	ldrb	r2, [r3, #0]
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed0:	1e5a      	subs	r2, r3, #1
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1df      	bne.n	8001e9e <HAL_QSPI_Transmit+0x86>
 8001ede:	e000      	b.n	8001ee2 <HAL_QSPI_Transmit+0xca>
          break;
 8001ee0:	bf00      	nop
      }

      if (status == HAL_OK)
 8001ee2:	7ffb      	ldrb	r3, [r7, #31]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d110      	bne.n	8001f0a <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f000 f92f 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8001efc:	7ffb      	ldrb	r3, [r7, #31]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d103      	bne.n	8001f0a <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2202      	movs	r2, #2
 8001f08:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f12:	e00a      	b.n	8001f2a <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f18:	f043 0208 	orr.w	r2, r3, #8
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	77fb      	strb	r3, [r7, #31]
 8001f24:	e001      	b.n	8001f2a <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001f26:	2302      	movs	r3, #2
 8001f28:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8001f32:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3720      	adds	r7, #32
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	@ 0x28
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001f4c:	f7ff fac6 	bl	80014dc <HAL_GetTick>
 8001f50:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3320      	adds	r3, #32
 8001f60:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_QSPI_Receive+0x36>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e07d      	b.n	800206e <HAL_QSPI_Receive+0x132>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d16c      	bne.n	8002060 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d05d      	beq.n	800204e <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2222      	movs	r2, #34	@ 0x22
 8001f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001fca:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8001fd4:	e01c      	b.n	8002010 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	2106      	movs	r1, #6
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f000 f8b8 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8001fea:	7ffb      	ldrb	r3, [r7, #31]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d114      	bne.n	800201a <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	7812      	ldrb	r2, [r2, #0]
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	1c5a      	adds	r2, r3, #1
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800200a:	1e5a      	subs	r2, r3, #1
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1de      	bne.n	8001fd6 <HAL_QSPI_Receive+0x9a>
 8002018:	e000      	b.n	800201c <HAL_QSPI_Receive+0xe0>
          break;
 800201a:	bf00      	nop
      }

      if (status == HAL_OK)
 800201c:	7ffb      	ldrb	r3, [r7, #31]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d110      	bne.n	8002044 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	2201      	movs	r2, #1
 800202a:	2102      	movs	r1, #2
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f892 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 8002032:	4603      	mov	r3, r0
 8002034:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8002036:	7ffb      	ldrb	r3, [r7, #31]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d103      	bne.n	8002044 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2202      	movs	r2, #2
 8002042:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800204c:	e00a      	b.n	8002064 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f043 0208 	orr.w	r2, r3, #8
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	77fb      	strb	r3, [r7, #31]
 800205e:	e001      	b.n	8002064 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002060:	2302      	movs	r3, #2
 8002062:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 800206c:	7ffb      	ldrb	r3, [r7, #31]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3720      	adds	r7, #32
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b088      	sub	sp, #32
 800207a:	af02      	add	r7, sp, #8
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002082:	f7ff fa2b 	bl	80014dc <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b01      	cmp	r3, #1
 8002092:	d101      	bne.n	8002098 <HAL_QSPI_MemoryMapped+0x22>
 8002094:	2302      	movs	r3, #2
 8002096:	e04c      	b.n	8002132 <HAL_QSPI_MemoryMapped+0xbc>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d13b      	bne.n	8002124 <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2282      	movs	r2, #130	@ 0x82
 80020b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	2200      	movs	r2, #0
 80020c4:	2120      	movs	r1, #32
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 f845 	bl	8002156 <QSPI_WaitFlagStateUntilTimeout>
 80020cc:	4603      	mov	r3, r0
 80020ce:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d128      	bne.n	8002128 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f023 0108 	bic.w	r1, r3, #8
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b08      	cmp	r3, #8
 80020f2:	d110      	bne.n	8002116 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2210      	movs	r2, #16
 8002104:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002114:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8002116:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f851 	bl	80021c4 <QSPI_Config>
 8002122:	e001      	b.n	8002128 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002124:	2302      	movs	r3, #2
 8002126:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002130:	7dfb      	ldrb	r3, [r7, #23]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
 8002142:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b084      	sub	sp, #16
 800215a:	af00      	add	r7, sp, #0
 800215c:	60f8      	str	r0, [r7, #12]
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	603b      	str	r3, [r7, #0]
 8002162:	4613      	mov	r3, r2
 8002164:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002166:	e01a      	b.n	800219e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216e:	d016      	beq.n	800219e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002170:	f7ff f9b4 	bl	80014dc <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	429a      	cmp	r2, r3
 800217e:	d302      	bcc.n	8002186 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10b      	bne.n	800219e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2204      	movs	r2, #4
 800218a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e00e      	b.n	80021bc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	4013      	ands	r3, r2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf14      	ite	ne
 80021ac:	2301      	movne	r3, #1
 80021ae:	2300      	moveq	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	461a      	mov	r2, r3
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d1d6      	bne.n	8002168 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d009      	beq.n	80021ec <QSPI_Config+0x28>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80021de:	d005      	beq.n	80021ec <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	3a01      	subs	r2, #1
 80021ea:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 80c1 	beq.w	8002378 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d063      	beq.n	80022c6 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68ba      	ldr	r2, [r7, #8]
 8002204:	6892      	ldr	r2, [r2, #8]
 8002206:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	69db      	ldr	r3, [r3, #28]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d031      	beq.n	8002274 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002218:	431a      	orrs	r2, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800221e:	431a      	orrs	r2, r3
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	431a      	orrs	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	049b      	lsls	r3, r3, #18
 800222c:	431a      	orrs	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	431a      	orrs	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	431a      	orrs	r2, r3
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	431a      	orrs	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	431a      	orrs	r2, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	431a      	orrs	r2, r3
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	ea42 0103 	orr.w	r1, r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	430a      	orrs	r2, r1
 800225c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002264:	f000 813f 	beq.w	80024e6 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	6852      	ldr	r2, [r2, #4]
 8002270:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8002272:	e138      	b.n	80024e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227c:	431a      	orrs	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002282:	431a      	orrs	r2, r3
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	431a      	orrs	r2, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	049b      	lsls	r3, r3, #18
 8002290:	431a      	orrs	r2, r3
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	431a      	orrs	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	431a      	orrs	r2, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	431a      	orrs	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	ea42 0103 	orr.w	r1, r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
}
 80022c4:	e10f      	b.n	80024e6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d02e      	beq.n	800232c <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	431a      	orrs	r2, r3
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022dc:	431a      	orrs	r2, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e2:	431a      	orrs	r2, r3
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	049b      	lsls	r3, r3, #18
 80022ea:	431a      	orrs	r2, r3
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	431a      	orrs	r2, r3
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	431a      	orrs	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	431a      	orrs	r2, r3
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	431a      	orrs	r2, r3
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	ea42 0103 	orr.w	r1, r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	430a      	orrs	r2, r1
 8002314:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800231c:	f000 80e3 	beq.w	80024e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68ba      	ldr	r2, [r7, #8]
 8002326:	6852      	ldr	r2, [r2, #4]
 8002328:	619a      	str	r2, [r3, #24]
}
 800232a:	e0dc      	b.n	80024e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	431a      	orrs	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233a:	431a      	orrs	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002340:	431a      	orrs	r2, r3
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	049b      	lsls	r3, r3, #18
 8002348:	431a      	orrs	r2, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	431a      	orrs	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	431a      	orrs	r2, r3
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	431a      	orrs	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	ea42 0103 	orr.w	r1, r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	430a      	orrs	r2, r1
 800236c:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	619a      	str	r2, [r3, #24]
}
 8002376:	e0b6      	b.n	80024e6 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d05d      	beq.n	800243c <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	6892      	ldr	r2, [r2, #8]
 8002388:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d02e      	beq.n	80023f0 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	431a      	orrs	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a0:	431a      	orrs	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	049b      	lsls	r3, r3, #18
 80023ae:	431a      	orrs	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	431a      	orrs	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	431a      	orrs	r2, r3
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	431a      	orrs	r2, r3
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	ea42 0103 	orr.w	r1, r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80023e0:	f000 8081 	beq.w	80024e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	6852      	ldr	r2, [r2, #4]
 80023ec:	619a      	str	r2, [r3, #24]
}
 80023ee:	e07a      	b.n	80024e6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	431a      	orrs	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023fe:	431a      	orrs	r2, r3
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002404:	431a      	orrs	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	049b      	lsls	r3, r3, #18
 800240c:	431a      	orrs	r2, r3
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	431a      	orrs	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	431a      	orrs	r2, r3
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	431a      	orrs	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	ea42 0103 	orr.w	r1, r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	430a      	orrs	r2, r1
 8002430:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2200      	movs	r2, #0
 8002438:	619a      	str	r2, [r3, #24]
}
 800243a:	e054      	b.n	80024e6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d02a      	beq.n	800249a <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244c:	431a      	orrs	r2, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002452:	431a      	orrs	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002458:	431a      	orrs	r2, r3
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	049b      	lsls	r3, r3, #18
 8002460:	431a      	orrs	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	431a      	orrs	r2, r3
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	431a      	orrs	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	431a      	orrs	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	ea42 0103 	orr.w	r1, r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	430a      	orrs	r2, r1
 8002484:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800248c:	d02b      	beq.n	80024e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	6852      	ldr	r2, [r2, #4]
 8002496:	619a      	str	r2, [r3, #24]
}
 8002498:	e025      	b.n	80024e6 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d021      	beq.n	80024e6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	431a      	orrs	r2, r3
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b0:	431a      	orrs	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b6:	431a      	orrs	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	049b      	lsls	r3, r3, #18
 80024be:	431a      	orrs	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	431a      	orrs	r2, r3
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	431a      	orrs	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	ea42 0103 	orr.w	r1, r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	430a      	orrs	r2, r1
 80024dc:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2200      	movs	r2, #0
 80024e4:	619a      	str	r2, [r3, #24]
}
 80024e6:	bf00      	nop
 80024e8:	3714      	adds	r7, #20
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08c      	sub	sp, #48	@ 0x30
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d102      	bne.n	8002508 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	f000 bc48 	b.w	8002d98 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 8088 	beq.w	8002626 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002516:	4b99      	ldr	r3, [pc, #612]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002520:	4b96      	ldr	r3, [pc, #600]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002524:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002528:	2b10      	cmp	r3, #16
 800252a:	d007      	beq.n	800253c <HAL_RCC_OscConfig+0x48>
 800252c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800252e:	2b18      	cmp	r3, #24
 8002530:	d111      	bne.n	8002556 <HAL_RCC_OscConfig+0x62>
 8002532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d10c      	bne.n	8002556 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253c:	4b8f      	ldr	r3, [pc, #572]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d06d      	beq.n	8002624 <HAL_RCC_OscConfig+0x130>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d169      	bne.n	8002624 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	f000 bc21 	b.w	8002d98 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800255e:	d106      	bne.n	800256e <HAL_RCC_OscConfig+0x7a>
 8002560:	4b86      	ldr	r3, [pc, #536]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a85      	ldr	r2, [pc, #532]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800256a:	6013      	str	r3, [r2, #0]
 800256c:	e02e      	b.n	80025cc <HAL_RCC_OscConfig+0xd8>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10c      	bne.n	8002590 <HAL_RCC_OscConfig+0x9c>
 8002576:	4b81      	ldr	r3, [pc, #516]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a80      	ldr	r2, [pc, #512]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 800257c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	4b7e      	ldr	r3, [pc, #504]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a7d      	ldr	r2, [pc, #500]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002588:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800258c:	6013      	str	r3, [r2, #0]
 800258e:	e01d      	b.n	80025cc <HAL_RCC_OscConfig+0xd8>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002598:	d10c      	bne.n	80025b4 <HAL_RCC_OscConfig+0xc0>
 800259a:	4b78      	ldr	r3, [pc, #480]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a77      	ldr	r2, [pc, #476]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	4b75      	ldr	r3, [pc, #468]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a74      	ldr	r2, [pc, #464]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b0:	6013      	str	r3, [r2, #0]
 80025b2:	e00b      	b.n	80025cc <HAL_RCC_OscConfig+0xd8>
 80025b4:	4b71      	ldr	r3, [pc, #452]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	4b6e      	ldr	r3, [pc, #440]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6d      	ldr	r2, [pc, #436]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d013      	beq.n	80025fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7fe ff82 	bl	80014dc <HAL_GetTick>
 80025d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025dc:	f7fe ff7e 	bl	80014dc <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b64      	cmp	r3, #100	@ 0x64
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e3d4      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025ee:	4b63      	ldr	r3, [pc, #396]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0f0      	beq.n	80025dc <HAL_RCC_OscConfig+0xe8>
 80025fa:	e014      	b.n	8002626 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7fe ff6e 	bl	80014dc <HAL_GetTick>
 8002600:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002604:	f7fe ff6a 	bl	80014dc <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b64      	cmp	r3, #100	@ 0x64
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e3c0      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002616:	4b59      	ldr	r3, [pc, #356]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x110>
 8002622:	e000      	b.n	8002626 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80ca 	beq.w	80027c8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002634:	4b51      	ldr	r3, [pc, #324]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800263c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800263e:	4b4f      	ldr	r3, [pc, #316]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <HAL_RCC_OscConfig+0x166>
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	2b18      	cmp	r3, #24
 800264e:	d156      	bne.n	80026fe <HAL_RCC_OscConfig+0x20a>
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f003 0303 	and.w	r3, r3, #3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d151      	bne.n	80026fe <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800265a:	4b48      	ldr	r3, [pc, #288]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d005      	beq.n	8002672 <HAL_RCC_OscConfig+0x17e>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e392      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002672:	4b42      	ldr	r3, [pc, #264]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 0219 	bic.w	r2, r3, #25
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	493f      	ldr	r1, [pc, #252]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002680:	4313      	orrs	r3, r2
 8002682:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002684:	f7fe ff2a 	bl	80014dc <HAL_GetTick>
 8002688:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268c:	f7fe ff26 	bl	80014dc <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e37c      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800269e:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026aa:	f7fe ff47 	bl	800153c <HAL_GetREVID>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d817      	bhi.n	80026e8 <HAL_RCC_OscConfig+0x1f4>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	2b40      	cmp	r3, #64	@ 0x40
 80026be:	d108      	bne.n	80026d2 <HAL_RCC_OscConfig+0x1de>
 80026c0:	4b2e      	ldr	r3, [pc, #184]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026c8:	4a2c      	ldr	r2, [pc, #176]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026ce:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d0:	e07a      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d2:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	031b      	lsls	r3, r3, #12
 80026e0:	4926      	ldr	r1, [pc, #152]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026e6:	e06f      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e8:	4b24      	ldr	r3, [pc, #144]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	061b      	lsls	r3, r3, #24
 80026f6:	4921      	ldr	r1, [pc, #132]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026fc:	e064      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d047      	beq.n	8002796 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002706:	4b1d      	ldr	r3, [pc, #116]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 0219 	bic.w	r2, r3, #25
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	491a      	ldr	r1, [pc, #104]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002714:	4313      	orrs	r3, r2
 8002716:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7fe fee0 	bl	80014dc <HAL_GetTick>
 800271c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002720:	f7fe fedc 	bl	80014dc <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e332      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002732:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273e:	f7fe fefd 	bl	800153c <HAL_GetREVID>
 8002742:	4603      	mov	r3, r0
 8002744:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002748:	4293      	cmp	r3, r2
 800274a:	d819      	bhi.n	8002780 <HAL_RCC_OscConfig+0x28c>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	2b40      	cmp	r3, #64	@ 0x40
 8002752:	d108      	bne.n	8002766 <HAL_RCC_OscConfig+0x272>
 8002754:	4b09      	ldr	r3, [pc, #36]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 800275e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002762:	6053      	str	r3, [r2, #4]
 8002764:	e030      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
 8002766:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	031b      	lsls	r3, r3, #12
 8002774:	4901      	ldr	r1, [pc, #4]	@ (800277c <HAL_RCC_OscConfig+0x288>)
 8002776:	4313      	orrs	r3, r2
 8002778:	604b      	str	r3, [r1, #4]
 800277a:	e025      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
 800277c:	58024400 	.word	0x58024400
 8002780:	4b9a      	ldr	r3, [pc, #616]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	061b      	lsls	r3, r3, #24
 800278e:	4997      	ldr	r1, [pc, #604]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002790:	4313      	orrs	r3, r2
 8002792:	604b      	str	r3, [r1, #4]
 8002794:	e018      	b.n	80027c8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002796:	4b95      	ldr	r3, [pc, #596]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a94      	ldr	r2, [pc, #592]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a2:	f7fe fe9b 	bl	80014dc <HAL_GetTick>
 80027a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027aa:	f7fe fe97 	bl	80014dc <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e2ed      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027bc:	4b8b      	ldr	r3, [pc, #556]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1f0      	bne.n	80027aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0310 	and.w	r3, r3, #16
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80a9 	beq.w	8002928 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d6:	4b85      	ldr	r3, [pc, #532]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027de:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027e0:	4b82      	ldr	r3, [pc, #520]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d007      	beq.n	80027fc <HAL_RCC_OscConfig+0x308>
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	2b18      	cmp	r3, #24
 80027f0:	d13a      	bne.n	8002868 <HAL_RCC_OscConfig+0x374>
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d135      	bne.n	8002868 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027fc:	4b7b      	ldr	r3, [pc, #492]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_RCC_OscConfig+0x320>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	2b80      	cmp	r3, #128	@ 0x80
 800280e:	d001      	beq.n	8002814 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e2c1      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002814:	f7fe fe92 	bl	800153c <HAL_GetREVID>
 8002818:	4603      	mov	r3, r0
 800281a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800281e:	4293      	cmp	r3, r2
 8002820:	d817      	bhi.n	8002852 <HAL_RCC_OscConfig+0x35e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	2b20      	cmp	r3, #32
 8002828:	d108      	bne.n	800283c <HAL_RCC_OscConfig+0x348>
 800282a:	4b70      	ldr	r3, [pc, #448]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002832:	4a6e      	ldr	r2, [pc, #440]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002834:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002838:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800283a:	e075      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800283c:	4b6b      	ldr	r3, [pc, #428]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	069b      	lsls	r3, r3, #26
 800284a:	4968      	ldr	r1, [pc, #416]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800284c:	4313      	orrs	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002850:	e06a      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002852:	4b66      	ldr	r3, [pc, #408]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	061b      	lsls	r3, r3, #24
 8002860:	4962      	ldr	r1, [pc, #392]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002862:	4313      	orrs	r3, r2
 8002864:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002866:	e05f      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d042      	beq.n	80028f6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002870:	4b5e      	ldr	r3, [pc, #376]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a5d      	ldr	r2, [pc, #372]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800287a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287c:	f7fe fe2e 	bl	80014dc <HAL_GetTick>
 8002880:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002884:	f7fe fe2a 	bl	80014dc <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e280      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002896:	4b55      	ldr	r3, [pc, #340]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0f0      	beq.n	8002884 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028a2:	f7fe fe4b 	bl	800153c <HAL_GetREVID>
 80028a6:	4603      	mov	r3, r0
 80028a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d817      	bhi.n	80028e0 <HAL_RCC_OscConfig+0x3ec>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	d108      	bne.n	80028ca <HAL_RCC_OscConfig+0x3d6>
 80028b8:	4b4c      	ldr	r3, [pc, #304]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028c0:	4a4a      	ldr	r2, [pc, #296]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80028c6:	6053      	str	r3, [r2, #4]
 80028c8:	e02e      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
 80028ca:	4b48      	ldr	r3, [pc, #288]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	069b      	lsls	r3, r3, #26
 80028d8:	4944      	ldr	r1, [pc, #272]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
 80028de:	e023      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
 80028e0:	4b42      	ldr	r3, [pc, #264]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	061b      	lsls	r3, r3, #24
 80028ee:	493f      	ldr	r1, [pc, #252]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60cb      	str	r3, [r1, #12]
 80028f4:	e018      	b.n	8002928 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80028f6:	4b3d      	ldr	r3, [pc, #244]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a3c      	ldr	r2, [pc, #240]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80028fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7fe fdeb 	bl	80014dc <HAL_GetTick>
 8002906:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800290a:	f7fe fde7 	bl	80014dc <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e23d      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800291c:	4b33      	ldr	r3, [pc, #204]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f0      	bne.n	800290a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d036      	beq.n	80029a2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d019      	beq.n	8002970 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800293c:	4b2b      	ldr	r3, [pc, #172]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 800293e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002940:	4a2a      	ldr	r2, [pc, #168]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002948:	f7fe fdc8 	bl	80014dc <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002950:	f7fe fdc4 	bl	80014dc <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e21a      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002962:	4b22      	ldr	r3, [pc, #136]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCC_OscConfig+0x45c>
 800296e:	e018      	b.n	80029a2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002970:	4b1e      	ldr	r3, [pc, #120]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002972:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002974:	4a1d      	ldr	r2, [pc, #116]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800297c:	f7fe fdae 	bl	80014dc <HAL_GetTick>
 8002980:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002984:	f7fe fdaa 	bl	80014dc <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e200      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002996:	4b15      	ldr	r3, [pc, #84]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 8002998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d039      	beq.n	8002a22 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d01c      	beq.n	80029f0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a0c      	ldr	r2, [pc, #48]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80029bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029c0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80029c2:	f7fe fd8b 	bl	80014dc <HAL_GetTick>
 80029c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029ca:	f7fe fd87 	bl	80014dc <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e1dd      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029dc:	4b03      	ldr	r3, [pc, #12]	@ (80029ec <HAL_RCC_OscConfig+0x4f8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x4d6>
 80029e8:	e01b      	b.n	8002a22 <HAL_RCC_OscConfig+0x52e>
 80029ea:	bf00      	nop
 80029ec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029f0:	4b9b      	ldr	r3, [pc, #620]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a9a      	ldr	r2, [pc, #616]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 80029f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80029fc:	f7fe fd6e 	bl	80014dc <HAL_GetTick>
 8002a00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a04:	f7fe fd6a 	bl	80014dc <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e1c0      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a16:	4b92      	ldr	r3, [pc, #584]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f0      	bne.n	8002a04 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 8081 	beq.w	8002b32 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a30:	4b8c      	ldr	r3, [pc, #560]	@ (8002c64 <HAL_RCC_OscConfig+0x770>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a8b      	ldr	r2, [pc, #556]	@ (8002c64 <HAL_RCC_OscConfig+0x770>)
 8002a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fd4e 	bl	80014dc <HAL_GetTick>
 8002a40:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a44:	f7fe fd4a 	bl	80014dc <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	@ 0x64
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e1a0      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a56:	4b83      	ldr	r3, [pc, #524]	@ (8002c64 <HAL_RCC_OscConfig+0x770>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d106      	bne.n	8002a78 <HAL_RCC_OscConfig+0x584>
 8002a6a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a76:	e02d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x5e0>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d10c      	bne.n	8002a9a <HAL_RCC_OscConfig+0x5a6>
 8002a80:	4b77      	ldr	r3, [pc, #476]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a84:	4a76      	ldr	r2, [pc, #472]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a86:	f023 0301 	bic.w	r3, r3, #1
 8002a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8c:	4b74      	ldr	r3, [pc, #464]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a90:	4a73      	ldr	r2, [pc, #460]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002a92:	f023 0304 	bic.w	r3, r3, #4
 8002a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a98:	e01c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x5e0>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b05      	cmp	r3, #5
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0x5c8>
 8002aa2:	4b6f      	ldr	r3, [pc, #444]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa6:	4a6e      	ldr	r2, [pc, #440]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002aa8:	f043 0304 	orr.w	r3, r3, #4
 8002aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aae:	4b6c      	ldr	r3, [pc, #432]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab2:	4a6b      	ldr	r2, [pc, #428]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aba:	e00b      	b.n	8002ad4 <HAL_RCC_OscConfig+0x5e0>
 8002abc:	4b68      	ldr	r3, [pc, #416]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac0:	4a67      	ldr	r2, [pc, #412]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002ac2:	f023 0301 	bic.w	r3, r3, #1
 8002ac6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ac8:	4b65      	ldr	r3, [pc, #404]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002acc:	4a64      	ldr	r2, [pc, #400]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002ace:	f023 0304 	bic.w	r3, r3, #4
 8002ad2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d015      	beq.n	8002b08 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002adc:	f7fe fcfe 	bl	80014dc <HAL_GetTick>
 8002ae0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ae2:	e00a      	b.n	8002afa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae4:	f7fe fcfa 	bl	80014dc <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e14e      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002afa:	4b59      	ldr	r3, [pc, #356]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0ee      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x5f0>
 8002b06:	e014      	b.n	8002b32 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b08:	f7fe fce8 	bl	80014dc <HAL_GetTick>
 8002b0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b10:	f7fe fce4 	bl	80014dc <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e138      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b26:	4b4e      	ldr	r3, [pc, #312]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1ee      	bne.n	8002b10 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 812d 	beq.w	8002d96 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002b3c:	4b48      	ldr	r3, [pc, #288]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b44:	2b18      	cmp	r3, #24
 8002b46:	f000 80bd 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	f040 809e 	bne.w	8002c90 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b54:	4b42      	ldr	r3, [pc, #264]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a41      	ldr	r2, [pc, #260]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7fe fcbc 	bl	80014dc <HAL_GetTick>
 8002b64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b68:	f7fe fcb8 	bl	80014dc <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e10e      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b7a:	4b39      	ldr	r3, [pc, #228]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1f0      	bne.n	8002b68 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b86:	4b36      	ldr	r3, [pc, #216]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b8a:	4b37      	ldr	r3, [pc, #220]	@ (8002c68 <HAL_RCC_OscConfig+0x774>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b96:	0112      	lsls	r2, r2, #4
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	4931      	ldr	r1, [pc, #196]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	025b      	lsls	r3, r3, #9
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	041b      	lsls	r3, r3, #16
 8002bbe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	061b      	lsls	r3, r3, #24
 8002bcc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002bd0:	4923      	ldr	r1, [pc, #140]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bda:	4a21      	ldr	r2, [pc, #132]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002be2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002be4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002be6:	4b21      	ldr	r3, [pc, #132]	@ (8002c6c <HAL_RCC_OscConfig+0x778>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bee:	00d2      	lsls	r2, r2, #3
 8002bf0:	491b      	ldr	r1, [pc, #108]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfa:	f023 020c 	bic.w	r2, r3, #12
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	4917      	ldr	r1, [pc, #92]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c08:	4b15      	ldr	r3, [pc, #84]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0c:	f023 0202 	bic.w	r2, r3, #2
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c14:	4912      	ldr	r1, [pc, #72]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c1a:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1e:	4a10      	ldr	r2, [pc, #64]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c26:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c32:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c36:	4a0a      	ldr	r2, [pc, #40]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c3e:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4a:	4b05      	ldr	r3, [pc, #20]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a04      	ldr	r2, [pc, #16]	@ (8002c60 <HAL_RCC_OscConfig+0x76c>)
 8002c50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c56:	f7fe fc41 	bl	80014dc <HAL_GetTick>
 8002c5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c5c:	e011      	b.n	8002c82 <HAL_RCC_OscConfig+0x78e>
 8002c5e:	bf00      	nop
 8002c60:	58024400 	.word	0x58024400
 8002c64:	58024800 	.word	0x58024800
 8002c68:	fffffc0c 	.word	0xfffffc0c
 8002c6c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c70:	f7fe fc34 	bl	80014dc <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e08a      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c82:	4b47      	ldr	r3, [pc, #284]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0f0      	beq.n	8002c70 <HAL_RCC_OscConfig+0x77c>
 8002c8e:	e082      	b.n	8002d96 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c90:	4b43      	ldr	r3, [pc, #268]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a42      	ldr	r2, [pc, #264]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9c:	f7fe fc1e 	bl	80014dc <HAL_GetTick>
 8002ca0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca4:	f7fe fc1a 	bl	80014dc <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e070      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f0      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x7b0>
 8002cc2:	e068      	b.n	8002d96 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002cc4:	4b36      	ldr	r3, [pc, #216]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002cca:	4b35      	ldr	r3, [pc, #212]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d031      	beq.n	8002d3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	f003 0203 	and.w	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d12a      	bne.n	8002d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d122      	bne.n	8002d3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d00:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d11a      	bne.n	8002d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	0a5b      	lsrs	r3, r3, #9
 8002d0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d12:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d111      	bne.n	8002d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	0c1b      	lsrs	r3, r3, #16
 8002d1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d24:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d108      	bne.n	8002d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	0e1b      	lsrs	r3, r3, #24
 8002d2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d36:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e02b      	b.n	8002d98 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002d40:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d44:	08db      	lsrs	r3, r3, #3
 8002d46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d4a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d01f      	beq.n	8002d96 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d56:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5a:	4a11      	ldr	r2, [pc, #68]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d5c:	f023 0301 	bic.w	r3, r3, #1
 8002d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d62:	f7fe fbbb 	bl	80014dc <HAL_GetTick>
 8002d66:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002d68:	bf00      	nop
 8002d6a:	f7fe fbb7 	bl	80014dc <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d0f9      	beq.n	8002d6a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002da4 <HAL_RCC_OscConfig+0x8b0>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d82:	00d2      	lsls	r2, r2, #3
 8002d84:	4906      	ldr	r1, [pc, #24]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8e:	4a04      	ldr	r2, [pc, #16]	@ (8002da0 <HAL_RCC_OscConfig+0x8ac>)
 8002d90:	f043 0301 	orr.w	r3, r3, #1
 8002d94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3730      	adds	r7, #48	@ 0x30
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	58024400 	.word	0x58024400
 8002da4:	ffff0007 	.word	0xffff0007

08002da8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e19c      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dbc:	4b8a      	ldr	r3, [pc, #552]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d910      	bls.n	8002dec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dca:	4b87      	ldr	r3, [pc, #540]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f023 020f 	bic.w	r2, r3, #15
 8002dd2:	4985      	ldr	r1, [pc, #532]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dda:	4b83      	ldr	r3, [pc, #524]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e184      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d010      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	4b7b      	ldr	r3, [pc, #492]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d908      	bls.n	8002e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e08:	4b78      	ldr	r3, [pc, #480]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	4975      	ldr	r1, [pc, #468]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0308 	and.w	r3, r3, #8
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d010      	beq.n	8002e48 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	4b70      	ldr	r3, [pc, #448]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d908      	bls.n	8002e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e36:	4b6d      	ldr	r3, [pc, #436]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	496a      	ldr	r1, [pc, #424]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d010      	beq.n	8002e76 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	4b64      	ldr	r3, [pc, #400]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d908      	bls.n	8002e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e64:	4b61      	ldr	r3, [pc, #388]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e66:	69db      	ldr	r3, [r3, #28]
 8002e68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	495e      	ldr	r1, [pc, #376]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0320 	and.w	r3, r3, #32
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d010      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69da      	ldr	r2, [r3, #28]
 8002e86:	4b59      	ldr	r3, [pc, #356]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d908      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e92:	4b56      	ldr	r3, [pc, #344]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	4953      	ldr	r1, [pc, #332]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d010      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 030f 	and.w	r3, r3, #15
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d908      	bls.n	8002ed2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f023 020f 	bic.w	r2, r3, #15
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	4947      	ldr	r1, [pc, #284]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d055      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002ede:	4b43      	ldr	r3, [pc, #268]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	4940      	ldr	r1, [pc, #256]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d107      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d121      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0f6      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d107      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f10:	4b36      	ldr	r3, [pc, #216]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d115      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0ea      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f28:	4b30      	ldr	r3, [pc, #192]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d109      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0de      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f38:	4b2c      	ldr	r3, [pc, #176]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0d6      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f48:	4b28      	ldr	r3, [pc, #160]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	f023 0207 	bic.w	r2, r3, #7
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4925      	ldr	r1, [pc, #148]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f5a:	f7fe fabf 	bl	80014dc <HAL_GetTick>
 8002f5e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f60:	e00a      	b.n	8002f78 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f62:	f7fe fabb 	bl	80014dc <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e0be      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f78:	4b1c      	ldr	r3, [pc, #112]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d1eb      	bne.n	8002f62 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d010      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	4b14      	ldr	r3, [pc, #80]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d208      	bcs.n	8002fb8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa6:	4b11      	ldr	r3, [pc, #68]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	f023 020f 	bic.w	r2, r3, #15
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	490e      	ldr	r1, [pc, #56]	@ (8002fec <HAL_RCC_ClockConfig+0x244>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 030f 	and.w	r3, r3, #15
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d214      	bcs.n	8002ff0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc6:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 020f 	bic.w	r2, r3, #15
 8002fce:	4906      	ldr	r1, [pc, #24]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b04      	ldr	r3, [pc, #16]	@ (8002fe8 <HAL_RCC_ClockConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e086      	b.n	80030f6 <HAL_RCC_ClockConfig+0x34e>
 8002fe8:	52002000 	.word	0x52002000
 8002fec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d010      	beq.n	800301e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	4b3f      	ldr	r3, [pc, #252]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003008:	429a      	cmp	r2, r3
 800300a:	d208      	bcs.n	800301e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800300c:	4b3c      	ldr	r3, [pc, #240]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	4939      	ldr	r1, [pc, #228]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800301a:	4313      	orrs	r3, r2
 800301c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d010      	beq.n	800304c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	4b34      	ldr	r3, [pc, #208]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003036:	429a      	cmp	r2, r3
 8003038:	d208      	bcs.n	800304c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800303a:	4b31      	ldr	r3, [pc, #196]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	492e      	ldr	r1, [pc, #184]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 8003048:	4313      	orrs	r3, r2
 800304a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	d010      	beq.n	800307a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699a      	ldr	r2, [r3, #24]
 800305c:	4b28      	ldr	r3, [pc, #160]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003064:	429a      	cmp	r2, r3
 8003066:	d208      	bcs.n	800307a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003068:	4b25      	ldr	r3, [pc, #148]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	4922      	ldr	r1, [pc, #136]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 8003076:	4313      	orrs	r3, r2
 8003078:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0320 	and.w	r3, r3, #32
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	4b1d      	ldr	r3, [pc, #116]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003092:	429a      	cmp	r2, r3
 8003094:	d208      	bcs.n	80030a8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003096:	4b1a      	ldr	r3, [pc, #104]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4917      	ldr	r1, [pc, #92]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030a8:	f000 f844 	bl	8003134 <HAL_RCC_GetSysClockFreq>
 80030ac:	4602      	mov	r2, r0
 80030ae:	4b14      	ldr	r3, [pc, #80]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	0a1b      	lsrs	r3, r3, #8
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	4912      	ldr	r1, [pc, #72]	@ (8003104 <HAL_RCC_ClockConfig+0x35c>)
 80030ba:	5ccb      	ldrb	r3, [r1, r3]
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
 80030c4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003100 <HAL_RCC_ClockConfig+0x358>)
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003104 <HAL_RCC_ClockConfig+0x35c>)
 80030d0:	5cd3      	ldrb	r3, [r2, r3]
 80030d2:	f003 031f 	and.w	r3, r3, #31
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
 80030dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003108 <HAL_RCC_ClockConfig+0x360>)
 80030de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030e0:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <HAL_RCC_ClockConfig+0x364>)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80030e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003110 <HAL_RCC_ClockConfig+0x368>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe f9ac 	bl	8001448 <HAL_InitTick>
 80030f0:	4603      	mov	r3, r0
 80030f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	58024400 	.word	0x58024400
 8003104:	08004bec 	.word	0x08004bec
 8003108:	24000004 	.word	0x24000004
 800310c:	24000000 	.word	0x24000000
 8003110:	24000014 	.word	0x24000014

08003114 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003118:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_RCC_EnableCSS+0x1c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a04      	ldr	r2, [pc, #16]	@ (8003130 <HAL_RCC_EnableCSS+0x1c>)
 800311e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003122:	6013      	str	r3, [r2, #0]
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	58024400 	.word	0x58024400

08003134 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003134:	b480      	push	{r7}
 8003136:	b089      	sub	sp, #36	@ 0x24
 8003138:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800313a:	4bb3      	ldr	r3, [pc, #716]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003142:	2b18      	cmp	r3, #24
 8003144:	f200 8155 	bhi.w	80033f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003148:	a201      	add	r2, pc, #4	@ (adr r2, 8003150 <HAL_RCC_GetSysClockFreq+0x1c>)
 800314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314e:	bf00      	nop
 8003150:	080031b5 	.word	0x080031b5
 8003154:	080033f3 	.word	0x080033f3
 8003158:	080033f3 	.word	0x080033f3
 800315c:	080033f3 	.word	0x080033f3
 8003160:	080033f3 	.word	0x080033f3
 8003164:	080033f3 	.word	0x080033f3
 8003168:	080033f3 	.word	0x080033f3
 800316c:	080033f3 	.word	0x080033f3
 8003170:	080031db 	.word	0x080031db
 8003174:	080033f3 	.word	0x080033f3
 8003178:	080033f3 	.word	0x080033f3
 800317c:	080033f3 	.word	0x080033f3
 8003180:	080033f3 	.word	0x080033f3
 8003184:	080033f3 	.word	0x080033f3
 8003188:	080033f3 	.word	0x080033f3
 800318c:	080033f3 	.word	0x080033f3
 8003190:	080031e1 	.word	0x080031e1
 8003194:	080033f3 	.word	0x080033f3
 8003198:	080033f3 	.word	0x080033f3
 800319c:	080033f3 	.word	0x080033f3
 80031a0:	080033f3 	.word	0x080033f3
 80031a4:	080033f3 	.word	0x080033f3
 80031a8:	080033f3 	.word	0x080033f3
 80031ac:	080033f3 	.word	0x080033f3
 80031b0:	080031e7 	.word	0x080031e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031b4:	4b94      	ldr	r3, [pc, #592]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0320 	and.w	r3, r3, #32
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d009      	beq.n	80031d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031c0:	4b91      	ldr	r3, [pc, #580]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	08db      	lsrs	r3, r3, #3
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	4a90      	ldr	r2, [pc, #576]	@ (800340c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031cc:	fa22 f303 	lsr.w	r3, r2, r3
 80031d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80031d2:	e111      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80031d4:	4b8d      	ldr	r3, [pc, #564]	@ (800340c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031d6:	61bb      	str	r3, [r7, #24]
      break;
 80031d8:	e10e      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80031da:	4b8d      	ldr	r3, [pc, #564]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80031dc:	61bb      	str	r3, [r7, #24]
      break;
 80031de:	e10b      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80031e0:	4b8c      	ldr	r3, [pc, #560]	@ (8003414 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80031e2:	61bb      	str	r3, [r7, #24]
      break;
 80031e4:	e108      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80031e6:	4b88      	ldr	r3, [pc, #544]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80031f0:	4b85      	ldr	r3, [pc, #532]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	091b      	lsrs	r3, r3, #4
 80031f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031fa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80031fc:	4b82      	ldr	r3, [pc, #520]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003206:	4b80      	ldr	r3, [pc, #512]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800320a:	08db      	lsrs	r3, r3, #3
 800320c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	fb02 f303 	mul.w	r3, r2, r3
 8003216:	ee07 3a90 	vmov	s15, r3
 800321a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800321e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80e1 	beq.w	80033ec <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2b02      	cmp	r3, #2
 800322e:	f000 8083 	beq.w	8003338 <HAL_RCC_GetSysClockFreq+0x204>
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2b02      	cmp	r3, #2
 8003236:	f200 80a1 	bhi.w	800337c <HAL_RCC_GetSysClockFreq+0x248>
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_RCC_GetSysClockFreq+0x114>
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d056      	beq.n	80032f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003246:	e099      	b.n	800337c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003248:	4b6f      	ldr	r3, [pc, #444]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b00      	cmp	r3, #0
 8003252:	d02d      	beq.n	80032b0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003254:	4b6c      	ldr	r3, [pc, #432]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	08db      	lsrs	r3, r3, #3
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	4a6b      	ldr	r2, [pc, #428]	@ (800340c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
 8003264:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	ee07 3a90 	vmov	s15, r3
 800326c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800327a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800327e:	4b62      	ldr	r3, [pc, #392]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003286:	ee07 3a90 	vmov	s15, r3
 800328a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800328e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003292:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003418 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800329a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800329e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032aa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80032ae:	e087      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800341c <HAL_RCC_GetSysClockFreq+0x2e8>
 80032be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032c2:	4b51      	ldr	r3, [pc, #324]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032d6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003418 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032f2:	e065      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	ee07 3a90 	vmov	s15, r3
 80032fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032fe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003306:	4b40      	ldr	r3, [pc, #256]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800330e:	ee07 3a90 	vmov	s15, r3
 8003312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003316:	ed97 6a02 	vldr	s12, [r7, #8]
 800331a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003418 <HAL_RCC_GetSysClockFreq+0x2e4>
 800331e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800332a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800332e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003332:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003336:	e043      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	ee07 3a90 	vmov	s15, r3
 800333e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003342:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003424 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800334a:	4b2f      	ldr	r3, [pc, #188]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003352:	ee07 3a90 	vmov	s15, r3
 8003356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800335a:	ed97 6a02 	vldr	s12, [r7, #8]
 800335e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003418 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800336a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800336e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003376:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800337a:	e021      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	ee07 3a90 	vmov	s15, r3
 8003382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003386:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003420 <HAL_RCC_GetSysClockFreq+0x2ec>
 800338a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800338e:	4b1e      	ldr	r3, [pc, #120]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003396:	ee07 3a90 	vmov	s15, r3
 800339a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800339e:	ed97 6a02 	vldr	s12, [r7, #8]
 80033a2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003418 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033be:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80033c0:	4b11      	ldr	r3, [pc, #68]	@ (8003408 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c4:	0a5b      	lsrs	r3, r3, #9
 80033c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033ca:	3301      	adds	r3, #1
 80033cc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	ee07 3a90 	vmov	s15, r3
 80033d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80033dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033e4:	ee17 3a90 	vmov	r3, s15
 80033e8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80033ea:	e005      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
      break;
 80033f0:	e002      	b.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80033f2:	4b07      	ldr	r3, [pc, #28]	@ (8003410 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80033f4:	61bb      	str	r3, [r7, #24]
      break;
 80033f6:	bf00      	nop
  }

  return sysclockfreq;
 80033f8:	69bb      	ldr	r3, [r7, #24]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3724      	adds	r7, #36	@ 0x24
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	58024400 	.word	0x58024400
 800340c:	03d09000 	.word	0x03d09000
 8003410:	003d0900 	.word	0x003d0900
 8003414:	017d7840 	.word	0x017d7840
 8003418:	46000000 	.word	0x46000000
 800341c:	4c742400 	.word	0x4c742400
 8003420:	4a742400 	.word	0x4a742400
 8003424:	4bbebc20 	.word	0x4bbebc20

08003428 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800342c:	4b07      	ldr	r3, [pc, #28]	@ (800344c <HAL_RCC_NMI_IRQHandler+0x24>)
 800342e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003438:	d105      	bne.n	8003446 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800343a:	f000 f809 	bl	8003450 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800343e:	4b03      	ldr	r3, [pc, #12]	@ (800344c <HAL_RCC_NMI_IRQHandler+0x24>)
 8003440:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003444:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	58024400 	.word	0x58024400

08003450 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
	...

08003460 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003464:	b0ca      	sub	sp, #296	@ 0x128
 8003466:	af00      	add	r7, sp, #0
 8003468:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800346c:	2300      	movs	r3, #0
 800346e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003472:	2300      	movs	r3, #0
 8003474:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003484:	2500      	movs	r5, #0
 8003486:	ea54 0305 	orrs.w	r3, r4, r5
 800348a:	d049      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800348c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003490:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003492:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003496:	d02f      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003498:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800349c:	d828      	bhi.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800349e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034a2:	d01a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80034a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034a8:	d822      	bhi.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034b2:	d007      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034b4:	e01c      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034b6:	4bb8      	ldr	r3, [pc, #736]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ba:	4ab7      	ldr	r2, [pc, #732]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034c2:	e01a      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c8:	3308      	adds	r3, #8
 80034ca:	2102      	movs	r1, #2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f001 f9d1 	bl	8004874 <RCCEx_PLL2_Config>
 80034d2:	4603      	mov	r3, r0
 80034d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034d8:	e00f      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034de:	3328      	adds	r3, #40	@ 0x28
 80034e0:	2102      	movs	r1, #2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f001 fa78 	bl	80049d8 <RCCEx_PLL3_Config>
 80034e8:	4603      	mov	r3, r0
 80034ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034ee:	e004      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034f6:	e000      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10a      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003502:	4ba5      	ldr	r3, [pc, #660]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003506:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800350a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003510:	4aa1      	ldr	r2, [pc, #644]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003512:	430b      	orrs	r3, r1
 8003514:	6513      	str	r3, [r2, #80]	@ 0x50
 8003516:	e003      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800351c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003528:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800352c:	f04f 0900 	mov.w	r9, #0
 8003530:	ea58 0309 	orrs.w	r3, r8, r9
 8003534:	d047      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353c:	2b04      	cmp	r3, #4
 800353e:	d82a      	bhi.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003540:	a201      	add	r2, pc, #4	@ (adr r2, 8003548 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003546:	bf00      	nop
 8003548:	0800355d 	.word	0x0800355d
 800354c:	0800356b 	.word	0x0800356b
 8003550:	08003581 	.word	0x08003581
 8003554:	0800359f 	.word	0x0800359f
 8003558:	0800359f 	.word	0x0800359f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800355c:	4b8e      	ldr	r3, [pc, #568]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	4a8d      	ldr	r2, [pc, #564]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003566:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003568:	e01a      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356e:	3308      	adds	r3, #8
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f001 f97e 	bl	8004874 <RCCEx_PLL2_Config>
 8003578:	4603      	mov	r3, r0
 800357a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800357e:	e00f      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003584:	3328      	adds	r3, #40	@ 0x28
 8003586:	2100      	movs	r1, #0
 8003588:	4618      	mov	r0, r3
 800358a:	f001 fa25 	bl	80049d8 <RCCEx_PLL3_Config>
 800358e:	4603      	mov	r3, r0
 8003590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003594:	e004      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800359c:	e000      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800359e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10a      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035a8:	4b7b      	ldr	r3, [pc, #492]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ac:	f023 0107 	bic.w	r1, r3, #7
 80035b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	4a78      	ldr	r2, [pc, #480]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b8:	430b      	orrs	r3, r1
 80035ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80035bc:	e003      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80035d2:	f04f 0b00 	mov.w	fp, #0
 80035d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80035da:	d04c      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80035dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e6:	d030      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80035e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ec:	d829      	bhi.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80035f0:	d02d      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80035f4:	d825      	bhi.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035f6:	2b80      	cmp	r3, #128	@ 0x80
 80035f8:	d018      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035fa:	2b80      	cmp	r3, #128	@ 0x80
 80035fc:	d821      	bhi.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003602:	2b40      	cmp	r3, #64	@ 0x40
 8003604:	d007      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003606:	e01c      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003608:	4b63      	ldr	r3, [pc, #396]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800360a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800360c:	4a62      	ldr	r2, [pc, #392]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800360e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003612:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003614:	e01c      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361a:	3308      	adds	r3, #8
 800361c:	2100      	movs	r1, #0
 800361e:	4618      	mov	r0, r3
 8003620:	f001 f928 	bl	8004874 <RCCEx_PLL2_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800362a:	e011      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800362c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003630:	3328      	adds	r3, #40	@ 0x28
 8003632:	2100      	movs	r1, #0
 8003634:	4618      	mov	r0, r3
 8003636:	f001 f9cf 	bl	80049d8 <RCCEx_PLL3_Config>
 800363a:	4603      	mov	r3, r0
 800363c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003640:	e006      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003648:	e002      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800364a:	bf00      	nop
 800364c:	e000      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800364e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003650:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003658:	4b4f      	ldr	r3, [pc, #316]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800365a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800365c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003666:	4a4c      	ldr	r2, [pc, #304]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003668:	430b      	orrs	r3, r1
 800366a:	6513      	str	r3, [r2, #80]	@ 0x50
 800366c:	e003      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003672:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003682:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003686:	2300      	movs	r3, #0
 8003688:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800368c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003690:	460b      	mov	r3, r1
 8003692:	4313      	orrs	r3, r2
 8003694:	d053      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800369e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036a2:	d035      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80036a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036a8:	d82e      	bhi.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036ae:	d031      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80036b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036b4:	d828      	bhi.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036ba:	d01a      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80036bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036c0:	d822      	bhi.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d003      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80036c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036ca:	d007      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80036cc:	e01c      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036ce:	4b32      	ldr	r3, [pc, #200]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d2:	4a31      	ldr	r2, [pc, #196]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036da:	e01c      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e0:	3308      	adds	r3, #8
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f001 f8c5 	bl	8004874 <RCCEx_PLL2_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036f0:	e011      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	3328      	adds	r3, #40	@ 0x28
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 f96c 	bl	80049d8 <RCCEx_PLL3_Config>
 8003700:	4603      	mov	r3, r0
 8003702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003706:	e006      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800370e:	e002      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003710:	bf00      	nop
 8003712:	e000      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10b      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800371e:	4b1e      	ldr	r3, [pc, #120]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003722:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800372e:	4a1a      	ldr	r2, [pc, #104]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003730:	430b      	orrs	r3, r1
 8003732:	6593      	str	r3, [r2, #88]	@ 0x58
 8003734:	e003      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800373a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800373e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003746:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800374a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800374e:	2300      	movs	r3, #0
 8003750:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003754:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003758:	460b      	mov	r3, r1
 800375a:	4313      	orrs	r3, r2
 800375c:	d056      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003766:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800376a:	d038      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800376c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003770:	d831      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003772:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003776:	d034      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003778:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800377c:	d82b      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800377e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003782:	d01d      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003784:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003788:	d825      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800378a:	2b00      	cmp	r3, #0
 800378c:	d006      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800378e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003794:	e01f      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003796:	bf00      	nop
 8003798:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800379c:	4ba2      	ldr	r3, [pc, #648]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	4aa1      	ldr	r2, [pc, #644]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037a8:	e01c      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ae:	3308      	adds	r3, #8
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f001 f85e 	bl	8004874 <RCCEx_PLL2_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80037be:	e011      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	3328      	adds	r3, #40	@ 0x28
 80037c6:	2100      	movs	r1, #0
 80037c8:	4618      	mov	r0, r3
 80037ca:	f001 f905 	bl	80049d8 <RCCEx_PLL3_Config>
 80037ce:	4603      	mov	r3, r0
 80037d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037d4:	e006      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037dc:	e002      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037de:	bf00      	nop
 80037e0:	e000      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10b      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037ec:	4b8e      	ldr	r3, [pc, #568]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037fc:	4a8a      	ldr	r2, [pc, #552]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037fe:	430b      	orrs	r3, r1
 8003800:	6593      	str	r3, [r2, #88]	@ 0x58
 8003802:	e003      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800380c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003814:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003818:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800381c:	2300      	movs	r3, #0
 800381e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003822:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003826:	460b      	mov	r3, r1
 8003828:	4313      	orrs	r3, r2
 800382a:	d03a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800382c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003832:	2b30      	cmp	r3, #48	@ 0x30
 8003834:	d01f      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003836:	2b30      	cmp	r3, #48	@ 0x30
 8003838:	d819      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800383a:	2b20      	cmp	r3, #32
 800383c:	d00c      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800383e:	2b20      	cmp	r3, #32
 8003840:	d815      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003842:	2b00      	cmp	r3, #0
 8003844:	d019      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003846:	2b10      	cmp	r3, #16
 8003848:	d111      	bne.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800384a:	4b77      	ldr	r3, [pc, #476]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800384c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384e:	4a76      	ldr	r2, [pc, #472]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003854:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003856:	e011      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385c:	3308      	adds	r3, #8
 800385e:	2102      	movs	r1, #2
 8003860:	4618      	mov	r0, r3
 8003862:	f001 f807 	bl	8004874 <RCCEx_PLL2_Config>
 8003866:	4603      	mov	r3, r0
 8003868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800386c:	e006      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003874:	e002      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003876:	bf00      	nop
 8003878:	e000      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800387a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800387c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10a      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003884:	4b68      	ldr	r3, [pc, #416]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003888:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003892:	4a65      	ldr	r2, [pc, #404]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003894:	430b      	orrs	r3, r1
 8003896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003898:	e003      	b.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800389a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80038a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038aa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038ae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80038b2:	2300      	movs	r3, #0
 80038b4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80038b8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80038bc:	460b      	mov	r3, r1
 80038be:	4313      	orrs	r3, r2
 80038c0:	d051      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80038c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038cc:	d035      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80038ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038d2:	d82e      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038d8:	d031      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80038da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038de:	d828      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038e4:	d01a      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80038e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ea:	d822      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038f4:	d007      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038f6:	e01c      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003904:	e01c      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390a:	3308      	adds	r3, #8
 800390c:	2100      	movs	r1, #0
 800390e:	4618      	mov	r0, r3
 8003910:	f000 ffb0 	bl	8004874 <RCCEx_PLL2_Config>
 8003914:	4603      	mov	r3, r0
 8003916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800391a:	e011      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800391c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003920:	3328      	adds	r3, #40	@ 0x28
 8003922:	2100      	movs	r1, #0
 8003924:	4618      	mov	r0, r3
 8003926:	f001 f857 	bl	80049d8 <RCCEx_PLL3_Config>
 800392a:	4603      	mov	r3, r0
 800392c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003930:	e006      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003938:	e002      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800393a:	bf00      	nop
 800393c:	e000      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800393e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10a      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003948:	4b37      	ldr	r3, [pc, #220]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800394a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800394c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003956:	4a34      	ldr	r2, [pc, #208]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003958:	430b      	orrs	r3, r1
 800395a:	6513      	str	r3, [r2, #80]	@ 0x50
 800395c:	e003      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003972:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003976:	2300      	movs	r3, #0
 8003978:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800397c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003980:	460b      	mov	r3, r1
 8003982:	4313      	orrs	r3, r2
 8003984:	d056      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800398a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800398c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003990:	d033      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003992:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003996:	d82c      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003998:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800399c:	d02f      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800399e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039a2:	d826      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039a8:	d02b      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80039aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039ae:	d820      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039b4:	d012      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80039b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039ba:	d81a      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d022      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80039c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c4:	d115      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ca:	3308      	adds	r3, #8
 80039cc:	2101      	movs	r1, #1
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 ff50 	bl	8004874 <RCCEx_PLL2_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039da:	e015      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e0:	3328      	adds	r3, #40	@ 0x28
 80039e2:	2101      	movs	r1, #1
 80039e4:	4618      	mov	r0, r3
 80039e6:	f000 fff7 	bl	80049d8 <RCCEx_PLL3_Config>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039f0:	e00a      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f8:	e006      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039fa:	bf00      	nop
 80039fc:	e004      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003a06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10d      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a10:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a1e:	4a02      	ldr	r2, [pc, #8]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a20:	430b      	orrs	r3, r1
 8003a22:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a24:	e006      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003a26:	bf00      	nop
 8003a28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a44:	2300      	movs	r3, #0
 8003a46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4313      	orrs	r3, r2
 8003a52:	d055      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a60:	d033      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a66:	d82c      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a6c:	d02f      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a72:	d826      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a78:	d02b      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a7e:	d820      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a84:	d012      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8a:	d81a      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d022      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a94:	d115      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9a:	3308      	adds	r3, #8
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fee8 	bl	8004874 <RCCEx_PLL2_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003aaa:	e015      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab0:	3328      	adds	r3, #40	@ 0x28
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 ff8f 	bl	80049d8 <RCCEx_PLL3_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ac0:	e00a      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac8:	e006      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ad6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10b      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ae0:	4ba3      	ldr	r3, [pc, #652]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003af0:	4a9f      	ldr	r2, [pc, #636]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af2:	430b      	orrs	r3, r1
 8003af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af6:	e003      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003afc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003b0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b10:	2300      	movs	r3, #0
 8003b12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003b16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	d037      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b2a:	d00e      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003b2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b30:	d816      	bhi.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d018      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003b36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b3a:	d111      	bne.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b3c:	4b8c      	ldr	r3, [pc, #560]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b40:	4a8b      	ldr	r2, [pc, #556]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b48:	e00f      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4e:	3308      	adds	r3, #8
 8003b50:	2101      	movs	r1, #1
 8003b52:	4618      	mov	r0, r3
 8003b54:	f000 fe8e 	bl	8004874 <RCCEx_PLL2_Config>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b5e:	e004      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b66:	e000      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10a      	bne.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b72:	4b7f      	ldr	r3, [pc, #508]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b80:	4a7b      	ldr	r2, [pc, #492]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b82:	430b      	orrs	r3, r1
 8003b84:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b86:	e003      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003ba6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4313      	orrs	r3, r2
 8003bae:	d039      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d81c      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003bba:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc0:	08003bfd 	.word	0x08003bfd
 8003bc4:	08003bd1 	.word	0x08003bd1
 8003bc8:	08003bdf 	.word	0x08003bdf
 8003bcc:	08003bfd 	.word	0x08003bfd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bd0:	4b67      	ldr	r3, [pc, #412]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	4a66      	ldr	r2, [pc, #408]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bdc:	e00f      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be2:	3308      	adds	r3, #8
 8003be4:	2102      	movs	r1, #2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 fe44 	bl	8004874 <RCCEx_PLL2_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bf2:	e004      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bfa:	e000      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10a      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c06:	4b5a      	ldr	r3, [pc, #360]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c0a:	f023 0103 	bic.w	r1, r3, #3
 8003c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c14:	4a56      	ldr	r2, [pc, #344]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c16:	430b      	orrs	r3, r1
 8003c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c1a:	e003      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c34:	2300      	movs	r3, #0
 8003c36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4313      	orrs	r3, r2
 8003c42:	f000 809f 	beq.w	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c46:	4b4b      	ldr	r3, [pc, #300]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a4a      	ldr	r2, [pc, #296]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c52:	f7fd fc43 	bl	80014dc <HAL_GetTick>
 8003c56:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5c:	f7fd fc3e 	bl	80014dc <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b64      	cmp	r3, #100	@ 0x64
 8003c6a:	d903      	bls.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c72:	e005      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c74:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0ed      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d179      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c88:	4b39      	ldr	r3, [pc, #228]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c94:	4053      	eors	r3, r2
 8003c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d015      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c9e:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ca6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003caa:	4b31      	ldr	r3, [pc, #196]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cae:	4a30      	ldr	r2, [pc, #192]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cba:	4a2d      	ldr	r2, [pc, #180]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cc8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd6:	d118      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd8:	f7fd fc00 	bl	80014dc <HAL_GetTick>
 8003cdc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ce0:	e00d      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce2:	f7fd fbfb 	bl	80014dc <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003cec:	1ad2      	subs	r2, r2, r3
 8003cee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d903      	bls.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003cfc:	e005      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0eb      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d129      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d22:	d10e      	bne.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003d24:	4b12      	ldr	r3, [pc, #72]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d34:	091a      	lsrs	r2, r3, #4
 8003d36:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	4a0d      	ldr	r2, [pc, #52]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6113      	str	r3, [r2, #16]
 8003d40:	e005      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003d42:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	4a0a      	ldr	r2, [pc, #40]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d4c:	6113      	str	r3, [r2, #16]
 8003d4e:	4b08      	ldr	r3, [pc, #32]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d50:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d5e:	4a04      	ldr	r2, [pc, #16]	@ (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d60:	430b      	orrs	r3, r1
 8003d62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d64:	e00e      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d6e:	e009      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d70:	58024400 	.word	0x58024400
 8003d74:	58024800 	.word	0x58024800
 8003d78:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	f002 0301 	and.w	r3, r2, #1
 8003d90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d94:	2300      	movs	r3, #0
 8003d96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d9a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f000 8089 	beq.w	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dac:	2b28      	cmp	r3, #40	@ 0x28
 8003dae:	d86b      	bhi.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003db0:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003e91 	.word	0x08003e91
 8003dbc:	08003e89 	.word	0x08003e89
 8003dc0:	08003e89 	.word	0x08003e89
 8003dc4:	08003e89 	.word	0x08003e89
 8003dc8:	08003e89 	.word	0x08003e89
 8003dcc:	08003e89 	.word	0x08003e89
 8003dd0:	08003e89 	.word	0x08003e89
 8003dd4:	08003e89 	.word	0x08003e89
 8003dd8:	08003e5d 	.word	0x08003e5d
 8003ddc:	08003e89 	.word	0x08003e89
 8003de0:	08003e89 	.word	0x08003e89
 8003de4:	08003e89 	.word	0x08003e89
 8003de8:	08003e89 	.word	0x08003e89
 8003dec:	08003e89 	.word	0x08003e89
 8003df0:	08003e89 	.word	0x08003e89
 8003df4:	08003e89 	.word	0x08003e89
 8003df8:	08003e73 	.word	0x08003e73
 8003dfc:	08003e89 	.word	0x08003e89
 8003e00:	08003e89 	.word	0x08003e89
 8003e04:	08003e89 	.word	0x08003e89
 8003e08:	08003e89 	.word	0x08003e89
 8003e0c:	08003e89 	.word	0x08003e89
 8003e10:	08003e89 	.word	0x08003e89
 8003e14:	08003e89 	.word	0x08003e89
 8003e18:	08003e91 	.word	0x08003e91
 8003e1c:	08003e89 	.word	0x08003e89
 8003e20:	08003e89 	.word	0x08003e89
 8003e24:	08003e89 	.word	0x08003e89
 8003e28:	08003e89 	.word	0x08003e89
 8003e2c:	08003e89 	.word	0x08003e89
 8003e30:	08003e89 	.word	0x08003e89
 8003e34:	08003e89 	.word	0x08003e89
 8003e38:	08003e91 	.word	0x08003e91
 8003e3c:	08003e89 	.word	0x08003e89
 8003e40:	08003e89 	.word	0x08003e89
 8003e44:	08003e89 	.word	0x08003e89
 8003e48:	08003e89 	.word	0x08003e89
 8003e4c:	08003e89 	.word	0x08003e89
 8003e50:	08003e89 	.word	0x08003e89
 8003e54:	08003e89 	.word	0x08003e89
 8003e58:	08003e91 	.word	0x08003e91
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e60:	3308      	adds	r3, #8
 8003e62:	2101      	movs	r1, #1
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 fd05 	bl	8004874 <RCCEx_PLL2_Config>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e70:	e00f      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e76:	3328      	adds	r3, #40	@ 0x28
 8003e78:	2101      	movs	r1, #1
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fdac 	bl	80049d8 <RCCEx_PLL3_Config>
 8003e80:	4603      	mov	r3, r0
 8003e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e86:	e004      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e8e:	e000      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10a      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e9a:	4bbf      	ldr	r3, [pc, #764]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ea8:	4abb      	ldr	r2, [pc, #748]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	6553      	str	r3, [r2, #84]	@ 0x54
 8003eae:	e003      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec0:	f002 0302 	and.w	r3, r2, #2
 8003ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ece:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	d041      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003edc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ede:	2b05      	cmp	r3, #5
 8003ee0:	d824      	bhi.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee8:	08003f35 	.word	0x08003f35
 8003eec:	08003f01 	.word	0x08003f01
 8003ef0:	08003f17 	.word	0x08003f17
 8003ef4:	08003f35 	.word	0x08003f35
 8003ef8:	08003f35 	.word	0x08003f35
 8003efc:	08003f35 	.word	0x08003f35
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	3308      	adds	r3, #8
 8003f06:	2101      	movs	r1, #1
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f000 fcb3 	bl	8004874 <RCCEx_PLL2_Config>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f14:	e00f      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1a:	3328      	adds	r3, #40	@ 0x28
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fd5a 	bl	80049d8 <RCCEx_PLL3_Config>
 8003f24:	4603      	mov	r3, r0
 8003f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f2a:	e004      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f32:	e000      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003f34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10a      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f3e:	4b96      	ldr	r3, [pc, #600]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f42:	f023 0107 	bic.w	r1, r3, #7
 8003f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f4c:	4a92      	ldr	r2, [pc, #584]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f4e:	430b      	orrs	r3, r1
 8003f50:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f52:	e003      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f64:	f002 0304 	and.w	r3, r2, #4
 8003f68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f72:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f76:	460b      	mov	r3, r1
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	d044      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f84:	2b05      	cmp	r3, #5
 8003f86:	d825      	bhi.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f88:	a201      	add	r2, pc, #4	@ (adr r2, 8003f90 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003fdd 	.word	0x08003fdd
 8003f94:	08003fa9 	.word	0x08003fa9
 8003f98:	08003fbf 	.word	0x08003fbf
 8003f9c:	08003fdd 	.word	0x08003fdd
 8003fa0:	08003fdd 	.word	0x08003fdd
 8003fa4:	08003fdd 	.word	0x08003fdd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fac:	3308      	adds	r3, #8
 8003fae:	2101      	movs	r1, #1
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 fc5f 	bl	8004874 <RCCEx_PLL2_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fbc:	e00f      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc2:	3328      	adds	r3, #40	@ 0x28
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fd06 	bl	80049d8 <RCCEx_PLL3_Config>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fd2:	e004      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fda:	e000      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003fdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10b      	bne.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fe6:	4b6c      	ldr	r3, [pc, #432]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fea:	f023 0107 	bic.w	r1, r3, #7
 8003fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ff6:	4a68      	ldr	r2, [pc, #416]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ffc:	e003      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f002 0320 	and.w	r3, r2, #32
 8004012:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004016:	2300      	movs	r3, #0
 8004018:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800401c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004020:	460b      	mov	r3, r1
 8004022:	4313      	orrs	r3, r2
 8004024:	d055      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004032:	d033      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004034:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004038:	d82c      	bhi.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800403a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800403e:	d02f      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004044:	d826      	bhi.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800404a:	d02b      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800404c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004050:	d820      	bhi.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004056:	d012      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800405c:	d81a      	bhi.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800405e:	2b00      	cmp	r3, #0
 8004060:	d022      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004062:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004066:	d115      	bne.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406c:	3308      	adds	r3, #8
 800406e:	2100      	movs	r1, #0
 8004070:	4618      	mov	r0, r3
 8004072:	f000 fbff 	bl	8004874 <RCCEx_PLL2_Config>
 8004076:	4603      	mov	r3, r0
 8004078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800407c:	e015      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004082:	3328      	adds	r3, #40	@ 0x28
 8004084:	2102      	movs	r1, #2
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fca6 	bl	80049d8 <RCCEx_PLL3_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004092:	e00a      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800409a:	e006      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800409c:	bf00      	nop
 800409e:	e004      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a0:	bf00      	nop
 80040a2:	e002      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a4:	bf00      	nop
 80040a6:	e000      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80040a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10b      	bne.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040b2:	4b39      	ldr	r3, [pc, #228]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80040ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c2:	4a35      	ldr	r2, [pc, #212]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040c4:	430b      	orrs	r3, r1
 80040c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80040c8:	e003      	b.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80040de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040e2:	2300      	movs	r3, #0
 80040e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80040e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040ec:	460b      	mov	r3, r1
 80040ee:	4313      	orrs	r3, r2
 80040f0:	d058      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040fe:	d033      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004100:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004104:	d82c      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800410a:	d02f      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800410c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004110:	d826      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004112:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004116:	d02b      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004118:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800411c:	d820      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800411e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004122:	d012      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004128:	d81a      	bhi.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800412a:	2b00      	cmp	r3, #0
 800412c:	d022      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800412e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004132:	d115      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004138:	3308      	adds	r3, #8
 800413a:	2100      	movs	r1, #0
 800413c:	4618      	mov	r0, r3
 800413e:	f000 fb99 	bl	8004874 <RCCEx_PLL2_Config>
 8004142:	4603      	mov	r3, r0
 8004144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004148:	e015      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800414a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414e:	3328      	adds	r3, #40	@ 0x28
 8004150:	2102      	movs	r1, #2
 8004152:	4618      	mov	r0, r3
 8004154:	f000 fc40 	bl	80049d8 <RCCEx_PLL3_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800415e:	e00a      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004166:	e006      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004168:	bf00      	nop
 800416a:	e004      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800416c:	bf00      	nop
 800416e:	e002      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004170:	bf00      	nop
 8004172:	e000      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10e      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800417e:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004182:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800418e:	4a02      	ldr	r2, [pc, #8]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004190:	430b      	orrs	r3, r1
 8004192:	6593      	str	r3, [r2, #88]	@ 0x58
 8004194:	e006      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004196:	bf00      	nop
 8004198:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800419c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80041b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041b4:	2300      	movs	r3, #0
 80041b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80041be:	460b      	mov	r3, r1
 80041c0:	4313      	orrs	r3, r2
 80041c2:	d055      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80041c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041d0:	d033      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80041d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041d6:	d82c      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041dc:	d02f      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80041de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e2:	d826      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041e8:	d02b      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80041ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041ee:	d820      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041f4:	d012      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041fa:	d81a      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d022      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004204:	d115      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420a:	3308      	adds	r3, #8
 800420c:	2100      	movs	r1, #0
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fb30 	bl	8004874 <RCCEx_PLL2_Config>
 8004214:	4603      	mov	r3, r0
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800421a:	e015      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004220:	3328      	adds	r3, #40	@ 0x28
 8004222:	2102      	movs	r1, #2
 8004224:	4618      	mov	r0, r3
 8004226:	f000 fbd7 	bl	80049d8 <RCCEx_PLL3_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004230:	e00a      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004238:	e006      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800423a:	bf00      	nop
 800423c:	e004      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800423e:	bf00      	nop
 8004240:	e002      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004242:	bf00      	nop
 8004244:	e000      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10b      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004250:	4ba1      	ldr	r3, [pc, #644]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004254:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004260:	4a9d      	ldr	r2, [pc, #628]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004262:	430b      	orrs	r3, r1
 8004264:	6593      	str	r3, [r2, #88]	@ 0x58
 8004266:	e003      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004268:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800426c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004278:	f002 0308 	and.w	r3, r2, #8
 800427c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004280:	2300      	movs	r3, #0
 8004282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004286:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800428a:	460b      	mov	r3, r1
 800428c:	4313      	orrs	r3, r2
 800428e:	d01e      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800429c:	d10c      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800429e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a2:	3328      	adds	r3, #40	@ 0x28
 80042a4:	2102      	movs	r1, #2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fb96 	bl	80049d8 <RCCEx_PLL3_Config>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d002      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80042b8:	4b87      	ldr	r3, [pc, #540]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c8:	4a83      	ldr	r2, [pc, #524]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ca:	430b      	orrs	r3, r1
 80042cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d6:	f002 0310 	and.w	r3, r2, #16
 80042da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042de:	2300      	movs	r3, #0
 80042e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80042e8:	460b      	mov	r3, r1
 80042ea:	4313      	orrs	r3, r2
 80042ec:	d01e      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042fa:	d10c      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004300:	3328      	adds	r3, #40	@ 0x28
 8004302:	2102      	movs	r1, #2
 8004304:	4618      	mov	r0, r3
 8004306:	f000 fb67 	bl	80049d8 <RCCEx_PLL3_Config>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004316:	4b70      	ldr	r3, [pc, #448]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004326:	4a6c      	ldr	r2, [pc, #432]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004328:	430b      	orrs	r3, r1
 800432a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800432c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004334:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004338:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800433c:	2300      	movs	r3, #0
 800433e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004342:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004346:	460b      	mov	r3, r1
 8004348:	4313      	orrs	r3, r2
 800434a:	d03e      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800434c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004350:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004354:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004358:	d022      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800435a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800435e:	d81b      	bhi.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004368:	d00b      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800436a:	e015      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800436c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004370:	3308      	adds	r3, #8
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fa7d 	bl	8004874 <RCCEx_PLL2_Config>
 800437a:	4603      	mov	r3, r0
 800437c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004380:	e00f      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004386:	3328      	adds	r3, #40	@ 0x28
 8004388:	2102      	movs	r1, #2
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fb24 	bl	80049d8 <RCCEx_PLL3_Config>
 8004390:	4603      	mov	r3, r0
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004396:	e004      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800439e:	e000      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80043a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10b      	bne.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043aa:	4b4b      	ldr	r3, [pc, #300]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80043b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043ba:	4a47      	ldr	r2, [pc, #284]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043bc:	430b      	orrs	r3, r1
 80043be:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c0:	e003      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80043d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043d8:	2300      	movs	r3, #0
 80043da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043dc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80043e0:	460b      	mov	r3, r1
 80043e2:	4313      	orrs	r3, r2
 80043e4:	d03b      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043f2:	d01f      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043f8:	d818      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043fe:	d003      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004400:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004404:	d007      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004406:	e011      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004408:	4b33      	ldr	r3, [pc, #204]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800440a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440c:	4a32      	ldr	r2, [pc, #200]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800440e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004414:	e00f      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441a:	3328      	adds	r3, #40	@ 0x28
 800441c:	2101      	movs	r1, #1
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fada 	bl	80049d8 <RCCEx_PLL3_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800442a:	e004      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10b      	bne.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800443e:	4b26      	ldr	r3, [pc, #152]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004442:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	4a22      	ldr	r2, [pc, #136]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004450:	430b      	orrs	r3, r1
 8004452:	6553      	str	r3, [r2, #84]	@ 0x54
 8004454:	e003      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800445a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800445e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004466:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800446a:	673b      	str	r3, [r7, #112]	@ 0x70
 800446c:	2300      	movs	r3, #0
 800446e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004470:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004474:	460b      	mov	r3, r1
 8004476:	4313      	orrs	r3, r2
 8004478:	d034      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800447a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004484:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004488:	d007      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800448a:	e011      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800448c:	4b12      	ldr	r3, [pc, #72]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800448e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004490:	4a11      	ldr	r2, [pc, #68]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004496:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004498:	e00e      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800449a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449e:	3308      	adds	r3, #8
 80044a0:	2102      	movs	r1, #2
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f9e6 	bl	8004874 <RCCEx_PLL2_Config>
 80044a8:	4603      	mov	r3, r0
 80044aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044ae:	e003      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10d      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044c0:	4b05      	ldr	r3, [pc, #20]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ce:	4a02      	ldr	r2, [pc, #8]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d0:	430b      	orrs	r3, r1
 80044d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044d4:	e006      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80044d6:	bf00      	nop
 80044d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044f2:	2300      	movs	r3, #0
 80044f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044f6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044fa:	460b      	mov	r3, r1
 80044fc:	4313      	orrs	r3, r2
 80044fe:	d00c      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004504:	3328      	adds	r3, #40	@ 0x28
 8004506:	2102      	movs	r1, #2
 8004508:	4618      	mov	r0, r3
 800450a:	f000 fa65 	bl	80049d8 <RCCEx_PLL3_Config>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d002      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004526:	663b      	str	r3, [r7, #96]	@ 0x60
 8004528:	2300      	movs	r3, #0
 800452a:	667b      	str	r3, [r7, #100]	@ 0x64
 800452c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004530:	460b      	mov	r3, r1
 8004532:	4313      	orrs	r3, r2
 8004534:	d038      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800453e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004542:	d018      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004544:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004548:	d811      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800454a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800454e:	d014      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004554:	d80b      	bhi.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004556:	2b00      	cmp	r3, #0
 8004558:	d011      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800455a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800455e:	d106      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004560:	4bc3      	ldr	r3, [pc, #780]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004564:	4ac2      	ldr	r2, [pc, #776]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800456a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800456c:	e008      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004574:	e004      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004576:	bf00      	nop
 8004578:	e002      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800457a:	bf00      	nop
 800457c:	e000      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800457e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10b      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004588:	4bb9      	ldr	r3, [pc, #740]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800458a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004598:	4ab5      	ldr	r2, [pc, #724]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800459a:	430b      	orrs	r3, r1
 800459c:	6553      	str	r3, [r2, #84]	@ 0x54
 800459e:	e003      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80045b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045b6:	2300      	movs	r3, #0
 80045b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045ba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80045be:	460b      	mov	r3, r1
 80045c0:	4313      	orrs	r3, r2
 80045c2:	d009      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045c4:	4baa      	ldr	r3, [pc, #680]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d2:	4aa7      	ldr	r2, [pc, #668]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045d4:	430b      	orrs	r3, r1
 80045d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80045e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80045e6:	2300      	movs	r3, #0
 80045e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80045ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045ee:	460b      	mov	r3, r1
 80045f0:	4313      	orrs	r3, r2
 80045f2:	d00a      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045f4:	4b9e      	ldr	r3, [pc, #632]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004600:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004604:	4a9a      	ldr	r2, [pc, #616]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004606:	430b      	orrs	r3, r1
 8004608:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800460a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004612:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004616:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004618:	2300      	movs	r3, #0
 800461a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800461c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004620:	460b      	mov	r3, r1
 8004622:	4313      	orrs	r3, r2
 8004624:	d009      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004626:	4b92      	ldr	r3, [pc, #584]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800462e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004634:	4a8e      	ldr	r2, [pc, #568]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004636:	430b      	orrs	r3, r1
 8004638:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800463a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004642:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004646:	643b      	str	r3, [r7, #64]	@ 0x40
 8004648:	2300      	movs	r3, #0
 800464a:	647b      	str	r3, [r7, #68]	@ 0x44
 800464c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004650:	460b      	mov	r3, r1
 8004652:	4313      	orrs	r3, r2
 8004654:	d00e      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004656:	4b86      	ldr	r3, [pc, #536]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	4a85      	ldr	r2, [pc, #532]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800465c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004660:	6113      	str	r3, [r2, #16]
 8004662:	4b83      	ldr	r3, [pc, #524]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004664:	6919      	ldr	r1, [r3, #16]
 8004666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800466e:	4a80      	ldr	r2, [pc, #512]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004670:	430b      	orrs	r3, r1
 8004672:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004680:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004682:	2300      	movs	r3, #0
 8004684:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004686:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800468a:	460b      	mov	r3, r1
 800468c:	4313      	orrs	r3, r2
 800468e:	d009      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004690:	4b77      	ldr	r3, [pc, #476]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004694:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800469e:	4a74      	ldr	r2, [pc, #464]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a0:	430b      	orrs	r3, r1
 80046a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80046b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80046b2:	2300      	movs	r3, #0
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80046ba:	460b      	mov	r3, r1
 80046bc:	4313      	orrs	r3, r2
 80046be:	d00a      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046c0:	4b6b      	ldr	r3, [pc, #428]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80046c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046d0:	4a67      	ldr	r2, [pc, #412]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046d2:	430b      	orrs	r3, r1
 80046d4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80046d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046de:	2100      	movs	r1, #0
 80046e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046ec:	460b      	mov	r3, r1
 80046ee:	4313      	orrs	r3, r2
 80046f0:	d011      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f6:	3308      	adds	r3, #8
 80046f8:	2100      	movs	r1, #0
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 f8ba 	bl	8004874 <RCCEx_PLL2_Config>
 8004700:	4603      	mov	r3, r0
 8004702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800470e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004712:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471e:	2100      	movs	r1, #0
 8004720:	6239      	str	r1, [r7, #32]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	627b      	str	r3, [r7, #36]	@ 0x24
 8004728:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800472c:	460b      	mov	r3, r1
 800472e:	4313      	orrs	r3, r2
 8004730:	d011      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004736:	3308      	adds	r3, #8
 8004738:	2101      	movs	r1, #1
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f89a 	bl	8004874 <RCCEx_PLL2_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475e:	2100      	movs	r1, #0
 8004760:	61b9      	str	r1, [r7, #24]
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	61fb      	str	r3, [r7, #28]
 8004768:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800476c:	460b      	mov	r3, r1
 800476e:	4313      	orrs	r3, r2
 8004770:	d011      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004776:	3308      	adds	r3, #8
 8004778:	2102      	movs	r1, #2
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f87a 	bl	8004874 <RCCEx_PLL2_Config>
 8004780:	4603      	mov	r3, r0
 8004782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479e:	2100      	movs	r1, #0
 80047a0:	6139      	str	r1, [r7, #16]
 80047a2:	f003 0308 	and.w	r3, r3, #8
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80047ac:	460b      	mov	r3, r1
 80047ae:	4313      	orrs	r3, r2
 80047b0:	d011      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b6:	3328      	adds	r3, #40	@ 0x28
 80047b8:	2100      	movs	r1, #0
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 f90c 	bl	80049d8 <RCCEx_PLL3_Config>
 80047c0:	4603      	mov	r3, r0
 80047c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80047c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80047d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	2100      	movs	r1, #0
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	f003 0310 	and.w	r3, r3, #16
 80047e6:	60fb      	str	r3, [r7, #12]
 80047e8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047ec:	460b      	mov	r3, r1
 80047ee:	4313      	orrs	r3, r2
 80047f0:	d011      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	3328      	adds	r3, #40	@ 0x28
 80047f8:	2101      	movs	r1, #1
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f8ec 	bl	80049d8 <RCCEx_PLL3_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800480e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481e:	2100      	movs	r1, #0
 8004820:	6039      	str	r1, [r7, #0]
 8004822:	f003 0320 	and.w	r3, r3, #32
 8004826:	607b      	str	r3, [r7, #4]
 8004828:	e9d7 1200 	ldrd	r1, r2, [r7]
 800482c:	460b      	mov	r3, r1
 800482e:	4313      	orrs	r3, r2
 8004830:	d011      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004836:	3328      	adds	r3, #40	@ 0x28
 8004838:	2102      	movs	r1, #2
 800483a:	4618      	mov	r0, r3
 800483c:	f000 f8cc 	bl	80049d8 <RCCEx_PLL3_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800484a:	2b00      	cmp	r3, #0
 800484c:	d003      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800484e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004856:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	e000      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
}
 8004864:	4618      	mov	r0, r3
 8004866:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800486a:	46bd      	mov	sp, r7
 800486c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004870:	58024400 	.word	0x58024400

08004874 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004882:	4b53      	ldr	r3, [pc, #332]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	2b03      	cmp	r3, #3
 800488c:	d101      	bne.n	8004892 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e099      	b.n	80049c6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004892:	4b4f      	ldr	r3, [pc, #316]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a4e      	ldr	r2, [pc, #312]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004898:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800489c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800489e:	f7fc fe1d 	bl	80014dc <HAL_GetTick>
 80048a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048a4:	e008      	b.n	80048b8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048a6:	f7fc fe19 	bl	80014dc <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e086      	b.n	80049c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80048b8:	4b45      	ldr	r3, [pc, #276]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1f0      	bne.n	80048a6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80048c4:	4b42      	ldr	r3, [pc, #264]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	031b      	lsls	r3, r3, #12
 80048d2:	493f      	ldr	r1, [pc, #252]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	3b01      	subs	r3, #1
 80048de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	025b      	lsls	r3, r3, #9
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	431a      	orrs	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	041b      	lsls	r3, r3, #16
 80048f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	3b01      	subs	r3, #1
 8004902:	061b      	lsls	r3, r3, #24
 8004904:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004908:	4931      	ldr	r1, [pc, #196]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800490a:	4313      	orrs	r3, r2
 800490c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800490e:	4b30      	ldr	r3, [pc, #192]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	492d      	ldr	r1, [pc, #180]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800491c:	4313      	orrs	r3, r2
 800491e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004920:	4b2b      	ldr	r3, [pc, #172]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004924:	f023 0220 	bic.w	r2, r3, #32
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	4928      	ldr	r1, [pc, #160]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800492e:	4313      	orrs	r3, r2
 8004930:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004932:	4b27      	ldr	r3, [pc, #156]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004936:	4a26      	ldr	r2, [pc, #152]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004938:	f023 0310 	bic.w	r3, r3, #16
 800493c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800493e:	4b24      	ldr	r3, [pc, #144]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004940:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004942:	4b24      	ldr	r3, [pc, #144]	@ (80049d4 <RCCEx_PLL2_Config+0x160>)
 8004944:	4013      	ands	r3, r2
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	69d2      	ldr	r2, [r2, #28]
 800494a:	00d2      	lsls	r2, r2, #3
 800494c:	4920      	ldr	r1, [pc, #128]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800494e:	4313      	orrs	r3, r2
 8004950:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004952:	4b1f      	ldr	r3, [pc, #124]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004956:	4a1e      	ldr	r2, [pc, #120]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004958:	f043 0310 	orr.w	r3, r3, #16
 800495c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d106      	bne.n	8004972 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004964:	4b1a      	ldr	r3, [pc, #104]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004968:	4a19      	ldr	r2, [pc, #100]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800496a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800496e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004970:	e00f      	b.n	8004992 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d106      	bne.n	8004986 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004978:	4b15      	ldr	r3, [pc, #84]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800497a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497c:	4a14      	ldr	r2, [pc, #80]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800497e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004982:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004984:	e005      	b.n	8004992 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004986:	4b12      	ldr	r3, [pc, #72]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498a:	4a11      	ldr	r2, [pc, #68]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 800498c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004990:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004992:	4b0f      	ldr	r3, [pc, #60]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a0e      	ldr	r2, [pc, #56]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 8004998:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800499c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800499e:	f7fc fd9d 	bl	80014dc <HAL_GetTick>
 80049a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049a4:	e008      	b.n	80049b8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049a6:	f7fc fd99 	bl	80014dc <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e006      	b.n	80049c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80049b8:	4b05      	ldr	r3, [pc, #20]	@ (80049d0 <RCCEx_PLL2_Config+0x15c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0f0      	beq.n	80049a6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80049c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	58024400 	.word	0x58024400
 80049d4:	ffff0007 	.word	0xffff0007

080049d8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049e2:	2300      	movs	r3, #0
 80049e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049e6:	4b53      	ldr	r3, [pc, #332]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 80049e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ea:	f003 0303 	and.w	r3, r3, #3
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d101      	bne.n	80049f6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e099      	b.n	8004b2a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80049f6:	4b4f      	ldr	r3, [pc, #316]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a4e      	ldr	r2, [pc, #312]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 80049fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a02:	f7fc fd6b 	bl	80014dc <HAL_GetTick>
 8004a06:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a08:	e008      	b.n	8004a1c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004a0a:	f7fc fd67 	bl	80014dc <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e086      	b.n	8004b2a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004a1c:	4b45      	ldr	r3, [pc, #276]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1f0      	bne.n	8004a0a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004a28:	4b42      	ldr	r3, [pc, #264]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	051b      	lsls	r3, r3, #20
 8004a36:	493f      	ldr	r1, [pc, #252]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	3b01      	subs	r3, #1
 8004a42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	025b      	lsls	r3, r3, #9
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	041b      	lsls	r3, r3, #16
 8004a5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	3b01      	subs	r3, #1
 8004a66:	061b      	lsls	r3, r3, #24
 8004a68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a6c:	4931      	ldr	r1, [pc, #196]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004a72:	4b30      	ldr	r3, [pc, #192]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a76:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	492d      	ldr	r1, [pc, #180]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004a84:	4b2b      	ldr	r3, [pc, #172]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a88:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	4928      	ldr	r1, [pc, #160]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004a96:	4b27      	ldr	r3, [pc, #156]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9a:	4a26      	ldr	r2, [pc, #152]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004a9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004aa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004aa2:	4b24      	ldr	r3, [pc, #144]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aa6:	4b24      	ldr	r3, [pc, #144]	@ (8004b38 <RCCEx_PLL3_Config+0x160>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	69d2      	ldr	r2, [r2, #28]
 8004aae:	00d2      	lsls	r2, r2, #3
 8004ab0:	4920      	ldr	r1, [pc, #128]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aba:	4a1e      	ldr	r2, [pc, #120]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d106      	bne.n	8004ad6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004acc:	4a19      	ldr	r2, [pc, #100]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004ace:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ad2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ad4:	e00f      	b.n	8004af6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d106      	bne.n	8004aea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004adc:	4b15      	ldr	r3, [pc, #84]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	4a14      	ldr	r2, [pc, #80]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004ae2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004ae6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ae8:	e005      	b.n	8004af6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004aea:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	4a11      	ldr	r2, [pc, #68]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004af0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004af4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004af6:	4b0f      	ldr	r3, [pc, #60]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a0e      	ldr	r2, [pc, #56]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b02:	f7fc fceb 	bl	80014dc <HAL_GetTick>
 8004b06:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b08:	e008      	b.n	8004b1c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b0a:	f7fc fce7 	bl	80014dc <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d901      	bls.n	8004b1c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e006      	b.n	8004b2a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004b1c:	4b05      	ldr	r3, [pc, #20]	@ (8004b34 <RCCEx_PLL3_Config+0x15c>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0f0      	beq.n	8004b0a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	58024400 	.word	0x58024400
 8004b38:	ffff0007 	.word	0xffff0007

08004b3c <memset>:
 8004b3c:	4402      	add	r2, r0
 8004b3e:	4603      	mov	r3, r0
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d100      	bne.n	8004b46 <memset+0xa>
 8004b44:	4770      	bx	lr
 8004b46:	f803 1b01 	strb.w	r1, [r3], #1
 8004b4a:	e7f9      	b.n	8004b40 <memset+0x4>

08004b4c <__libc_init_array>:
 8004b4c:	b570      	push	{r4, r5, r6, lr}
 8004b4e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b84 <__libc_init_array+0x38>)
 8004b50:	4c0d      	ldr	r4, [pc, #52]	@ (8004b88 <__libc_init_array+0x3c>)
 8004b52:	1b64      	subs	r4, r4, r5
 8004b54:	10a4      	asrs	r4, r4, #2
 8004b56:	2600      	movs	r6, #0
 8004b58:	42a6      	cmp	r6, r4
 8004b5a:	d109      	bne.n	8004b70 <__libc_init_array+0x24>
 8004b5c:	4d0b      	ldr	r5, [pc, #44]	@ (8004b8c <__libc_init_array+0x40>)
 8004b5e:	4c0c      	ldr	r4, [pc, #48]	@ (8004b90 <__libc_init_array+0x44>)
 8004b60:	f000 f826 	bl	8004bb0 <_init>
 8004b64:	1b64      	subs	r4, r4, r5
 8004b66:	10a4      	asrs	r4, r4, #2
 8004b68:	2600      	movs	r6, #0
 8004b6a:	42a6      	cmp	r6, r4
 8004b6c:	d105      	bne.n	8004b7a <__libc_init_array+0x2e>
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b74:	4798      	blx	r3
 8004b76:	3601      	adds	r6, #1
 8004b78:	e7ee      	b.n	8004b58 <__libc_init_array+0xc>
 8004b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b7e:	4798      	blx	r3
 8004b80:	3601      	adds	r6, #1
 8004b82:	e7f2      	b.n	8004b6a <__libc_init_array+0x1e>
 8004b84:	08004c0c 	.word	0x08004c0c
 8004b88:	08004c0c 	.word	0x08004c0c
 8004b8c:	08004c0c 	.word	0x08004c0c
 8004b90:	08004c10 	.word	0x08004c10

08004b94 <memcpy>:
 8004b94:	440a      	add	r2, r1
 8004b96:	4291      	cmp	r1, r2
 8004b98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b9c:	d100      	bne.n	8004ba0 <memcpy+0xc>
 8004b9e:	4770      	bx	lr
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004baa:	4291      	cmp	r1, r2
 8004bac:	d1f9      	bne.n	8004ba2 <memcpy+0xe>
 8004bae:	bd10      	pop	{r4, pc}

08004bb0 <_init>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	bf00      	nop
 8004bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bb6:	bc08      	pop	{r3}
 8004bb8:	469e      	mov	lr, r3
 8004bba:	4770      	bx	lr

08004bbc <_fini>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	bf00      	nop
 8004bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc2:	bc08      	pop	{r3}
 8004bc4:	469e      	mov	lr, r3
 8004bc6:	4770      	bx	lr
