-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                nn1114@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 14:59:33 +0000 2015                      

Solution Settings: black_white.v1
  Current state: schedule
  Project: black_white
  
  Design Input Files Specified
    $PROJECT_HOME/black_white.cpp
      $PROJECT_HOME/black_white.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/black_white.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /black_white/core                       1       2          1            0  1          
    Design Total:                           1       2          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 37.037             20.00    0.000000 /black_white/core        
    
  I/O Data Ranges
    Port         Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------ ---- -------- --------- --------- ------- -------- --------
    clk          IN   Unsigned         1                                     
    en           IN   Unsigned         1                                     
    arst_n       IN   Unsigned         1                                     
    output:rsc.z OUT  Unsigned        30                                     
    
  Memory Resources
    Resource Name: /black_white/input_r:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /black_white/input_r     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /black_white/input_g:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /black_white/input_g     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /black_white/input_b:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /black_white/input_b     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /black_white/output:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /black_white/output    0:29 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /black_white/core main               Infinite       2            1  37.04 ns            1          
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /black_white/core main                       1                      100.00                1           
    
  End of Report
