transcript on
if ![file isdirectory vhdl_libs] {
	file mkdir vhdl_libs
}

vlib vhdl_libs/altera
vmap altera ./vhdl_libs/altera
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_syn_attributes.vhd}
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_standard_functions.vhd}
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_primitives_components.vhd}
vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_primitives.vhd}

vlib vhdl_libs/lpm
vmap lpm ./vhdl_libs/lpm
vcom -93 -work lpm {c:/altera/11.0/quartus/eda/sim_lib/220pack.vhd}
vcom -93 -work lpm {c:/altera/11.0/quartus/eda/sim_lib/220model.vhd}

vlib vhdl_libs/sgate
vmap sgate ./vhdl_libs/sgate
vcom -93 -work sgate {c:/altera/11.0/quartus/eda/sim_lib/sgate_pack.vhd}
vcom -93 -work sgate {c:/altera/11.0/quartus/eda/sim_lib/sgate.vhd}

vlib vhdl_libs/altera_mf
vmap altera_mf ./vhdl_libs/altera_mf
vcom -93 -work altera_mf {c:/altera/11.0/quartus/eda/sim_lib/altera_mf_components.vhd}
vcom -93 -work altera_mf {c:/altera/11.0/quartus/eda/sim_lib/altera_mf.vhd}

vlib vhdl_libs/altera_lnsim
vmap altera_lnsim ./vhdl_libs/altera_lnsim
vlog -sv -work altera_lnsim {c:/altera/11.0/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
vcom -93 -work altera_lnsim {c:/altera/11.0/quartus/eda/sim_lib/altera_lnsim_components.vhd}

vlib vhdl_libs/cycloneive
vmap cycloneive ./vhdl_libs/cycloneive
vcom -93 -work cycloneive {c:/altera/11.0/quartus/eda/sim_lib/cycloneive_atoms.vhd}
vcom -93 -work cycloneive {c:/altera/11.0/quartus/eda/sim_lib/cycloneive_components.vhd}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+E:/myfile/CTS1000/FPGA/FPGA_V21/db {E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd}
vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd}

vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc" CTSV21TEST

add wave *
view structure
view signals
run -all
