<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1704</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1704-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1704.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-20&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL® PROCESSOR TRACE</p>
<p style="position:absolute;top:679px;left:68px;white-space:nowrap" class="ft02">36.2.7.5 &#160;&#160;IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs</p>
<p style="position:absolute;top:706px;left:68px;white-space:nowrap" class="ft06">The role&#160;of&#160;the&#160;IA32_RTIT_ADDRn_A/B register pairs,&#160;for&#160;each n,&#160;is determined&#160;by the corresponding ADDRn_CFG&#160;<br/>fields in&#160;IA32_RTI<a href="o_fe12b1e2a880e0ce-1700.html">T_CTL (see Section 36.2.7.2). The nu</a>mber&#160;of these&#160;register pairs is&#160;enumerated&#160;by&#160;<br/>CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0].</p>
<p style="position:absolute;top:760px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:761px;left:93px;white-space:nowrap" class="ft07">Processors that&#160;enumerate&#160;support for 1&#160;range support:<br/>IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B</p>
<p style="position:absolute;top:105px;left:330px;white-space:nowrap" class="ft05">Table 36-7.&#160;IA32_RTIT_STATUS MSR</p>
<p style="position:absolute;top:130px;left:74px;white-space:nowrap" class="ft03">Position</p>
<p style="position:absolute;top:130px;left:151px;white-space:nowrap" class="ft03">Bit Name</p>
<p style="position:absolute;top:130px;left:234px;white-space:nowrap" class="ft03">At&#160;Reset</p>
<p style="position:absolute;top:130px;left:518px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:154px;left:95px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:154px;left:137px;white-space:nowrap" class="ft03">FilterEn</p>
<p style="position:absolute;top:154px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:154px;left:298px;white-space:nowrap" class="ft03">This bit is written by the processor,&#160;and indicates that&#160;tracing is&#160;allowed for the&#160;current IP,&#160;</p>
<p style="position:absolute;top:171px;left:298px;white-space:nowrap" class="ft03">se<a href="o_fe12b1e2a880e0ce-1692.html">e Section 36.2.5.5. Wri</a>tes are ignored.</p>
<p style="position:absolute;top:195px;left:95px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:195px;left:137px;white-space:nowrap" class="ft03">ContextEn</p>
<p style="position:absolute;top:195px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:195px;left:298px;white-space:nowrap" class="ft03">The processor&#160;sets this&#160;bit&#160;to&#160;indicate that&#160;tracing is allowed for&#160;the current context. See&#160;</p>
<p style="position:absolute;top:211px;left:298px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1691.html">Section&#160;36.2.5.3. Wr</a>ites&#160;are ignored.</p>
<p style="position:absolute;top:235px;left:95px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:235px;left:137px;white-space:nowrap" class="ft03">TriggerEn</p>
<p style="position:absolute;top:235px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:235px;left:298px;white-space:nowrap" class="ft03">The processor sets&#160;this bit to&#160;indicate&#160;that&#160;tracing&#160;is enabled.&#160;See<a href="o_fe12b1e2a880e0ce-1691.html">&#160;Section 36.2.5.2</a>.&#160;Writes&#160;are&#160;</p>
<p style="position:absolute;top:252px;left:298px;white-space:nowrap" class="ft03">ignored.</p>
<p style="position:absolute;top:276px;left:95px;white-space:nowrap" class="ft03">3</p>
<p style="position:absolute;top:276px;left:137px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:276px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:276px;left:298px;white-space:nowrap" class="ft03">Must&#160;&#160;be&#160;&#160;0.&#160;</p>
<p style="position:absolute;top:299px;left:95px;white-space:nowrap" class="ft03">4</p>
<p style="position:absolute;top:299px;left:137px;white-space:nowrap" class="ft03">Error</p>
<p style="position:absolute;top:299px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:299px;left:298px;white-space:nowrap" class="ft03">The&#160;processor sets&#160;this&#160;bit&#160;to&#160;indicate&#160;that&#160;an&#160;operational error has been&#160;encountered.&#160;When&#160;</p>
<p style="position:absolute;top:316px;left:298px;white-space:nowrap" class="ft03">this&#160;bit is&#160;set, TriggerEn&#160;is cleared to&#160;0 and&#160;packet&#160;generation&#160;is&#160;disabled. For details, see&#160;</p>
<p style="position:absolute;top:333px;left:298px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-1698.html">“ToPA Errors” in</a><a href="o_fe12b1e2a880e0ce-1693.html">&#160;Section&#160;36.2.6.2.<br/></a>When&#160;TraceEn&#160;is&#160;cleared,&#160;software&#160;can&#160;write this&#160;bit.&#160;Once&#160;it&#160;is&#160;set,&#160;only&#160;software&#160;can&#160;clear it.&#160;</p>
<p style="position:absolute;top:370px;left:298px;white-space:nowrap" class="ft03">It&#160;is not&#160;recommended that&#160;software&#160;ever set&#160;this&#160;bit, except&#160;in cases&#160;where it&#160;is restoring a&#160;</p>
<p style="position:absolute;top:387px;left:298px;white-space:nowrap" class="ft03">prior saved state.</p>
<p style="position:absolute;top:411px;left:95px;white-space:nowrap" class="ft03">5</p>
<p style="position:absolute;top:411px;left:137px;white-space:nowrap" class="ft03">Stopped</p>
<p style="position:absolute;top:411px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:411px;left:298px;white-space:nowrap" class="ft03">The processor sets this&#160;bit to&#160;indicate that&#160;a ToPA&#160;Stop&#160;condition has been&#160;encountered.&#160;</p>
<p style="position:absolute;top:427px;left:298px;white-space:nowrap" class="ft03">When&#160;this&#160;bit is&#160;set,&#160;TriggerEn is&#160;cleared to 0&#160;and packet&#160;generation&#160;is&#160;disabled. For details,&#160;</p>
<p style="position:absolute;top:444px;left:298px;white-space:nowrap" class="ft08">se<a href="o_fe12b1e2a880e0ce-1696.html">e “ToPA&#160;STOP” in</a><a href="o_fe12b1e2a880e0ce-1693.html">&#160;Section&#160;36.2.6.2</a>.<br/>When&#160;TraceEn&#160;is&#160;cleared,&#160;software&#160;can&#160;write this&#160;bit.&#160;Once&#160;it&#160;is&#160;set,&#160;only&#160;software&#160;can&#160;clear it.&#160;</p>
<p style="position:absolute;top:481px;left:298px;white-space:nowrap" class="ft03">It&#160;is not&#160;recommended that&#160;software&#160;ever set&#160;this&#160;bit, except&#160;in cases&#160;where it&#160;is restoring a&#160;</p>
<p style="position:absolute;top:498px;left:298px;white-space:nowrap" class="ft03">prior saved state.</p>
<p style="position:absolute;top:522px;left:86px;white-space:nowrap" class="ft03">31:6</p>
<p style="position:absolute;top:522px;left:137px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:522px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:522px;left:298px;white-space:nowrap" class="ft03">Must&#160;be&#160;0.&#160;</p>
<p style="position:absolute;top:546px;left:82px;white-space:nowrap" class="ft03">48:32</p>
<p style="position:absolute;top:546px;left:137px;white-space:nowrap" class="ft03">PacketByteCnt&#160;0</p>
<p style="position:absolute;top:546px;left:298px;white-space:nowrap" class="ft03">This field is written&#160;by the processor,&#160;and holds a&#160;count of&#160;packet&#160;bytes that&#160;have&#160;been&#160;sent&#160;</p>
<p style="position:absolute;top:562px;left:298px;white-space:nowrap" class="ft03">out.&#160;The processor&#160;also&#160;uses&#160;this&#160;field&#160;to&#160;determine when&#160;the&#160;next PSB&#160;packet&#160;should be&#160;</p>
<p style="position:absolute;top:579px;left:298px;white-space:nowrap" class="ft03">inserted.&#160;Note that&#160;the processor may clear&#160;or modify this field at&#160;any&#160;time&#160;while&#160;</p>
<p style="position:absolute;top:595px;left:298px;white-space:nowrap" class="ft08">IA32_RTIT_CTL.TraceEn=1. It will have&#160;a&#160;stable value when IA32_RTIT_CTL.TraceEn=0.<br/>Se<a href="o_fe12b1e2a880e0ce-1738.html">e Section 36.4.2.17 f</a>or&#160;details.</p>
<p style="position:absolute;top:640px;left:82px;white-space:nowrap" class="ft03">63:49</p>
<p style="position:absolute;top:640px;left:137px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:640px;left:234px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:640px;left:298px;white-space:nowrap" class="ft03">Must be&#160;0.</p>
</div>
</body>
</html>
