#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 20 19:04:35 2018
# Process ID: 9636
# Current directory: C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.runs/synth_1
# Command line: vivado.exe -log hello_basys.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hello_basys.tcl
# Log file: C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.runs/synth_1/hello_basys.vds
# Journal file: C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hello_basys.tcl -notrace
Command: synth_design -top hello_basys -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 374.234 ; gain = 97.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hello_basys' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:41]
INFO: [Synth 8-3491] module 'mux_15to4' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_15to4.vhd:36' bound to instance 'set_string' of component 'mux_15to4' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:95]
INFO: [Synth 8-638] synthesizing module 'mux_15to4' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_15to4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_15to4' (1#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_15to4.vhd:45]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_4to1.vhd:36' bound to instance 'set_disps' of component 'mux_4to1' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mux_4to1' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_4to1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1' (2#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/mux_4to1.vhd:46]
INFO: [Synth 8-3491] module 'Deco_7seg' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/Deco_7seg.vhd:34' bound to instance 'decoder' of component 'Deco_7seg' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Deco_7seg' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/Deco_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Deco_7seg' (3#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/Deco_7seg.vhd:39]
	Parameter clk_gen bound to: 28'b0010011000100101101000000000 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:36' bound to instance 'clk_2_5Hz' of component 'clk_div' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:119]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:43]
	Parameter clk_gen bound to: 28'b0010011000100101101000000000 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:43]
	Parameter clk_gen bound to: 28'b0000000000110010101010001100 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:36' bound to instance 'clk_120Hz' of component 'clk_div' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:123]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:43]
	Parameter clk_gen bound to: 28'b0000000000110010101010001100 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (4#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/clk_div.vhd:43]
INFO: [Synth 8-3491] module 'MUX_Displays' declared at 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/MUX_Displays.vhd:35' bound to instance 'mux_disp' of component 'MUX_Displays' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:128]
INFO: [Synth 8-638] synthesizing module 'MUX_Displays' [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/MUX_Displays.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_Displays' (5#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/MUX_Displays.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hello_basys' (6#1) [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/sources_1/new/hello_basys.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 428.645 ; gain = 151.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 428.645 ; gain = 151.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 428.645 ; gain = 151.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/constrs_1/new/XDC_hello_basys.xdc]
Finished Parsing XDC File [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/constrs_1/new/XDC_hello_basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.srcs/constrs_1/new/XDC_hello_basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hello_basys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hello_basys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 747.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 747.402 ; gain = 470.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 747.402 ; gain = 470.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 747.402 ; gain = 470.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 747.402 ; gain = 470.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_15to4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_Displays 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 747.402 ; gain = 470.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 752.043 ; gain = 475.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 752.117 ; gain = 475.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |     1|
|7     |LUT5   |     3|
|8     |LUT6   |    29|
|9     |FDRE   |    67|
|10    |FDSE   |     3|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------------------+------+
|      |Instance     |Module                  |Cells |
+------+-------------+------------------------+------+
|1     |top          |                        |   141|
|2     |  clk_120Hz  |clk_div__parameterized1 |    51|
|3     |  clk_2_5Hz  |clk_div                 |    51|
|4     |  mux_disp   |MUX_Displays            |     5|
|5     |  set_disps  |mux_4to1                |     4|
|6     |  set_string |mux_15to4               |    15|
+------+-------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 763.703 ; gain = 168.266
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 763.703 ; gain = 487.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 770.676 ; gain = 506.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/helen/Documents/FPGA/VHDL/Hello_Basys/Hello_Basys.runs/synth_1/hello_basys.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hello_basys_utilization_synth.rpt -pb hello_basys_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 770.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 19:06:14 2018...
