Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top.qsys --block-symbol-file --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_125
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module fpga_m2ocm_pb
Progress: Parameterizing module jtg_mst
Progress: Parameterizing module ocm
Progress: Parameterizing module periph
Progress: Parameterizing module rst_in
Progress: Parameterizing module subsys_sgmii_emac1
Progress: Parameterizing module sysid
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_125
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module fpga_m2ocm_pb
Progress: Parameterizing module jtg_mst
Progress: Parameterizing module ocm
Progress: Parameterizing module periph
Progress: Parameterizing module rst_in
Progress: Parameterizing module subsys_sgmii_emac1
Progress: Parameterizing module sysid
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master jtg_mst.hps_m_master and slave agilex_hps.f2h_axi_slave because the master is of type avalon and the slave is of type axi4.
Warning: agilex_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: agilex_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: clk_125"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: fpga_m2ocm_pb"
Info: qsys_top: "Generating: ocm"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_j33jr5i"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_dla3g6i"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_7su3sya"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2000_r7l447q"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2000_c7d56ci"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_xyzijmy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_nb2n2fi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_ih32f6y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_mbbwrwq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_rregqry"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_k4taf2q"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_l4jli4q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ur5itvq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_c2vhg3y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_ep5dxxi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_3ixqtja"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_mq2iztq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_masmxoq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_pbpa2vy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_kfhpo5a"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_2okhjcq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_i5zzq7q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_kfoohfq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_upt6kay"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_cmx766a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_lzqylyy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_s4dky2y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1941_5ooumii"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_4zbrsli"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_rp3epvy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_pcump4i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_fgpooby"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_e7g366y"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_5p55ega"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_vczjhya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_tlmozpy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_l7sexoa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ukedjsa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_qidacgi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"
Info: qsys_top: Done "qsys_top" with 64 modules, 98 files
Info: Finished: Create HDL design files for synthesis
