
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : mult4bit0
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 20
FID:  path (prevtimestamp, timestamp)
0        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\andadd.vhd (N/A, 2018-08-23 16:11:22)
1        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03)
2        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\ha00.vhd (N/A, 2018-08-23 16:18:04)
3        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\oradd.vhd (N/A, 2018-08-23 16:26:34)
4        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\packagefa00.vhd (N/A, 2019-08-21 14:03:56)
5        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\packageha00.vhd (N/A, 2018-08-23 16:04:22)
6        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\xoradd.vhd (N/A, 2018-08-27 16:23:08)
7        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33)
8        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\packagemult4bit00.vhd (N/A, 2019-08-26 09:13:41)
9        C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
10       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (N/A, 2019-04-01 08:08:08)
11       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 08:07:44)
12       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 08:07:44)
13       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 15:01:20)
14       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 08:07:44)
15       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 08:07:44)
16       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 08:07:44)
17       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 08:07:44)
18       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 08:07:44)
19       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 08:07:44)

*******************************************************************
Modules that may have changed as a result of file changes: 6
MID:  lib.cell.view
0        work.andadd.andad may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\andadd.vhd (N/A, 2018-08-23 16:11:22) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\ha00.vhd (N/A, 2018-08-23 16:18:04) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (may instantiate this module)
2        work.fa00.fa0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (may instantiate this module)
4        work.ha00.ha0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\ha00.vhd (N/A, 2018-08-23 16:18:04) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (may instantiate this module)
6        work.mult4bit00.mult4bit0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (architecture and entity definition)
8        work.oradd.orad may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\oradd.vhd (N/A, 2018-08-23 16:26:34) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (may instantiate this module)
11       work.xoradd.xorad may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\fa00.vhd (N/A, 2019-08-26 09:09:03) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\ha00.vhd (N/A, 2018-08-23 16:18:04) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\fa00VHDL\xoradd.vhd (N/A, 2018-08-27 16:23:08) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mult4bit00\mult4bit00.vhd (N/A, 2019-08-28 09:26:33) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
