-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity QuantumMonteCarloU50 is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 512;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of QuantumMonteCarloU50 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "QuantumMonteCarloU50_QuantumMonteCarloU50,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433090,HLS_SYN_LAT=9743536,HLS_SYN_TPT=none,HLS_SYN_MEM=184,HLS_SYN_DSP=0,HLS_SYN_FF=1125610,HLS_SYN_LUT=633359,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (87 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (87 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (87 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (87 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (87 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (87 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (87 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (87 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (87 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (87 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (87 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_41000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv13_1003 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000011";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (87 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal trotters : STD_LOGIC_VECTOR (63 downto 0);
    signal Jcoup : STD_LOGIC_VECTOR (63 downto 0);
    signal h : STD_LOGIC_VECTOR (63 downto 0);
    signal Jperp : STD_LOGIC_VECTOR (31 downto 0);
    signal Beta : STD_LOGIC_VECTOR (31 downto 0);
    signal logRand : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal gmem2_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal gmem3_blk_n_AR : STD_LOGIC;
    signal gmem3_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln_reg_1533 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dHTunnel_reg_1569 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln243_fu_684_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln243_reg_1577 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln244_fu_688_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln244_reg_1585 : STD_LOGIC_VECTOR (5 downto 0);
    signal stage_1_reg_1593 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln223_fu_701_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln223_reg_1608 : STD_LOGIC_VECTOR (12 downto 0);
    signal Ofst_fu_707_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal Ofst_reg_1613 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln223_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln243_6_reg_1620 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln244_4_reg_1625 : STD_LOGIC_VECTOR (57 downto 0);
    signal packOfst_reg_1642 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln243_3_fu_800_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_3_reg_1648 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_8_reg_1653 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln3_reg_1658 : STD_LOGIC_VECTOR (57 downto 0);
    signal packOfst_2_reg_1675 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln243_7_fu_895_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_7_reg_1681 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_s_reg_1686 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln244_6_reg_1691 : STD_LOGIC_VECTOR (57 downto 0);
    signal packOfst_7_reg_1696 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln243_13_fu_970_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_13_reg_1702 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_11_reg_1707 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln244_8_reg_1712 : STD_LOGIC_VECTOR (57 downto 0);
    signal gmem2_addr_read_reg_1741 : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem3_addr_read_reg_1746 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln243_2_fu_1095_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln243_2_reg_1751 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_1_fu_1121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_1_reg_1756 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_addr_1_read_reg_1761 : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem3_addr_1_read_reg_1766 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln243_5_fu_1154_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln243_5_reg_1771 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_2_fu_1180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_2_reg_1776 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_addr_2_read_reg_1781 : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem3_addr_2_read_reg_1786 : STD_LOGIC_VECTOR (511 downto 0);
    signal packOfst_s_fu_1184_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal packOfst_s_reg_1791 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln243_12_fu_1238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln243_12_reg_1826 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_3_fu_1264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln244_3_reg_1831 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_addr_3_read_reg_1846 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln243_7_fu_1280_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln243_7_reg_1851 : STD_LOGIC_VECTOR (5 downto 0);
    signal gmem3_addr_3_read_reg_1856 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln244_7_fu_1285_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln244_7_reg_1861 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln232_fu_1301_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln232_reg_1866 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal spinOfst_4_fu_1307_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal spinOfst_4_reg_1871 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_s_fu_1314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1876 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_1322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_1881 : STD_LOGIC_VECTOR (0 downto 0);
    signal dH_0_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_0_reg_1886 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_fu_1333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_reg_1891 : STD_LOGIC_VECTOR (31 downto 0);
    signal spinOfst_fu_1336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal spinOfst_reg_1896 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_3_fu_1346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_reg_1901 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_1354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_1906 : STD_LOGIC_VECTOR (0 downto 0);
    signal dH_1_fu_1362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_1_reg_1911 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_1_fu_1365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_1_reg_1916 : STD_LOGIC_VECTOR (31 downto 0);
    signal spinOfst_2_fu_1368_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal spinOfst_2_reg_1921 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_5_fu_1378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_1926 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal dH_2_fu_1394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_2_reg_1936 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_2_fu_1397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_2_reg_1941 : STD_LOGIC_VECTOR (31 downto 0);
    signal spinOfst_3_fu_1400_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal spinOfst_3_reg_1946 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_7_fu_1410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_1951 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_1418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_1956 : STD_LOGIC_VECTOR (0 downto 0);
    signal dH_3_fu_1446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_3_reg_1961 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_3_fu_1470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln244_3_reg_1966 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1971 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_reg_1975 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln266_fu_1492_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln266_reg_1980 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal packOfst_4_fu_1506_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal packOfst_4_reg_1991 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_TrotterUnit_fu_520_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal grp_TrotterUnit_fu_534_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_TrotterUnit_fu_548_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_TrotterUnit_fu_562_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal trottersLocal_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_0_ce0 : STD_LOGIC;
    signal trottersLocal_V_0_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_0_ce1 : STD_LOGIC;
    signal trottersLocal_V_0_we1 : STD_LOGIC;
    signal trottersLocal_V_0_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_0_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_1_ce0 : STD_LOGIC;
    signal trottersLocal_V_1_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_1_ce1 : STD_LOGIC;
    signal trottersLocal_V_1_we1 : STD_LOGIC;
    signal trottersLocal_V_1_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_1_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_2_ce0 : STD_LOGIC;
    signal trottersLocal_V_2_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_2_ce1 : STD_LOGIC;
    signal trottersLocal_V_2_we1 : STD_LOGIC;
    signal trottersLocal_V_2_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_2_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_3_ce0 : STD_LOGIC;
    signal trottersLocal_V_3_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trottersLocal_V_3_ce1 : STD_LOGIC;
    signal trottersLocal_V_3_we1 : STD_LOGIC;
    signal trottersLocal_V_3_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trottersLocal_V_3_q1 : STD_LOGIC_VECTOR (511 downto 0);
    signal JcoupLocal_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal JcoupLocal_0_ce0 : STD_LOGIC;
    signal JcoupLocal_0_q0 : STD_LOGIC_VECTOR (16383 downto 0);
    signal JcoupLocal_0_ce1 : STD_LOGIC;
    signal JcoupLocal_0_we1 : STD_LOGIC;
    signal JcoupLocal_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal JcoupLocal_1_ce0 : STD_LOGIC;
    signal JcoupLocal_1_q0 : STD_LOGIC_VECTOR (16383 downto 0);
    signal JcoupLocal_1_ce1 : STD_LOGIC;
    signal JcoupLocal_1_we1 : STD_LOGIC;
    signal JcoupLocal_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal JcoupLocal_2_ce0 : STD_LOGIC;
    signal JcoupLocal_2_q0 : STD_LOGIC_VECTOR (16383 downto 0);
    signal JcoupLocal_2_ce1 : STD_LOGIC;
    signal JcoupLocal_2_we1 : STD_LOGIC;
    signal JcoupLocal_3_ce0 : STD_LOGIC;
    signal JcoupLocal_3_q0 : STD_LOGIC_VECTOR (16383 downto 0);
    signal JcoupLocal_3_ce1 : STD_LOGIC;
    signal JcoupLocal_3_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_idle : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_idle : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1 : STD_LOGIC_VECTOR (16383 downto 0);
    signal grp_TrotterUnit_fu_520_ap_start : STD_LOGIC;
    signal grp_TrotterUnit_fu_520_ap_done : STD_LOGIC;
    signal grp_TrotterUnit_fu_520_ap_idle : STD_LOGIC;
    signal grp_TrotterUnit_fu_520_ap_ready : STD_LOGIC;
    signal grp_TrotterUnit_fu_520_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_520_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_520_JcoupLocal_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_520_JcoupLocal_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_ap_start : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_ap_done : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_ap_idle : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_ap_ready : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_534_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_534_JcoupLocal_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_534_JcoupLocal_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_ap_start : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_ap_done : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_ap_idle : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_ap_ready : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_548_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_548_JcoupLocal_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_548_JcoupLocal_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_ap_start : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_ap_done : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_ap_idle : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_ap_ready : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_562_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnit_fu_562_JcoupLocal_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnit_fu_562_JcoupLocal_ce0 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_ap_start : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_ap_done : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_ap_idle : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_ap_ready : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_576_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_trotters_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_576_trotters_ce1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_trotters_we1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_576_trotters_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_TrotterUnitFinal_fu_593_ap_start : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_ap_done : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_ap_idle : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_ap_ready : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_593_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_trotters_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_593_trotters_ce1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_trotters_we1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_593_trotters_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_TrotterUnitFinal_fu_610_ap_start : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_ap_done : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_ap_idle : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_ap_ready : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_610_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_trotters_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_610_trotters_ce1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_trotters_we1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_610_trotters_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_TrotterUnitFinal_fu_627_ap_start : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_ap_done : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_ap_idle : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_ap_ready : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_trotters_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_627_trotters_ce0 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_trotters_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TrotterUnitFinal_fu_627_trotters_ce1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_trotters_we1 : STD_LOGIC;
    signal grp_TrotterUnitFinal_fu_627_trotters_d1 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_idle : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1 : STD_LOGIC_VECTOR (16383 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1 : STD_LOGIC_VECTOR (16383 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1 : STD_LOGIC_VECTOR (16383 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_idle : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0 : STD_LOGIC;
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0 : STD_LOGIC;
    signal gmem0_AWVALID : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WVALID : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BREADY : STD_LOGIC;
    signal gmem0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARVALID : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RREADY : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem1_RLAST : STD_LOGIC;
    signal gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARVALID : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RREADY : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem2_RLAST : STD_LOGIC;
    signal gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_AWREADY : STD_LOGIC;
    signal gmem3_WREADY : STD_LOGIC;
    signal gmem3_ARVALID : STD_LOGIC;
    signal gmem3_ARREADY : STD_LOGIC;
    signal gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem3_RVALID : STD_LOGIC;
    signal gmem3_RREADY : STD_LOGIC;
    signal gmem3_RDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal gmem3_RLAST : STD_LOGIC;
    signal gmem3_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem3_BVALID : STD_LOGIC;
    signal gmem3_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem3_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dH_1_0_reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_block_state82_on_subcall_done : BOOLEAN;
    signal ap_block_state84_on_subcall_done : BOOLEAN;
    signal dH_0_0_reg_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_2_0_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal dH_3_0_reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal packOfst_3_reg_488 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnit_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln266_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_TrotterUnit_fu_534_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnit_fu_548_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnit_fu_562_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnitFinal_fu_576_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal grp_TrotterUnitFinal_fu_593_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnitFinal_fu_610_ap_start_reg : STD_LOGIC := '0';
    signal grp_TrotterUnitFinal_fu_627_ap_start_reg : STD_LOGIC := '0';
    signal grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg : STD_LOGIC := '0';
    signal grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal zext_ln239_fu_1193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln239_1_fu_1199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln239_2_fu_1204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln239_3_fu_1268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln243_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln244_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln243_1_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln244_1_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln243_2_fu_1022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln244_2_fu_1032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln243_3_fu_1042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln244_3_fu_1052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_state77 : BOOLEAN;
    signal ap_block_state78 : BOOLEAN;
    signal ap_block_state79 : BOOLEAN;
    signal ap_block_state80 : BOOLEAN;
    signal stage_fu_188 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal shl_ln1_fu_711_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln243_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln243_fu_723_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln244_fu_738_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Ofst_1_fu_773_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln243_2_fu_788_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln243_2_fu_796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln243_1_fu_804_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_819_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln244_1_fu_829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln244_2_fu_833_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Ofst_2_fu_868_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln243_4_fu_883_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln243_4_fu_891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln243_2_fu_899_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln244_1_fu_914_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln244_3_fu_924_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln244_4_fu_928_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Ofst_3_fu_943_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln243_6_fu_958_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln243_6_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln243_3_fu_974_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln244_2_fu_989_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln244_4_fu_999_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln244_5_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln244_6_fu_1007_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln243_1_fu_1062_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_4_fu_1065_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln243_4_fu_1073_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln243_1_fu_1078_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln243_1_fu_1086_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln243_fu_1090_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln244_1_fu_1099_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln2_fu_1104_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln244_fu_1112_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln244_fu_1116_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln2_fu_1125_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln243_5_fu_1132_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln243_3_fu_1137_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln243_3_fu_1145_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln243_1_fu_1149_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln244_3_fu_1158_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln244_1_fu_1163_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln244_2_fu_1171_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln244_1_fu_1175_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln243_9_fu_1209_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln243_6_fu_1216_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln243_5_fu_1221_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln243_5_fu_1229_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln243_2_fu_1233_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal add_ln244_5_fu_1242_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln244_2_fu_1247_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln244_4_fu_1255_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln244_2_fu_1259_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln243_10_fu_1273_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_1290_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln232_fu_1297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln234_fu_1310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln234_1_fu_1342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln234_2_fu_1374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln234_3_fu_1406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln243_7_fu_1426_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln243_7_fu_1433_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln243_3_fu_1437_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln243_14_fu_1442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln244_3_fu_1450_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln244_6_fu_1457_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln244_3_fu_1461_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln244_5_fu_1466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_664_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (87 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_block_state86_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln819 : IN STD_LOGIC_VECTOR (57 downto 0);
        trottersLocal_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_0_ce1 : OUT STD_LOGIC;
        trottersLocal_V_0_we1 : OUT STD_LOGIC;
        trottersLocal_V_0_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_1_ce1 : OUT STD_LOGIC;
        trottersLocal_V_1_we1 : OUT STD_LOGIC;
        trottersLocal_V_1_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_2_ce1 : OUT STD_LOGIC;
        trottersLocal_V_2_we1 : OUT STD_LOGIC;
        trottersLocal_V_2_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_3_ce1 : OUT STD_LOGIC;
        trottersLocal_V_3_we1 : OUT STD_LOGIC;
        trottersLocal_V_3_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        sext_ln198 : IN STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln232 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln250 : IN STD_LOGIC_VECTOR (57 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        JcoupLocal_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_0_ce0 : OUT STD_LOGIC;
        JcoupLocal_0_q0 : IN STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_0_ce1 : OUT STD_LOGIC;
        JcoupLocal_0_we1 : OUT STD_LOGIC;
        JcoupLocal_0_d1 : OUT STD_LOGIC_VECTOR (16383 downto 0) );
    end component;


    component QuantumMonteCarloU50_TrotterUnit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        stage : IN STD_LOGIC_VECTOR (12 downto 0);
        packOfst : IN STD_LOGIC_VECTOR (2 downto 0);
        trotters_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trotters_ce0 : OUT STD_LOGIC;
        trotters_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        dH_read_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dH_read : IN STD_LOGIC_VECTOR (31 downto 0);
        JcoupLocal_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_ce0 : OUT STD_LOGIC;
        JcoupLocal_q0 : IN STD_LOGIC_VECTOR (16383 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component QuantumMonteCarloU50_TrotterUnitFinal IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_offset : IN STD_LOGIC_VECTOR (1 downto 0);
        stage : IN STD_LOGIC_VECTOR (12 downto 0);
        iPack : IN STD_LOGIC_VECTOR (2 downto 0);
        iSpin : IN STD_LOGIC_VECTOR (8 downto 0);
        trotters_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trotters_ce0 : OUT STD_LOGIC;
        trotters_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        trotters_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trotters_ce1 : OUT STD_LOGIC;
        trotters_we1 : OUT STD_LOGIC;
        trotters_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
        dH : IN STD_LOGIC_VECTOR (31 downto 0);
        upSpin : IN STD_LOGIC_VECTOR (0 downto 0);
        downSpin : IN STD_LOGIC_VECTOR (0 downto 0);
        Beta : IN STD_LOGIC_VECTOR (31 downto 0);
        dHTunnel : IN STD_LOGIC_VECTOR (31 downto 0);
        logRandNumber : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        JcoupLocal_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_2_ce0 : OUT STD_LOGIC;
        JcoupLocal_2_q0 : IN STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_2_ce1 : OUT STD_LOGIC;
        JcoupLocal_2_we1 : OUT STD_LOGIC;
        JcoupLocal_2_d1 : OUT STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_3_ce1 : OUT STD_LOGIC;
        JcoupLocal_3_we1 : OUT STD_LOGIC;
        JcoupLocal_3_d1 : OUT STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_1_ce0 : OUT STD_LOGIC;
        JcoupLocal_1_q0 : IN STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_1_ce1 : OUT STD_LOGIC;
        JcoupLocal_1_we1 : OUT STD_LOGIC;
        JcoupLocal_1_d1 : OUT STD_LOGIC_VECTOR (16383 downto 0);
        JcoupLocal_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        JcoupLocal_0_ce0 : OUT STD_LOGIC;
        JcoupLocal_0_q0 : IN STD_LOGIC_VECTOR (16383 downto 0) );
    end component;


    component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln819 : IN STD_LOGIC_VECTOR (57 downto 0);
        trotters : IN STD_LOGIC_VECTOR (63 downto 0);
        trottersLocal_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_0_ce0 : OUT STD_LOGIC;
        trottersLocal_V_0_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_1_ce0 : OUT STD_LOGIC;
        trottersLocal_V_1_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_2_ce0 : OUT STD_LOGIC;
        trottersLocal_V_2_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        trottersLocal_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        trottersLocal_V_3_ce0 : OUT STD_LOGIC;
        trottersLocal_V_3_q0 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component QuantumMonteCarloU50_trottersLocal_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (511 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (511 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component QuantumMonteCarloU50_JcoupLocal_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16383 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (16383 downto 0) );
    end component;


    component QuantumMonteCarloU50_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        trotters : OUT STD_LOGIC_VECTOR (63 downto 0);
        Jcoup : OUT STD_LOGIC_VECTOR (63 downto 0);
        h : OUT STD_LOGIC_VECTOR (63 downto 0);
        Jperp : OUT STD_LOGIC_VECTOR (31 downto 0);
        Beta : OUT STD_LOGIC_VECTOR (31 downto 0);
        logRand : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component QuantumMonteCarloU50_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component QuantumMonteCarloU50_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component QuantumMonteCarloU50_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component QuantumMonteCarloU50_gmem3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    trottersLocal_V_0_U : component QuantumMonteCarloU50_trottersLocal_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => trottersLocal_V_0_address0,
        ce0 => trottersLocal_V_0_ce0,
        q0 => trottersLocal_V_0_q0,
        address1 => trottersLocal_V_0_address1,
        ce1 => trottersLocal_V_0_ce1,
        we1 => trottersLocal_V_0_we1,
        d1 => trottersLocal_V_0_d1,
        q1 => trottersLocal_V_0_q1);

    trottersLocal_V_1_U : component QuantumMonteCarloU50_trottersLocal_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => trottersLocal_V_1_address0,
        ce0 => trottersLocal_V_1_ce0,
        q0 => trottersLocal_V_1_q0,
        address1 => trottersLocal_V_1_address1,
        ce1 => trottersLocal_V_1_ce1,
        we1 => trottersLocal_V_1_we1,
        d1 => trottersLocal_V_1_d1,
        q1 => trottersLocal_V_1_q1);

    trottersLocal_V_2_U : component QuantumMonteCarloU50_trottersLocal_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => trottersLocal_V_2_address0,
        ce0 => trottersLocal_V_2_ce0,
        q0 => trottersLocal_V_2_q0,
        address1 => trottersLocal_V_2_address1,
        ce1 => trottersLocal_V_2_ce1,
        we1 => trottersLocal_V_2_we1,
        d1 => trottersLocal_V_2_d1,
        q1 => trottersLocal_V_2_q1);

    trottersLocal_V_3_U : component QuantumMonteCarloU50_trottersLocal_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => trottersLocal_V_3_address0,
        ce0 => trottersLocal_V_3_ce0,
        q0 => trottersLocal_V_3_q0,
        address1 => trottersLocal_V_3_address1,
        ce1 => trottersLocal_V_3_ce1,
        we1 => trottersLocal_V_3_we1,
        d1 => trottersLocal_V_3_d1,
        q1 => trottersLocal_V_3_q1);

    JcoupLocal_0_U : component QuantumMonteCarloU50_JcoupLocal_0
    generic map (
        DataWidth => 16384,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => JcoupLocal_0_address0,
        ce0 => JcoupLocal_0_ce0,
        q0 => JcoupLocal_0_q0,
        address1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1,
        ce1 => JcoupLocal_0_ce1,
        we1 => JcoupLocal_0_we1,
        d1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1);

    JcoupLocal_1_U : component QuantumMonteCarloU50_JcoupLocal_0
    generic map (
        DataWidth => 16384,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => JcoupLocal_1_address0,
        ce0 => JcoupLocal_1_ce0,
        q0 => JcoupLocal_1_q0,
        address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1,
        ce1 => JcoupLocal_1_ce1,
        we1 => JcoupLocal_1_we1,
        d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1);

    JcoupLocal_2_U : component QuantumMonteCarloU50_JcoupLocal_0
    generic map (
        DataWidth => 16384,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => JcoupLocal_2_address0,
        ce0 => JcoupLocal_2_ce0,
        q0 => JcoupLocal_2_q0,
        address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1,
        ce1 => JcoupLocal_2_ce1,
        we1 => JcoupLocal_2_we1,
        d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1);

    JcoupLocal_3_U : component QuantumMonteCarloU50_JcoupLocal_0
    generic map (
        DataWidth => 16384,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_TrotterUnit_fu_562_JcoupLocal_address0,
        ce0 => JcoupLocal_3_ce0,
        q0 => JcoupLocal_3_q0,
        address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1,
        ce1 => JcoupLocal_3_ce1,
        we1 => JcoupLocal_3_we1,
        d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1);

    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499 : component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start,
        ap_done => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done,
        ap_idle => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_idle,
        ap_ready => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready,
        m_axi_gmem0_AWVALID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => gmem0_RLAST,
        m_axi_gmem0_RID => gmem0_RID,
        m_axi_gmem0_RUSER => gmem0_RUSER,
        m_axi_gmem0_RRESP => gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln819 => trunc_ln_reg_1533,
        trottersLocal_V_0_address1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1,
        trottersLocal_V_0_ce1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1,
        trottersLocal_V_0_we1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1,
        trottersLocal_V_0_d1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1,
        trottersLocal_V_1_address1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1,
        trottersLocal_V_1_ce1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1,
        trottersLocal_V_1_we1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1,
        trottersLocal_V_1_d1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1,
        trottersLocal_V_2_address1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1,
        trottersLocal_V_2_ce1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1,
        trottersLocal_V_2_we1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1,
        trottersLocal_V_2_d1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1,
        trottersLocal_V_3_address1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1,
        trottersLocal_V_3_ce1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1,
        trottersLocal_V_3_we1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1,
        trottersLocal_V_3_d1 => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1,
        sext_ln198 => trunc_ln_reg_1533);

    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511 : component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start,
        ap_done => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done,
        ap_idle => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_idle,
        ap_ready => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready,
        add_ln232 => add_ln232_reg_1866,
        sext_ln250 => trunc_ln4_reg_1975,
        m_axi_gmem1_AWVALID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => gmem1_RLAST,
        m_axi_gmem1_RID => gmem1_RID,
        m_axi_gmem1_RUSER => gmem1_RUSER,
        m_axi_gmem1_RRESP => gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        JcoupLocal_0_address0 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0,
        JcoupLocal_0_ce0 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0,
        JcoupLocal_0_q0 => JcoupLocal_0_q0,
        JcoupLocal_0_address1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address1,
        JcoupLocal_0_ce1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1,
        JcoupLocal_0_we1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1,
        JcoupLocal_0_d1 => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_d1);

    grp_TrotterUnit_fu_520 : component QuantumMonteCarloU50_TrotterUnit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnit_fu_520_ap_start,
        ap_done => grp_TrotterUnit_fu_520_ap_done,
        ap_idle => grp_TrotterUnit_fu_520_ap_idle,
        ap_ready => grp_TrotterUnit_fu_520_ap_ready,
        t_offset => ap_const_lv2_0,
        stage => stage_1_reg_1593,
        packOfst => trunc_ln266_reg_1980,
        trotters_address0 => grp_TrotterUnit_fu_520_trotters_address0,
        trotters_ce0 => grp_TrotterUnit_fu_520_trotters_ce0,
        trotters_q0 => trottersLocal_V_0_q0,
        dH_read_2 => dH_0_0_reg_458,
        dH_read => dH_0_0_reg_458,
        JcoupLocal_address0 => grp_TrotterUnit_fu_520_JcoupLocal_address0,
        JcoupLocal_ce0 => grp_TrotterUnit_fu_520_JcoupLocal_ce0,
        JcoupLocal_q0 => JcoupLocal_0_q0,
        ap_return => grp_TrotterUnit_fu_520_ap_return);

    grp_TrotterUnit_fu_534 : component QuantumMonteCarloU50_TrotterUnit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnit_fu_534_ap_start,
        ap_done => grp_TrotterUnit_fu_534_ap_done,
        ap_idle => grp_TrotterUnit_fu_534_ap_idle,
        ap_ready => grp_TrotterUnit_fu_534_ap_ready,
        t_offset => ap_const_lv2_1,
        stage => stage_1_reg_1593,
        packOfst => trunc_ln266_reg_1980,
        trotters_address0 => grp_TrotterUnit_fu_534_trotters_address0,
        trotters_ce0 => grp_TrotterUnit_fu_534_trotters_ce0,
        trotters_q0 => trottersLocal_V_1_q0,
        dH_read_2 => dH_1_0_reg_448,
        dH_read => dH_1_0_reg_448,
        JcoupLocal_address0 => grp_TrotterUnit_fu_534_JcoupLocal_address0,
        JcoupLocal_ce0 => grp_TrotterUnit_fu_534_JcoupLocal_ce0,
        JcoupLocal_q0 => JcoupLocal_1_q0,
        ap_return => grp_TrotterUnit_fu_534_ap_return);

    grp_TrotterUnit_fu_548 : component QuantumMonteCarloU50_TrotterUnit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnit_fu_548_ap_start,
        ap_done => grp_TrotterUnit_fu_548_ap_done,
        ap_idle => grp_TrotterUnit_fu_548_ap_idle,
        ap_ready => grp_TrotterUnit_fu_548_ap_ready,
        t_offset => ap_const_lv2_2,
        stage => stage_1_reg_1593,
        packOfst => trunc_ln266_reg_1980,
        trotters_address0 => grp_TrotterUnit_fu_548_trotters_address0,
        trotters_ce0 => grp_TrotterUnit_fu_548_trotters_ce0,
        trotters_q0 => trottersLocal_V_2_q0,
        dH_read_2 => dH_2_0_reg_468,
        dH_read => dH_2_0_reg_468,
        JcoupLocal_address0 => grp_TrotterUnit_fu_548_JcoupLocal_address0,
        JcoupLocal_ce0 => grp_TrotterUnit_fu_548_JcoupLocal_ce0,
        JcoupLocal_q0 => JcoupLocal_2_q0,
        ap_return => grp_TrotterUnit_fu_548_ap_return);

    grp_TrotterUnit_fu_562 : component QuantumMonteCarloU50_TrotterUnit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnit_fu_562_ap_start,
        ap_done => grp_TrotterUnit_fu_562_ap_done,
        ap_idle => grp_TrotterUnit_fu_562_ap_idle,
        ap_ready => grp_TrotterUnit_fu_562_ap_ready,
        t_offset => ap_const_lv2_3,
        stage => stage_1_reg_1593,
        packOfst => trunc_ln266_reg_1980,
        trotters_address0 => grp_TrotterUnit_fu_562_trotters_address0,
        trotters_ce0 => grp_TrotterUnit_fu_562_trotters_ce0,
        trotters_q0 => trottersLocal_V_3_q0,
        dH_read_2 => dH_3_0_reg_478,
        dH_read => dH_3_0_reg_478,
        JcoupLocal_address0 => grp_TrotterUnit_fu_562_JcoupLocal_address0,
        JcoupLocal_ce0 => grp_TrotterUnit_fu_562_JcoupLocal_ce0,
        JcoupLocal_q0 => JcoupLocal_3_q0,
        ap_return => grp_TrotterUnit_fu_562_ap_return);

    grp_TrotterUnitFinal_fu_576 : component QuantumMonteCarloU50_TrotterUnitFinal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnitFinal_fu_576_ap_start,
        ap_done => grp_TrotterUnitFinal_fu_576_ap_done,
        ap_idle => grp_TrotterUnitFinal_fu_576_ap_idle,
        ap_ready => grp_TrotterUnitFinal_fu_576_ap_ready,
        t_offset => ap_const_lv2_0,
        stage => stage_1_reg_1593,
        iPack => packOfst_s_reg_1791,
        iSpin => spinOfst_4_reg_1871,
        trotters_address0 => grp_TrotterUnitFinal_fu_576_trotters_address0,
        trotters_ce0 => grp_TrotterUnitFinal_fu_576_trotters_ce0,
        trotters_q0 => trottersLocal_V_0_q0,
        trotters_address1 => grp_TrotterUnitFinal_fu_576_trotters_address1,
        trotters_ce1 => grp_TrotterUnitFinal_fu_576_trotters_ce1,
        trotters_we1 => grp_TrotterUnitFinal_fu_576_trotters_we1,
        trotters_d1 => grp_TrotterUnitFinal_fu_576_trotters_d1,
        dH => dH_0_0_reg_458,
        upSpin => p_Result_s_reg_1876,
        downSpin => p_Result_2_reg_1881,
        Beta => Beta,
        dHTunnel => dHTunnel_reg_1569,
        logRandNumber => bitcast_ln244_reg_1891);

    grp_TrotterUnitFinal_fu_593 : component QuantumMonteCarloU50_TrotterUnitFinal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnitFinal_fu_593_ap_start,
        ap_done => grp_TrotterUnitFinal_fu_593_ap_done,
        ap_idle => grp_TrotterUnitFinal_fu_593_ap_idle,
        ap_ready => grp_TrotterUnitFinal_fu_593_ap_ready,
        t_offset => ap_const_lv2_1,
        stage => stage_1_reg_1593,
        iPack => packOfst_reg_1642,
        iSpin => spinOfst_reg_1896,
        trotters_address0 => grp_TrotterUnitFinal_fu_593_trotters_address0,
        trotters_ce0 => grp_TrotterUnitFinal_fu_593_trotters_ce0,
        trotters_q0 => trottersLocal_V_1_q0,
        trotters_address1 => grp_TrotterUnitFinal_fu_593_trotters_address1,
        trotters_ce1 => grp_TrotterUnitFinal_fu_593_trotters_ce1,
        trotters_we1 => grp_TrotterUnitFinal_fu_593_trotters_we1,
        trotters_d1 => grp_TrotterUnitFinal_fu_593_trotters_d1,
        dH => dH_1_0_reg_448,
        upSpin => p_Result_3_reg_1901,
        downSpin => p_Result_4_reg_1906,
        Beta => Beta,
        dHTunnel => dHTunnel_reg_1569,
        logRandNumber => bitcast_ln244_1_reg_1916);

    grp_TrotterUnitFinal_fu_610 : component QuantumMonteCarloU50_TrotterUnitFinal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnitFinal_fu_610_ap_start,
        ap_done => grp_TrotterUnitFinal_fu_610_ap_done,
        ap_idle => grp_TrotterUnitFinal_fu_610_ap_idle,
        ap_ready => grp_TrotterUnitFinal_fu_610_ap_ready,
        t_offset => ap_const_lv2_2,
        stage => stage_1_reg_1593,
        iPack => packOfst_2_reg_1675,
        iSpin => spinOfst_2_reg_1921,
        trotters_address0 => grp_TrotterUnitFinal_fu_610_trotters_address0,
        trotters_ce0 => grp_TrotterUnitFinal_fu_610_trotters_ce0,
        trotters_q0 => trottersLocal_V_2_q0,
        trotters_address1 => grp_TrotterUnitFinal_fu_610_trotters_address1,
        trotters_ce1 => grp_TrotterUnitFinal_fu_610_trotters_ce1,
        trotters_we1 => grp_TrotterUnitFinal_fu_610_trotters_we1,
        trotters_d1 => grp_TrotterUnitFinal_fu_610_trotters_d1,
        dH => dH_2_0_reg_468,
        upSpin => p_Result_5_reg_1926,
        downSpin => p_Result_6_reg_1931,
        Beta => Beta,
        dHTunnel => dHTunnel_reg_1569,
        logRandNumber => bitcast_ln244_2_reg_1941);

    grp_TrotterUnitFinal_fu_627 : component QuantumMonteCarloU50_TrotterUnitFinal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_TrotterUnitFinal_fu_627_ap_start,
        ap_done => grp_TrotterUnitFinal_fu_627_ap_done,
        ap_idle => grp_TrotterUnitFinal_fu_627_ap_idle,
        ap_ready => grp_TrotterUnitFinal_fu_627_ap_ready,
        t_offset => ap_const_lv2_3,
        stage => stage_1_reg_1593,
        iPack => packOfst_7_reg_1696,
        iSpin => spinOfst_3_reg_1946,
        trotters_address0 => grp_TrotterUnitFinal_fu_627_trotters_address0,
        trotters_ce0 => grp_TrotterUnitFinal_fu_627_trotters_ce0,
        trotters_q0 => trottersLocal_V_3_q0,
        trotters_address1 => grp_TrotterUnitFinal_fu_627_trotters_address1,
        trotters_ce1 => grp_TrotterUnitFinal_fu_627_trotters_ce1,
        trotters_we1 => grp_TrotterUnitFinal_fu_627_trotters_we1,
        trotters_d1 => grp_TrotterUnitFinal_fu_627_trotters_d1,
        dH => dH_3_0_reg_478,
        upSpin => p_Result_7_reg_1951,
        downSpin => p_Result_8_reg_1956,
        Beta => Beta,
        dHTunnel => dHTunnel_reg_1569,
        logRandNumber => bitcast_ln244_3_reg_1966);

    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644 : component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start,
        ap_done => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done,
        ap_idle => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_idle,
        ap_ready => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready,
        JcoupLocal_2_address0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0,
        JcoupLocal_2_ce0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0,
        JcoupLocal_2_q0 => JcoupLocal_2_q0,
        JcoupLocal_2_address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address1,
        JcoupLocal_2_ce1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1,
        JcoupLocal_2_we1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1,
        JcoupLocal_2_d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_d1,
        JcoupLocal_3_address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_address1,
        JcoupLocal_3_ce1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1,
        JcoupLocal_3_we1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1,
        JcoupLocal_3_d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_d1,
        JcoupLocal_1_address0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0,
        JcoupLocal_1_ce0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0,
        JcoupLocal_1_q0 => JcoupLocal_1_q0,
        JcoupLocal_1_address1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address1,
        JcoupLocal_1_ce1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1,
        JcoupLocal_1_we1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1,
        JcoupLocal_1_d1 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_d1,
        JcoupLocal_0_address0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0,
        JcoupLocal_0_ce0 => grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0,
        JcoupLocal_0_q0 => JcoupLocal_0_q0);

    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652 : component QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start,
        ap_done => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done,
        ap_idle => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_idle,
        ap_ready => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready,
        m_axi_gmem0_AWVALID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_ARADDR => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => ap_const_logic_0,
        m_axi_gmem0_RREADY => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => ap_const_lv512_lc_1,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => gmem0_BRESP,
        m_axi_gmem0_BID => gmem0_BID,
        m_axi_gmem0_BUSER => gmem0_BUSER,
        sext_ln819 => trunc_ln_reg_1533,
        trotters => trotters,
        trottersLocal_V_0_address0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0,
        trottersLocal_V_0_ce0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0,
        trottersLocal_V_0_q0 => trottersLocal_V_0_q0,
        trottersLocal_V_1_address0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0,
        trottersLocal_V_1_ce0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0,
        trottersLocal_V_1_q0 => trottersLocal_V_1_q0,
        trottersLocal_V_2_address0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0,
        trottersLocal_V_2_ce0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0,
        trottersLocal_V_2_q0 => trottersLocal_V_2_q0,
        trottersLocal_V_3_address0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0,
        trottersLocal_V_3_ce0 => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0,
        trottersLocal_V_3_q0 => trottersLocal_V_3_q0);

    control_s_axi_U : component QuantumMonteCarloU50_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        trotters => trotters,
        Jcoup => Jcoup,
        h => h,
        Jperp => Jperp,
        Beta => Beta,
        logRand => logRand,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component QuantumMonteCarloU50_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_DW => 512,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARADDR,
        I_ARID => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARID,
        I_ARLEN => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLEN,
        I_ARSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARSIZE,
        I_ARLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARLOCK,
        I_ARCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARCACHE,
        I_ARQOS => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARQOS,
        I_ARPROT => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARPROT,
        I_ARUSER => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARUSER,
        I_ARBURST => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARBURST,
        I_ARREGION => grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARREGION,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RID => gmem0_RID,
        I_RUSER => gmem0_RUSER,
        I_RRESP => gmem0_RRESP,
        I_RLAST => gmem0_RLAST,
        I_AWVALID => gmem0_AWVALID,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWADDR,
        I_AWID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWID,
        I_AWLEN => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLEN,
        I_AWSIZE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWSIZE,
        I_AWLOCK => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWLOCK,
        I_AWCACHE => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWCACHE,
        I_AWQOS => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWQOS,
        I_AWPROT => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWPROT,
        I_AWUSER => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWUSER,
        I_AWBURST => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWBURST,
        I_AWREGION => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWREGION,
        I_WVALID => gmem0_WVALID,
        I_WREADY => gmem0_WREADY,
        I_WDATA => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WDATA,
        I_WID => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WID,
        I_WUSER => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WUSER,
        I_WLAST => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WLAST,
        I_WSTRB => grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WSTRB,
        I_BVALID => gmem0_BVALID,
        I_BREADY => gmem0_BREADY,
        I_BRESP => gmem0_BRESP,
        I_BID => gmem0_BID,
        I_BUSER => gmem0_BUSER);

    gmem1_m_axi_U : component QuantumMonteCarloU50_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_DW => 512,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem1_ARVALID,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARADDR,
        I_ARID => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARID,
        I_ARLEN => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLEN,
        I_ARSIZE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARSIZE,
        I_ARLOCK => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARLOCK,
        I_ARCACHE => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARCACHE,
        I_ARQOS => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARQOS,
        I_ARPROT => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARPROT,
        I_ARUSER => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARUSER,
        I_ARBURST => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARBURST,
        I_ARREGION => grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARREGION,
        I_RVALID => gmem1_RVALID,
        I_RREADY => gmem1_RREADY,
        I_RDATA => gmem1_RDATA,
        I_RID => gmem1_RID,
        I_RUSER => gmem1_RUSER,
        I_RRESP => gmem1_RRESP,
        I_RLAST => gmem1_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem1_WREADY,
        I_WDATA => ap_const_lv512_lc_1,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv64_0,
        I_BVALID => gmem1_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem1_BRESP,
        I_BID => gmem1_BID,
        I_BUSER => gmem1_BUSER);

    gmem2_m_axi_U : component QuantumMonteCarloU50_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_DW => 512,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem2_ARVALID,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => gmem2_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => gmem2_RREADY,
        I_RDATA => gmem2_RDATA,
        I_RID => gmem2_RID,
        I_RUSER => gmem2_RUSER,
        I_RRESP => gmem2_RRESP,
        I_RLAST => gmem2_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem2_WREADY,
        I_WDATA => ap_const_lv512_lc_1,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv64_0,
        I_BVALID => gmem2_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem2_BRESP,
        I_BID => gmem2_BID,
        I_BUSER => gmem2_BUSER);

    gmem3_m_axi_U : component QuantumMonteCarloU50_gmem3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_DW => 512,
        USER_AW => 64,
        USER_MAXREQS => 69,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM3_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem3_AWVALID,
        AWREADY => m_axi_gmem3_AWREADY,
        AWADDR => m_axi_gmem3_AWADDR,
        AWID => m_axi_gmem3_AWID,
        AWLEN => m_axi_gmem3_AWLEN,
        AWSIZE => m_axi_gmem3_AWSIZE,
        AWBURST => m_axi_gmem3_AWBURST,
        AWLOCK => m_axi_gmem3_AWLOCK,
        AWCACHE => m_axi_gmem3_AWCACHE,
        AWPROT => m_axi_gmem3_AWPROT,
        AWQOS => m_axi_gmem3_AWQOS,
        AWREGION => m_axi_gmem3_AWREGION,
        AWUSER => m_axi_gmem3_AWUSER,
        WVALID => m_axi_gmem3_WVALID,
        WREADY => m_axi_gmem3_WREADY,
        WDATA => m_axi_gmem3_WDATA,
        WSTRB => m_axi_gmem3_WSTRB,
        WLAST => m_axi_gmem3_WLAST,
        WID => m_axi_gmem3_WID,
        WUSER => m_axi_gmem3_WUSER,
        ARVALID => m_axi_gmem3_ARVALID,
        ARREADY => m_axi_gmem3_ARREADY,
        ARADDR => m_axi_gmem3_ARADDR,
        ARID => m_axi_gmem3_ARID,
        ARLEN => m_axi_gmem3_ARLEN,
        ARSIZE => m_axi_gmem3_ARSIZE,
        ARBURST => m_axi_gmem3_ARBURST,
        ARLOCK => m_axi_gmem3_ARLOCK,
        ARCACHE => m_axi_gmem3_ARCACHE,
        ARPROT => m_axi_gmem3_ARPROT,
        ARQOS => m_axi_gmem3_ARQOS,
        ARREGION => m_axi_gmem3_ARREGION,
        ARUSER => m_axi_gmem3_ARUSER,
        RVALID => m_axi_gmem3_RVALID,
        RREADY => m_axi_gmem3_RREADY,
        RDATA => m_axi_gmem3_RDATA,
        RLAST => m_axi_gmem3_RLAST,
        RID => m_axi_gmem3_RID,
        RUSER => m_axi_gmem3_RUSER,
        RRESP => m_axi_gmem3_RRESP,
        BVALID => m_axi_gmem3_BVALID,
        BREADY => m_axi_gmem3_BREADY,
        BRESP => m_axi_gmem3_BRESP,
        BID => m_axi_gmem3_BID,
        BUSER => m_axi_gmem3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem3_ARVALID,
        I_ARREADY => gmem3_ARREADY,
        I_ARADDR => gmem3_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem3_RVALID,
        I_RREADY => gmem3_RREADY,
        I_RDATA => gmem3_RDATA,
        I_RID => gmem3_RID,
        I_RUSER => gmem3_RUSER,
        I_RRESP => gmem3_RRESP,
        I_RLAST => gmem3_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem3_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem3_WREADY,
        I_WDATA => ap_const_lv512_lc_1,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv64_0,
        I_BVALID => gmem3_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem3_BRESP,
        I_BID => gmem3_BID,
        I_BUSER => gmem3_BUSER);

    fmul_32ns_32ns_32_4_max_dsp_1_U118 : component QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => Jperp,
        din1 => ap_const_lv32_41000000,
        ce => grp_fu_664_ce,
        dout => grp_fu_664_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state88))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_fu_1474_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_ready = ap_const_logic_1)) then 
                    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_ready = ap_const_logic_1)) then 
                    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_ready = ap_const_logic_1)) then 
                    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
                    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_ready = ap_const_logic_1)) then 
                    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnitFinal_fu_576_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnitFinal_fu_576_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_TrotterUnitFinal_fu_576_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnitFinal_fu_576_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnitFinal_fu_576_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnitFinal_fu_593_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnitFinal_fu_593_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_TrotterUnitFinal_fu_593_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnitFinal_fu_593_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnitFinal_fu_593_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnitFinal_fu_610_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnitFinal_fu_610_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_TrotterUnitFinal_fu_610_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnitFinal_fu_610_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnitFinal_fu_610_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnitFinal_fu_627_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnitFinal_fu_627_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
                    grp_TrotterUnitFinal_fu_627_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnitFinal_fu_627_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnitFinal_fu_627_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnit_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnit_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_0))) then 
                    grp_TrotterUnit_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnit_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnit_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnit_fu_534_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnit_fu_534_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_0))) then 
                    grp_TrotterUnit_fu_534_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnit_fu_534_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnit_fu_534_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnit_fu_548_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnit_fu_548_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_0))) then 
                    grp_TrotterUnit_fu_548_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnit_fu_548_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnit_fu_548_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TrotterUnit_fu_562_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_TrotterUnit_fu_562_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_0))) then 
                    grp_TrotterUnit_fu_562_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TrotterUnit_fu_562_ap_ready = ap_const_logic_1)) then 
                    grp_TrotterUnit_fu_562_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;

    dH_0_0_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then 
                dH_0_0_reg_458 <= grp_TrotterUnit_fu_520_ap_return;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then 
                dH_0_0_reg_458 <= dH_0_reg_1886;
            end if; 
        end if;
    end process;

    dH_1_0_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then 
                dH_1_0_reg_448 <= grp_TrotterUnit_fu_534_ap_return;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then 
                dH_1_0_reg_448 <= dH_1_reg_1911;
            end if; 
        end if;
    end process;

    dH_2_0_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then 
                dH_2_0_reg_468 <= grp_TrotterUnit_fu_548_ap_return;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then 
                dH_2_0_reg_468 <= dH_2_reg_1936;
            end if; 
        end if;
    end process;

    dH_3_0_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then 
                dH_3_0_reg_478 <= grp_TrotterUnit_fu_562_ap_return;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then 
                dH_3_0_reg_478 <= dH_3_reg_1961;
            end if; 
        end if;
    end process;

    packOfst_3_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then 
                packOfst_3_reg_488 <= packOfst_4_reg_1991;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then 
                packOfst_3_reg_488 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    stage_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                stage_fu_188 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_1))) then 
                stage_fu_188 <= add_ln223_reg_1608;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln223_fu_695_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                Ofst_reg_1613 <= Ofst_fu_707_p1;
                trunc_ln243_6_reg_1620 <= add_ln243_fu_723_p2(63 downto 6);
                trunc_ln244_4_reg_1625 <= add_ln244_fu_738_p2(63 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln223_reg_1608 <= add_ln223_fu_701_p2;
                stage_1_reg_1593 <= stage_fu_188;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                add_ln232_reg_1866 <= add_ln232_fu_1301_p2;
                bitcast_ln244_1_reg_1916 <= bitcast_ln244_1_fu_1365_p1;
                bitcast_ln244_2_reg_1941 <= bitcast_ln244_2_fu_1397_p1;
                bitcast_ln244_3_reg_1966 <= bitcast_ln244_3_fu_1470_p1;
                bitcast_ln244_reg_1891 <= bitcast_ln244_fu_1333_p1;
                dH_0_reg_1886 <= dH_0_fu_1330_p1;
                dH_1_reg_1911 <= dH_1_fu_1362_p1;
                dH_2_reg_1936 <= dH_2_fu_1394_p1;
                dH_3_reg_1961 <= dH_3_fu_1446_p1;
                p_Result_2_reg_1881 <= p_Result_2_fu_1322_p3;
                p_Result_3_reg_1901 <= p_Result_3_fu_1346_p3;
                p_Result_4_reg_1906 <= p_Result_4_fu_1354_p3;
                p_Result_5_reg_1926 <= p_Result_5_fu_1378_p3;
                p_Result_6_reg_1931 <= p_Result_6_fu_1386_p3;
                p_Result_7_reg_1951 <= p_Result_7_fu_1410_p3;
                p_Result_8_reg_1956 <= p_Result_8_fu_1418_p3;
                p_Result_s_reg_1876 <= p_Result_s_fu_1314_p3;
                spinOfst_2_reg_1921 <= spinOfst_2_fu_1368_p2;
                spinOfst_3_reg_1946 <= spinOfst_3_fu_1400_p2;
                spinOfst_4_reg_1871 <= spinOfst_4_fu_1307_p1;
                spinOfst_reg_1896 <= spinOfst_fu_1336_p2;
                tmp_reg_1971 <= stage_fu_188(12 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                add_ln243_7_reg_1851 <= add_ln243_7_fu_1280_p2;
                add_ln244_7_reg_1861 <= add_ln244_7_fu_1285_p2;
                gmem2_addr_3_read_reg_1846 <= gmem2_RDATA;
                gmem3_addr_3_read_reg_1856 <= gmem3_RDATA;
                packOfst_s_reg_1791 <= stage_fu_188(11 downto 9);
                trunc_ln243_12_reg_1826 <= trunc_ln243_12_fu_1238_p1;
                trunc_ln244_3_reg_1831 <= trunc_ln244_3_fu_1264_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                dHTunnel_reg_1569 <= grp_fu_664_p2;
                trunc_ln243_reg_1577 <= trunc_ln243_fu_684_p1;
                trunc_ln244_reg_1585 <= trunc_ln244_fu_688_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                gmem2_addr_1_read_reg_1761 <= gmem2_RDATA;
                gmem3_addr_1_read_reg_1766 <= gmem3_RDATA;
                trunc_ln243_2_reg_1751 <= trunc_ln243_2_fu_1095_p1;
                trunc_ln244_1_reg_1756 <= trunc_ln244_1_fu_1121_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                gmem2_addr_2_read_reg_1781 <= gmem2_RDATA;
                gmem3_addr_2_read_reg_1786 <= gmem3_RDATA;
                trunc_ln243_5_reg_1771 <= trunc_ln243_5_fu_1154_p1;
                trunc_ln244_2_reg_1776 <= trunc_ln244_2_fu_1180_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                gmem2_addr_read_reg_1741 <= gmem2_RDATA;
                gmem3_addr_read_reg_1746 <= gmem3_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                packOfst_2_reg_1675 <= Ofst_2_fu_868_p2(11 downto 9);
                packOfst_7_reg_1696 <= Ofst_3_fu_943_p2(11 downto 9);
                trunc_ln243_11_reg_1707 <= add_ln243_3_fu_974_p2(63 downto 6);
                trunc_ln243_13_reg_1702 <= trunc_ln243_13_fu_970_p1;
                trunc_ln243_7_reg_1681 <= trunc_ln243_7_fu_895_p1;
                trunc_ln243_s_reg_1686 <= add_ln243_2_fu_899_p2(63 downto 6);
                trunc_ln244_6_reg_1691 <= add_ln244_4_fu_928_p2(63 downto 6);
                trunc_ln244_8_reg_1712 <= add_ln244_6_fu_1007_p2(63 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                packOfst_4_reg_1991 <= packOfst_4_fu_1506_p2;
                trunc_ln266_reg_1980 <= trunc_ln266_fu_1492_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                packOfst_reg_1642 <= Ofst_1_fu_773_p2(11 downto 9);
                trunc_ln243_3_reg_1648 <= trunc_ln243_3_fu_800_p1;
                trunc_ln243_8_reg_1653 <= add_ln243_1_fu_804_p2(63 downto 6);
                trunc_ln3_reg_1658 <= add_ln244_2_fu_833_p2(63 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_1474_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                trunc_ln4_reg_1975 <= add_ln232_fu_1301_p2(63 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln_reg_1533 <= trotters(63 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state77, ap_CS_fsm_state8, ap_CS_fsm_state78, ap_CS_fsm_state9, ap_CS_fsm_state79, ap_CS_fsm_state10, ap_CS_fsm_state80, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln223_fu_695_p2, ap_CS_fsm_state83, ap_CS_fsm_state84, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state82, ap_block_state82_on_subcall_done, ap_block_state84_on_subcall_done, icmp_ln266_fu_1500_p2, ap_CS_fsm_state86, ap_CS_fsm_state88, ap_block_state7_io, ap_block_state8_io, ap_block_state9_io, ap_block_state10_io, ap_block_state86_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln223_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state87;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state83 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (icmp_ln266_fu_1500_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state84;
                end if;
            when ap_ST_fsm_state84 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state84;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and (ap_const_boolean_0 = ap_block_state86_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state86;
                end if;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state88))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    JcoupLocal_0_address0_assign_proc : process(tmp_reg_1971, ap_CS_fsm_state84, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0, grp_TrotterUnit_fu_520_JcoupLocal_address0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0, ap_CS_fsm_state82, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_0_address0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_0_address0 <= grp_TrotterUnit_fu_520_JcoupLocal_address0;
        elsif (((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            JcoupLocal_0_address0 <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_address0;
        else 
            JcoupLocal_0_address0 <= "XXX";
        end if; 
    end process;


    JcoupLocal_0_ce0_assign_proc : process(tmp_reg_1971, ap_CS_fsm_state84, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0, grp_TrotterUnit_fu_520_JcoupLocal_ce0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0, ap_CS_fsm_state82, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_0_ce0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_0_ce0 <= grp_TrotterUnit_fu_520_JcoupLocal_ce0;
        elsif (((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            JcoupLocal_0_ce0 <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce0;
        else 
            JcoupLocal_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_0_ce1_assign_proc : process(tmp_reg_1971, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1, ap_CS_fsm_state82)
    begin
        if (((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            JcoupLocal_0_ce1 <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_ce1;
        else 
            JcoupLocal_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_0_we1_assign_proc : process(tmp_reg_1971, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1, ap_CS_fsm_state82)
    begin
        if (((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            JcoupLocal_0_we1 <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_JcoupLocal_0_we1;
        else 
            JcoupLocal_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_1_address0_assign_proc : process(ap_CS_fsm_state84, grp_TrotterUnit_fu_534_JcoupLocal_address0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_1_address0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_1_address0 <= grp_TrotterUnit_fu_534_JcoupLocal_address0;
        else 
            JcoupLocal_1_address0 <= "XXX";
        end if; 
    end process;


    JcoupLocal_1_ce0_assign_proc : process(ap_CS_fsm_state84, grp_TrotterUnit_fu_534_JcoupLocal_ce0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_1_ce0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_1_ce0 <= grp_TrotterUnit_fu_534_JcoupLocal_ce0;
        else 
            JcoupLocal_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_1_ce1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_1_ce1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_ce1;
        else 
            JcoupLocal_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_1_we1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_1_we1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_1_we1;
        else 
            JcoupLocal_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_2_address0_assign_proc : process(ap_CS_fsm_state84, grp_TrotterUnit_fu_548_JcoupLocal_address0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_2_address0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_2_address0 <= grp_TrotterUnit_fu_548_JcoupLocal_address0;
        else 
            JcoupLocal_2_address0 <= "XXX";
        end if; 
    end process;


    JcoupLocal_2_ce0_assign_proc : process(ap_CS_fsm_state84, grp_TrotterUnit_fu_548_JcoupLocal_ce0, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_2_ce0 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_2_ce0 <= grp_TrotterUnit_fu_548_JcoupLocal_ce0;
        else 
            JcoupLocal_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_2_ce1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_2_ce1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_ce1;
        else 
            JcoupLocal_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_2_we1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_2_we1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_2_we1;
        else 
            JcoupLocal_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_3_ce0_assign_proc : process(ap_CS_fsm_state84, grp_TrotterUnit_fu_562_JcoupLocal_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            JcoupLocal_3_ce0 <= grp_TrotterUnit_fu_562_JcoupLocal_ce0;
        else 
            JcoupLocal_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_3_ce1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_3_ce1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_ce1;
        else 
            JcoupLocal_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    JcoupLocal_3_we1_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            JcoupLocal_3_we1 <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_JcoupLocal_3_we1;
        else 
            JcoupLocal_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    Ofst_1_fu_773_p2 <= std_logic_vector(unsigned(Ofst_reg_1613) + unsigned(ap_const_lv12_FFF));
    Ofst_2_fu_868_p2 <= std_logic_vector(unsigned(Ofst_reg_1613) + unsigned(ap_const_lv12_FFE));
    Ofst_3_fu_943_p2 <= std_logic_vector(unsigned(Ofst_reg_1613) + unsigned(ap_const_lv12_FFD));
    Ofst_fu_707_p1 <= stage_fu_188(12 - 1 downto 0);
    add_ln223_fu_701_p2 <= std_logic_vector(unsigned(stage_fu_188) + unsigned(ap_const_lv13_1));
    add_ln232_fu_1301_p2 <= std_logic_vector(unsigned(zext_ln232_fu_1297_p1) + unsigned(Jcoup));
    add_ln243_1_fu_804_p2 <= std_logic_vector(unsigned(zext_ln243_2_fu_796_p1) + unsigned(h));
    add_ln243_2_fu_899_p2 <= std_logic_vector(unsigned(zext_ln243_4_fu_891_p1) + unsigned(h));
    add_ln243_3_fu_974_p2 <= std_logic_vector(unsigned(zext_ln243_6_fu_966_p1) + unsigned(h));
    add_ln243_4_fu_1073_p2 <= std_logic_vector(unsigned(trunc_ln243_4_fu_1065_p3) + unsigned(trunc_ln243_reg_1577));
    add_ln243_5_fu_1132_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_1125_p3) + unsigned(trunc_ln243_reg_1577));
    add_ln243_6_fu_1216_p2 <= std_logic_vector(unsigned(trunc_ln243_9_fu_1209_p3) + unsigned(trunc_ln243_reg_1577));
    add_ln243_7_fu_1280_p2 <= std_logic_vector(unsigned(trunc_ln243_10_fu_1273_p3) + unsigned(trunc_ln243_reg_1577));
    add_ln243_fu_723_p2 <= std_logic_vector(unsigned(zext_ln243_fu_719_p1) + unsigned(h));
    add_ln244_1_fu_1099_p2 <= std_logic_vector(unsigned(trunc_ln243_4_fu_1065_p3) + unsigned(trunc_ln244_reg_1585));
    add_ln244_2_fu_833_p2 <= std_logic_vector(unsigned(zext_ln244_1_fu_829_p1) + unsigned(logRand));
    add_ln244_3_fu_1158_p2 <= std_logic_vector(unsigned(trunc_ln244_reg_1585) + unsigned(trunc_ln2_fu_1125_p3));
    add_ln244_4_fu_928_p2 <= std_logic_vector(unsigned(zext_ln244_3_fu_924_p1) + unsigned(logRand));
    add_ln244_5_fu_1242_p2 <= std_logic_vector(unsigned(trunc_ln244_reg_1585) + unsigned(trunc_ln243_9_fu_1209_p3));
    add_ln244_6_fu_1007_p2 <= std_logic_vector(unsigned(zext_ln244_5_fu_1003_p1) + unsigned(logRand));
    add_ln244_7_fu_1285_p2 <= std_logic_vector(unsigned(trunc_ln244_reg_1585) + unsigned(trunc_ln243_10_fu_1273_p3));
    add_ln244_fu_738_p2 <= std_logic_vector(unsigned(zext_ln243_fu_719_p1) + unsigned(logRand));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_io)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done)
    begin
        if ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
        if (((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state78_blk_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
        if (((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state79_blk_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
        if (((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_io)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state80_blk_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
        if (((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;

    ap_ST_fsm_state82_blk_assign_proc : process(ap_block_state82_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state82_on_subcall_done)) then 
            ap_ST_fsm_state82_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state82_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state83_blk <= ap_const_logic_0;

    ap_ST_fsm_state84_blk_assign_proc : process(ap_block_state84_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state84_on_subcall_done)) then 
            ap_ST_fsm_state84_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state84_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state85_blk <= ap_const_logic_0;

    ap_ST_fsm_state86_blk_assign_proc : process(ap_block_state86_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state86_on_subcall_done)) then 
            ap_ST_fsm_state86_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state86_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state87_blk <= ap_const_logic_0;

    ap_ST_fsm_state88_blk_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done)
    begin
        if ((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state88_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state88_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_io)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(ap_block_state9_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state9_io)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_io_assign_proc : process(gmem2_ARREADY, gmem3_ARREADY)
    begin
                ap_block_state10_io <= ((gmem3_ARREADY = ap_const_logic_0) or (gmem2_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state77_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
                ap_block_state77 <= ((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0));
    end process;


    ap_block_state78_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
                ap_block_state78 <= ((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0));
    end process;


    ap_block_state79_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
                ap_block_state79 <= ((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0));
    end process;


    ap_block_state7_io_assign_proc : process(gmem2_ARREADY, gmem3_ARREADY)
    begin
                ap_block_state7_io <= ((gmem3_ARREADY = ap_const_logic_0) or (gmem2_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state80_assign_proc : process(gmem2_RVALID, gmem3_RVALID)
    begin
                ap_block_state80 <= ((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0));
    end process;


    ap_block_state82_on_subcall_done_assign_proc : process(tmp_reg_1971, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done)
    begin
                ap_block_state82_on_subcall_done <= ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_done = ap_const_logic_0) and (tmp_reg_1971 = ap_const_lv1_0));
    end process;


    ap_block_state84_on_subcall_done_assign_proc : process(grp_TrotterUnit_fu_520_ap_done, grp_TrotterUnit_fu_534_ap_done, grp_TrotterUnit_fu_548_ap_done, grp_TrotterUnit_fu_562_ap_done)
    begin
                ap_block_state84_on_subcall_done <= ((grp_TrotterUnit_fu_562_ap_done = ap_const_logic_0) or (grp_TrotterUnit_fu_548_ap_done = ap_const_logic_0) or (grp_TrotterUnit_fu_534_ap_done = ap_const_logic_0) or (grp_TrotterUnit_fu_520_ap_done = ap_const_logic_0));
    end process;


    ap_block_state86_on_subcall_done_assign_proc : process(grp_TrotterUnitFinal_fu_576_ap_done, grp_TrotterUnitFinal_fu_593_ap_done, grp_TrotterUnitFinal_fu_610_ap_done, grp_TrotterUnitFinal_fu_627_ap_done, grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done)
    begin
                ap_block_state86_on_subcall_done <= ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_done = ap_const_logic_0) or (grp_TrotterUnitFinal_fu_627_ap_done = ap_const_logic_0) or (grp_TrotterUnitFinal_fu_610_ap_done = ap_const_logic_0) or (grp_TrotterUnitFinal_fu_593_ap_done = ap_const_logic_0) or (grp_TrotterUnitFinal_fu_576_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_io_assign_proc : process(gmem2_ARREADY, gmem3_ARREADY)
    begin
                ap_block_state8_io <= ((gmem3_ARREADY = ap_const_logic_0) or (gmem2_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state9_io_assign_proc : process(gmem2_ARREADY, gmem3_ARREADY)
    begin
                ap_block_state9_io <= ((gmem3_ARREADY = ap_const_logic_0) or (gmem2_ARREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done, ap_CS_fsm_state88)
    begin
        if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done, ap_CS_fsm_state88)
    begin
        if (((grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln244_1_fu_1365_p1 <= trunc_ln244_2_reg_1776;
    bitcast_ln244_2_fu_1397_p1 <= trunc_ln244_3_reg_1831;
    bitcast_ln244_3_fu_1470_p1 <= trunc_ln244_5_fu_1466_p1;
    bitcast_ln244_fu_1333_p1 <= trunc_ln244_1_reg_1756;
    dH_0_fu_1330_p1 <= trunc_ln243_2_reg_1751;
    dH_1_fu_1362_p1 <= trunc_ln243_5_reg_1771;
    dH_2_fu_1394_p1 <= trunc_ln243_12_reg_1826;
    dH_3_fu_1446_p1 <= trunc_ln243_14_fu_1442_p1;

    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_ARVALID <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_AWVALID_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID, ap_CS_fsm_state87, ap_CS_fsm_state88)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87))) then 
            gmem0_AWVALID <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_AWVALID;
        else 
            gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_BREADY_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY, ap_CS_fsm_state87, ap_CS_fsm_state88)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87))) then 
            gmem0_BREADY <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_BREADY;
        else 
            gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_RREADY <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_WVALID_assign_proc : process(grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID, ap_CS_fsm_state87, ap_CS_fsm_state88)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87))) then 
            gmem0_WVALID <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_m_axi_gmem0_WVALID;
        else 
            gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_ARVALID_assign_proc : process(ap_CS_fsm_state81, tmp_fu_1474_p3, tmp_reg_1971, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID, ap_CS_fsm_state82)
    begin
        if ((((tmp_fu_1474_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81)) or ((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82)))) then 
            gmem1_ARVALID <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_ARVALID;
        else 
            gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_RREADY_assign_proc : process(ap_CS_fsm_state81, tmp_fu_1474_p3, tmp_reg_1971, grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY, ap_CS_fsm_state82)
    begin
        if ((((tmp_fu_1474_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81)) or ((tmp_reg_1971 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82)))) then 
            gmem1_RREADY <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_m_axi_gmem1_RREADY;
        else 
            gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_ARADDR_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln243_fu_753_p1, sext_ln243_1_fu_848_p1, sext_ln243_2_fu_1022_p1, sext_ln243_3_fu_1042_p1, ap_block_state7_io, ap_block_state8_io, ap_block_state9_io, ap_block_state10_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_io))) then 
            gmem2_ARADDR <= sext_ln243_3_fu_1042_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io))) then 
            gmem2_ARADDR <= sext_ln243_2_fu_1022_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io))) then 
            gmem2_ARADDR <= sext_ln243_1_fu_848_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io))) then 
            gmem2_ARADDR <= sext_ln243_fu_753_p1;
        else 
            gmem2_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_ARVALID_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state7_io, ap_block_state8_io, ap_block_state9_io, ap_block_state10_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_io)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io)))) then 
            gmem2_ARVALID <= ap_const_logic_1;
        else 
            gmem2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_RREADY_assign_proc : process(ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, gmem2_RVALID, gmem3_RVALID)
    begin
        if (((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            gmem2_RREADY <= ap_const_logic_1;
        else 
            gmem2_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AR_assign_proc : process(m_axi_gmem2_ARREADY, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gmem2_blk_n_AR <= m_axi_gmem2_ARREADY;
        else 
            gmem2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_R_assign_proc : process(m_axi_gmem2_RVALID, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem2_blk_n_R <= m_axi_gmem2_RVALID;
        else 
            gmem2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_ARADDR_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln244_fu_763_p1, sext_ln244_1_fu_858_p1, sext_ln244_2_fu_1032_p1, sext_ln244_3_fu_1052_p1, ap_block_state7_io, ap_block_state8_io, ap_block_state9_io, ap_block_state10_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_io))) then 
            gmem3_ARADDR <= sext_ln244_3_fu_1052_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io))) then 
            gmem3_ARADDR <= sext_ln244_2_fu_1032_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io))) then 
            gmem3_ARADDR <= sext_ln244_1_fu_858_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io))) then 
            gmem3_ARADDR <= sext_ln244_fu_763_p1;
        else 
            gmem3_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_ARVALID_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state7_io, ap_block_state8_io, ap_block_state9_io, ap_block_state10_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_io)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io)))) then 
            gmem3_ARVALID <= ap_const_logic_1;
        else 
            gmem3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_RREADY_assign_proc : process(ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, gmem2_RVALID, gmem3_RVALID)
    begin
        if (((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state79)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77)))) then 
            gmem3_RREADY <= ap_const_logic_1;
        else 
            gmem3_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_blk_n_AR_assign_proc : process(m_axi_gmem3_ARREADY, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gmem3_blk_n_AR <= m_axi_gmem3_ARREADY;
        else 
            gmem3_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_blk_n_R_assign_proc : process(m_axi_gmem3_RVALID, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            gmem3_blk_n_R <= m_axi_gmem3_RVALID;
        else 
            gmem3_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start <= grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_fu_511_ap_start_reg;
    grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_start_reg;
    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start <= grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_644_ap_start_reg;
    grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_ap_start_reg;
    grp_TrotterUnitFinal_fu_576_ap_start <= grp_TrotterUnitFinal_fu_576_ap_start_reg;
    grp_TrotterUnitFinal_fu_593_ap_start <= grp_TrotterUnitFinal_fu_593_ap_start_reg;
    grp_TrotterUnitFinal_fu_610_ap_start <= grp_TrotterUnitFinal_fu_610_ap_start_reg;
    grp_TrotterUnitFinal_fu_627_ap_start <= grp_TrotterUnitFinal_fu_627_ap_start_reg;
    grp_TrotterUnit_fu_520_ap_start <= grp_TrotterUnit_fu_520_ap_start_reg;
    grp_TrotterUnit_fu_534_ap_start <= grp_TrotterUnit_fu_534_ap_start_reg;
    grp_TrotterUnit_fu_548_ap_start <= grp_TrotterUnit_fu_548_ap_start_reg;
    grp_TrotterUnit_fu_562_ap_start <= grp_TrotterUnit_fu_562_ap_start_reg;

    grp_fu_664_ce_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_664_ce <= ap_const_logic_1;
        else 
            grp_fu_664_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln223_fu_695_p2 <= "1" when (stage_fu_188 = ap_const_lv13_1003) else "0";
    icmp_ln266_fu_1500_p2 <= "1" when (packOfst_3_reg_488 = ap_const_lv4_8) else "0";
    lshr_ln243_1_fu_1149_p2 <= std_logic_vector(shift_right(unsigned(gmem2_addr_1_read_reg_1761),to_integer(unsigned('0' & zext_ln243_3_fu_1145_p1(31-1 downto 0)))));
    lshr_ln243_2_fu_1233_p2 <= std_logic_vector(shift_right(unsigned(gmem2_addr_2_read_reg_1781),to_integer(unsigned('0' & zext_ln243_5_fu_1229_p1(31-1 downto 0)))));
    lshr_ln243_3_fu_1437_p2 <= std_logic_vector(shift_right(unsigned(gmem2_addr_3_read_reg_1846),to_integer(unsigned('0' & zext_ln243_7_fu_1433_p1(31-1 downto 0)))));
    lshr_ln243_fu_1090_p2 <= std_logic_vector(shift_right(unsigned(gmem2_addr_read_reg_1741),to_integer(unsigned('0' & zext_ln243_1_fu_1086_p1(31-1 downto 0)))));
    lshr_ln244_1_fu_1175_p2 <= std_logic_vector(shift_right(unsigned(gmem3_addr_1_read_reg_1766),to_integer(unsigned('0' & zext_ln244_2_fu_1171_p1(31-1 downto 0)))));
    lshr_ln244_2_fu_1259_p2 <= std_logic_vector(shift_right(unsigned(gmem3_addr_2_read_reg_1786),to_integer(unsigned('0' & zext_ln244_4_fu_1255_p1(31-1 downto 0)))));
    lshr_ln244_3_fu_1461_p2 <= std_logic_vector(shift_right(unsigned(gmem3_addr_3_read_reg_1856),to_integer(unsigned('0' & zext_ln244_6_fu_1457_p1(31-1 downto 0)))));
    lshr_ln244_fu_1116_p2 <= std_logic_vector(shift_right(unsigned(gmem3_addr_read_reg_1746),to_integer(unsigned('0' & zext_ln244_fu_1112_p1(31-1 downto 0)))));
    or_ln244_1_fu_914_p4 <= ((ap_const_lv2_2 & Ofst_2_fu_868_p2) & ap_const_lv2_0);
    or_ln244_2_fu_989_p4 <= ((ap_const_lv1_1 & Ofst_3_fu_943_p2) & ap_const_lv2_0);
    or_ln_fu_819_p4 <= ((ap_const_lv1_1 & Ofst_1_fu_773_p2) & ap_const_lv2_0);
    p_Result_2_fu_1322_p3 <= trottersLocal_V_1_q1(to_integer(unsigned(zext_ln234_fu_1310_p1)) downto to_integer(unsigned(zext_ln234_fu_1310_p1))) when (to_integer(unsigned(zext_ln234_fu_1310_p1))>= 0 and to_integer(unsigned(zext_ln234_fu_1310_p1))<=511) else "-";
    p_Result_3_fu_1346_p3 <= trottersLocal_V_0_q1(to_integer(unsigned(zext_ln234_1_fu_1342_p1)) downto to_integer(unsigned(zext_ln234_1_fu_1342_p1))) when (to_integer(unsigned(zext_ln234_1_fu_1342_p1))>= 0 and to_integer(unsigned(zext_ln234_1_fu_1342_p1))<=511) else "-";
    p_Result_4_fu_1354_p3 <= trottersLocal_V_2_q1(to_integer(unsigned(zext_ln234_1_fu_1342_p1)) downto to_integer(unsigned(zext_ln234_1_fu_1342_p1))) when (to_integer(unsigned(zext_ln234_1_fu_1342_p1))>= 0 and to_integer(unsigned(zext_ln234_1_fu_1342_p1))<=511) else "-";
    p_Result_5_fu_1378_p3 <= trottersLocal_V_1_q0(to_integer(unsigned(zext_ln234_2_fu_1374_p1)) downto to_integer(unsigned(zext_ln234_2_fu_1374_p1))) when (to_integer(unsigned(zext_ln234_2_fu_1374_p1))>= 0 and to_integer(unsigned(zext_ln234_2_fu_1374_p1))<=511) else "-";
    p_Result_6_fu_1386_p3 <= trottersLocal_V_3_q0(to_integer(unsigned(zext_ln234_2_fu_1374_p1)) downto to_integer(unsigned(zext_ln234_2_fu_1374_p1))) when (to_integer(unsigned(zext_ln234_2_fu_1374_p1))>= 0 and to_integer(unsigned(zext_ln234_2_fu_1374_p1))<=511) else "-";
    p_Result_7_fu_1410_p3 <= trottersLocal_V_2_q0(to_integer(unsigned(zext_ln234_3_fu_1406_p1)) downto to_integer(unsigned(zext_ln234_3_fu_1406_p1))) when (to_integer(unsigned(zext_ln234_3_fu_1406_p1))>= 0 and to_integer(unsigned(zext_ln234_3_fu_1406_p1))<=511) else "-";
    p_Result_8_fu_1418_p3 <= trottersLocal_V_0_q0(to_integer(unsigned(zext_ln234_3_fu_1406_p1)) downto to_integer(unsigned(zext_ln234_3_fu_1406_p1))) when (to_integer(unsigned(zext_ln234_3_fu_1406_p1))>= 0 and to_integer(unsigned(zext_ln234_3_fu_1406_p1))<=511) else "-";
    p_Result_s_fu_1314_p3 <= trottersLocal_V_3_q1(to_integer(unsigned(zext_ln234_fu_1310_p1)) downto to_integer(unsigned(zext_ln234_fu_1310_p1))) when (to_integer(unsigned(zext_ln234_fu_1310_p1))>= 0 and to_integer(unsigned(zext_ln234_fu_1310_p1))<=511) else "-";
    packOfst_4_fu_1506_p2 <= std_logic_vector(unsigned(packOfst_3_reg_488) + unsigned(ap_const_lv4_1));
    packOfst_s_fu_1184_p4 <= stage_fu_188(11 downto 9);
        sext_ln243_1_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln243_8_reg_1653),64));

        sext_ln243_2_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln243_s_reg_1686),64));

        sext_ln243_3_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln243_11_reg_1707),64));

        sext_ln243_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln243_6_reg_1620),64));

        sext_ln244_1_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_1658),64));

        sext_ln244_2_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln244_6_reg_1691),64));

        sext_ln244_3_fu_1052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln244_8_reg_1712),64));

        sext_ln244_4_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln244_2_fu_989_p4),16));

        sext_ln244_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln244_4_reg_1625),64));

    shl_ln1_fu_711_p3 <= (Ofst_fu_707_p1 & ap_const_lv2_0);
    shl_ln243_1_fu_1078_p3 <= (add_ln243_4_fu_1073_p2 & ap_const_lv3_0);
    shl_ln243_2_fu_788_p3 <= (Ofst_1_fu_773_p2 & ap_const_lv2_0);
    shl_ln243_3_fu_1137_p3 <= (add_ln243_5_fu_1132_p2 & ap_const_lv3_0);
    shl_ln243_4_fu_883_p3 <= (Ofst_2_fu_868_p2 & ap_const_lv2_0);
    shl_ln243_5_fu_1221_p3 <= (add_ln243_6_fu_1216_p2 & ap_const_lv3_0);
    shl_ln243_6_fu_958_p3 <= (Ofst_3_fu_943_p2 & ap_const_lv2_0);
    shl_ln243_7_fu_1426_p3 <= (add_ln243_7_reg_1851 & ap_const_lv3_0);
    shl_ln244_1_fu_1163_p3 <= (add_ln244_3_fu_1158_p2 & ap_const_lv3_0);
    shl_ln244_2_fu_1247_p3 <= (add_ln244_5_fu_1242_p2 & ap_const_lv3_0);
    shl_ln244_3_fu_1450_p3 <= (add_ln244_7_reg_1861 & ap_const_lv3_0);
    shl_ln2_fu_1104_p3 <= (add_ln244_1_fu_1099_p2 & ap_const_lv3_0);
    shl_ln_fu_1290_p3 <= (stage_fu_188 & ap_const_lv14_0);
    spinOfst_2_fu_1368_p2 <= std_logic_vector(unsigned(spinOfst_4_fu_1307_p1) + unsigned(ap_const_lv9_1FE));
    spinOfst_3_fu_1400_p2 <= std_logic_vector(unsigned(spinOfst_4_fu_1307_p1) + unsigned(ap_const_lv9_1FD));
    spinOfst_4_fu_1307_p1 <= stage_fu_188(9 - 1 downto 0);
    spinOfst_fu_1336_p2 <= std_logic_vector(unsigned(spinOfst_4_fu_1307_p1) + unsigned(ap_const_lv9_1FF));
    tmp_fu_1474_p3 <= stage_fu_188(12 downto 12);

    trottersLocal_V_0_address0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_520_trotters_address0, grp_TrotterUnitFinal_fu_576_trotters_address0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0, ap_CS_fsm_state86, ap_CS_fsm_state88, zext_ln239_3_fu_1268_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_0_address0 <= zext_ln239_3_fu_1268_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_0_address0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_address0 <= grp_TrotterUnitFinal_fu_576_trotters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_0_address0 <= grp_TrotterUnit_fu_520_trotters_address0;
        else 
            trottersLocal_V_0_address0 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_0_address1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1, grp_TrotterUnitFinal_fu_576_trotters_address1, ap_CS_fsm_state86, zext_ln239_1_fu_1199_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_0_address1 <= zext_ln239_1_fu_1199_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_address1 <= grp_TrotterUnitFinal_fu_576_trotters_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_0_address1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_address1;
        else 
            trottersLocal_V_0_address1 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_0_ce0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_520_trotters_ce0, grp_TrotterUnitFinal_fu_576_trotters_ce0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86, ap_CS_fsm_state88)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_0_ce0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_ce0 <= grp_TrotterUnitFinal_fu_576_trotters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_0_ce0 <= grp_TrotterUnit_fu_520_trotters_ce0;
        else 
            trottersLocal_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_0_ce1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1, grp_TrotterUnitFinal_fu_576_trotters_ce1, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_ce1 <= grp_TrotterUnitFinal_fu_576_trotters_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_0_ce1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_ce1;
        else 
            trottersLocal_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_0_d1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1, grp_TrotterUnitFinal_fu_576_trotters_d1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_d1 <= grp_TrotterUnitFinal_fu_576_trotters_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_0_d1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_d1;
        else 
            trottersLocal_V_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    trottersLocal_V_0_we1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1, grp_TrotterUnitFinal_fu_576_trotters_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_0_we1 <= grp_TrotterUnitFinal_fu_576_trotters_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_0_we1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_0_we1;
        else 
            trottersLocal_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_1_address0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_534_trotters_address0, grp_TrotterUnitFinal_fu_593_trotters_address0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0, ap_CS_fsm_state86, ap_CS_fsm_state88, zext_ln239_2_fu_1204_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_1_address0 <= zext_ln239_2_fu_1204_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_1_address0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_address0 <= grp_TrotterUnitFinal_fu_593_trotters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_1_address0 <= grp_TrotterUnit_fu_534_trotters_address0;
        else 
            trottersLocal_V_1_address0 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_1_address1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1, grp_TrotterUnitFinal_fu_593_trotters_address1, ap_CS_fsm_state86, zext_ln239_fu_1193_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_1_address1 <= zext_ln239_fu_1193_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_address1 <= grp_TrotterUnitFinal_fu_593_trotters_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_1_address1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_address1;
        else 
            trottersLocal_V_1_address1 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_1_ce0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_534_trotters_ce0, grp_TrotterUnitFinal_fu_593_trotters_ce0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86, ap_CS_fsm_state88)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_1_ce0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_ce0 <= grp_TrotterUnitFinal_fu_593_trotters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_1_ce0 <= grp_TrotterUnit_fu_534_trotters_ce0;
        else 
            trottersLocal_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_1_ce1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1, grp_TrotterUnitFinal_fu_593_trotters_ce1, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_ce1 <= grp_TrotterUnitFinal_fu_593_trotters_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_1_ce1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_ce1;
        else 
            trottersLocal_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_1_d1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1, grp_TrotterUnitFinal_fu_593_trotters_d1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_d1 <= grp_TrotterUnitFinal_fu_593_trotters_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_1_d1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_d1;
        else 
            trottersLocal_V_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    trottersLocal_V_1_we1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1, grp_TrotterUnitFinal_fu_593_trotters_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_1_we1 <= grp_TrotterUnitFinal_fu_593_trotters_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_1_we1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_1_we1;
        else 
            trottersLocal_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_2_address0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_548_trotters_address0, grp_TrotterUnitFinal_fu_610_trotters_address0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0, ap_CS_fsm_state86, ap_CS_fsm_state88, zext_ln239_3_fu_1268_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_2_address0 <= zext_ln239_3_fu_1268_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_2_address0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_address0 <= grp_TrotterUnitFinal_fu_610_trotters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_2_address0 <= grp_TrotterUnit_fu_548_trotters_address0;
        else 
            trottersLocal_V_2_address0 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_2_address1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1, grp_TrotterUnitFinal_fu_610_trotters_address1, ap_CS_fsm_state86, zext_ln239_1_fu_1199_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_2_address1 <= zext_ln239_1_fu_1199_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_address1 <= grp_TrotterUnitFinal_fu_610_trotters_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_2_address1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_address1;
        else 
            trottersLocal_V_2_address1 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_2_ce0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_548_trotters_ce0, grp_TrotterUnitFinal_fu_610_trotters_ce0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86, ap_CS_fsm_state88)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_2_ce0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_ce0 <= grp_TrotterUnitFinal_fu_610_trotters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_2_ce0 <= grp_TrotterUnit_fu_548_trotters_ce0;
        else 
            trottersLocal_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_2_ce1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1, grp_TrotterUnitFinal_fu_610_trotters_ce1, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_ce1 <= grp_TrotterUnitFinal_fu_610_trotters_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_2_ce1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_ce1;
        else 
            trottersLocal_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_2_d1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1, grp_TrotterUnitFinal_fu_610_trotters_d1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_d1 <= grp_TrotterUnitFinal_fu_610_trotters_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_2_d1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_d1;
        else 
            trottersLocal_V_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    trottersLocal_V_2_we1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1, grp_TrotterUnitFinal_fu_610_trotters_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_2_we1 <= grp_TrotterUnitFinal_fu_610_trotters_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_2_we1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_2_we1;
        else 
            trottersLocal_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_3_address0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_562_trotters_address0, grp_TrotterUnitFinal_fu_627_trotters_address0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0, ap_CS_fsm_state86, ap_CS_fsm_state88, zext_ln239_2_fu_1204_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_3_address0 <= zext_ln239_2_fu_1204_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_3_address0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_address0 <= grp_TrotterUnitFinal_fu_627_trotters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_3_address0 <= grp_TrotterUnit_fu_562_trotters_address0;
        else 
            trottersLocal_V_3_address0 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_3_address1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1, grp_TrotterUnitFinal_fu_627_trotters_address1, ap_CS_fsm_state86, zext_ln239_fu_1193_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            trottersLocal_V_3_address1 <= zext_ln239_fu_1193_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_address1 <= grp_TrotterUnitFinal_fu_627_trotters_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_3_address1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_address1;
        else 
            trottersLocal_V_3_address1 <= "XXX";
        end if; 
    end process;


    trottersLocal_V_3_ce0_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state84, grp_TrotterUnit_fu_562_trotters_ce0, grp_TrotterUnitFinal_fu_627_trotters_ce0, grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86, ap_CS_fsm_state88)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            trottersLocal_V_3_ce0 <= grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_fu_652_trottersLocal_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_ce0 <= grp_TrotterUnitFinal_fu_627_trotters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            trottersLocal_V_3_ce0 <= grp_TrotterUnit_fu_562_trotters_ce0;
        else 
            trottersLocal_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_3_ce1_assign_proc : process(ap_CS_fsm_state80, ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1, grp_TrotterUnitFinal_fu_627_trotters_ce1, gmem2_RVALID, gmem3_RVALID, ap_CS_fsm_state86)
    begin
        if ((not(((gmem3_RVALID = ap_const_logic_0) or (gmem2_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            trottersLocal_V_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_ce1 <= grp_TrotterUnitFinal_fu_627_trotters_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_3_ce1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_ce1;
        else 
            trottersLocal_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trottersLocal_V_3_d1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1, grp_TrotterUnitFinal_fu_627_trotters_d1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_d1 <= grp_TrotterUnitFinal_fu_627_trotters_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_3_d1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_d1;
        else 
            trottersLocal_V_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    trottersLocal_V_3_we1_assign_proc : process(ap_CS_fsm_state5, grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1, grp_TrotterUnitFinal_fu_627_trotters_we1, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            trottersLocal_V_3_we1 <= grp_TrotterUnitFinal_fu_627_trotters_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            trottersLocal_V_3_we1 <= grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_fu_499_trottersLocal_V_3_we1;
        else 
            trottersLocal_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln243_10_fu_1273_p3 <= (trunc_ln243_13_reg_1702 & ap_const_lv2_0);
    trunc_ln243_12_fu_1238_p1 <= lshr_ln243_2_fu_1233_p2(32 - 1 downto 0);
    trunc_ln243_13_fu_970_p1 <= Ofst_3_fu_943_p2(4 - 1 downto 0);
    trunc_ln243_14_fu_1442_p1 <= lshr_ln243_3_fu_1437_p2(32 - 1 downto 0);
    trunc_ln243_1_fu_1062_p1 <= stage_fu_188(4 - 1 downto 0);
    trunc_ln243_2_fu_1095_p1 <= lshr_ln243_fu_1090_p2(32 - 1 downto 0);
    trunc_ln243_3_fu_800_p1 <= Ofst_1_fu_773_p2(4 - 1 downto 0);
    trunc_ln243_4_fu_1065_p3 <= (trunc_ln243_1_fu_1062_p1 & ap_const_lv2_0);
    trunc_ln243_5_fu_1154_p1 <= lshr_ln243_1_fu_1149_p2(32 - 1 downto 0);
    trunc_ln243_7_fu_895_p1 <= Ofst_2_fu_868_p2(4 - 1 downto 0);
    trunc_ln243_9_fu_1209_p3 <= (trunc_ln243_7_reg_1681 & ap_const_lv2_0);
    trunc_ln243_fu_684_p1 <= h(6 - 1 downto 0);
    trunc_ln244_1_fu_1121_p1 <= lshr_ln244_fu_1116_p2(32 - 1 downto 0);
    trunc_ln244_2_fu_1180_p1 <= lshr_ln244_1_fu_1175_p2(32 - 1 downto 0);
    trunc_ln244_3_fu_1264_p1 <= lshr_ln244_2_fu_1259_p2(32 - 1 downto 0);
    trunc_ln244_5_fu_1466_p1 <= lshr_ln244_3_fu_1461_p2(32 - 1 downto 0);
    trunc_ln244_fu_688_p1 <= logRand(6 - 1 downto 0);
    trunc_ln266_fu_1492_p1 <= packOfst_3_reg_488(3 - 1 downto 0);
    trunc_ln2_fu_1125_p3 <= (trunc_ln243_3_reg_1648 & ap_const_lv2_0);
    zext_ln232_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1290_p3),64));
    zext_ln234_1_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(spinOfst_fu_1336_p2),32));
    zext_ln234_2_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(spinOfst_2_fu_1368_p2),32));
    zext_ln234_3_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(spinOfst_3_fu_1400_p2),32));
    zext_ln234_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(spinOfst_4_fu_1307_p1),32));
    zext_ln239_1_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(packOfst_reg_1642),64));
    zext_ln239_2_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(packOfst_2_reg_1675),64));
    zext_ln239_3_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(packOfst_7_reg_1696),64));
    zext_ln239_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(packOfst_s_fu_1184_p4),64));
    zext_ln243_1_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_1_fu_1078_p3),512));
    zext_ln243_2_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_2_fu_788_p3),64));
    zext_ln243_3_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_3_fu_1137_p3),512));
    zext_ln243_4_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_4_fu_883_p3),64));
    zext_ln243_5_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_5_fu_1221_p3),512));
    zext_ln243_6_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_6_fu_958_p3),64));
    zext_ln243_7_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln243_7_fu_1426_p3),512));
    zext_ln243_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_711_p3),64));
    zext_ln244_1_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_819_p4),64));
    zext_ln244_2_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln244_1_fu_1163_p3),512));
    zext_ln244_3_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln244_1_fu_914_p4),64));
    zext_ln244_4_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln244_2_fu_1247_p3),512));
    zext_ln244_5_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln244_4_fu_999_p1),64));
    zext_ln244_6_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln244_3_fu_1450_p3),512));
    zext_ln244_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1104_p3),512));
end behav;
