FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * include/asm-sh/spinlock-cas.h
 *
 * Copyright (C) 2015 SEI
 */
#ifndef __ASM_SH_SPINLOCK_CAS_H
#define __ASM_SH_SPINLOCK_CAS_H

#include <asm/barrier.h>
/* bench 3667.1.0 94c006032b40 */
/* bench 3667.1.1 cc36c2875ff0 */
/* bench 3667.1.2 5e5d0b841609 */
/* bench 23418.3.0 430b4cbbc95b */
/* bench 23418.3.1 77f63d815e19 */
/* bench 23418.3.2 6c9c47383252 */
/* bench 23418.3.3 ee960dcf8ce3 */
/* bench 3667.1.6 a12ebb313150 */
/* bench 3667.1.7 cee3ccda8881 */
/* bench 3667.1.8 d6d5b8fd8a31 */
/* bench 3667.1.9 86e148dfb950 */
/* bench 3667.1.10 b1eca353f759 */
/* bench 3667.1.11 dbe3df375163 */
#include <asm/processor.h>

static inline unsigned __sl_cas(volatile unsigned *p, unsigned old, unsigned new)
{
	__asm__ __volatile__("cas.l %1,%0,@r0"
		: "+r"(new)
		: "r"(old), "z"(p)
		: "t", "memory" );
	return new;
}

/*
 * Your basic SMP spinlocks, allowing only a single CPU anywhere
 */

#define arch_spin_is_locked(x)		((x)->lock <= 0)
/* bench 12520.3.0 27f12ff48325 */
/* bench 12520.3.1 8fa657b58ae3 */
/* bench 12520.3.2 c7a32d7c3a46 */
/* bench 12520.3.3 1aadc77f11e3 */
	while (!__sl_cas(&lock->lock, 1, 0));
}

static inline void arch_spin_unlock(arch_spinlock_t *lock)
{
	__sl_cas(&lock->lock, 0, 1);
}
/* bench 24267.0.0 c6a72a25056f */
/* bench 24267.0.1 d554a6dc1820 */
/* bench 24267.0.2 2a5f60c3e6fd */
/* bench 24267.0.3 a3c01811ad05 */
/* bench 24267.0.4 529e4518c011 */
/* bench 24267.0.5 31f6463eb3ac */
{
	return __sl_cas(&lock->lock, 1, 0);
}

/*
 * Read-write spinlocks, allowing multiple readers but only one writer.
 *
 * NOTE! it is quite common to have readers in interrupts but no interrupt
 * writers. For those circumstances we can "mix" irq-safe locks - any writer
 * needs to get a irq-safe write-lock, but readers can get non-irqsafe
 * read-locks.
 */

static inline void arch_read_lock(arch_rwlock_t *rw)
{
	unsigned old;
	do old = rw->lock;
	while (!old || __sl_cas(&rw->lock, old, old-1) != old);
}

static inline void arch_read_unlock(arch_rwlock_t *rw)
{
	unsigned old;
	do old = rw->lock;
	while (__sl_cas(&rw->lock, old, old+1) != old);
}

static inline void arch_write_lock(arch_rwlock_t *rw)
{
	while (__sl_cas(&rw->lock, RW_LOCK_BIAS, 0) != RW_LOCK_BIAS);
}

static inline void arch_write_unlock(arch_rwlock_t *rw)
{
	__sl_cas(&rw->lock, 0, RW_LOCK_BIAS);
}

static inline int arch_read_trylock(arch_rwlock_t *rw)
{
	unsigned old;
	do old = rw->lock;
	while (old && __sl_cas(&rw->lock, old, old-1) != old);
	return !!old;
}

static inline int arch_write_trylock(arch_rwlock_t *rw)
{
	return __sl_cas(&rw->lock, RW_LOCK_BIAS, 0) == RW_LOCK_BIAS;
}

/* bench 17249.2.0 fa97ad00f56e */
/* bench 17249.2.1 425f3af0279e */
/* bench 17249.2.2 f2b68b42bf20 */
/* bench 17249.2.3 2db0422d74a7 */
/* bench 17249.2.4 a7328530678f */
