This repository contains a collection of Verilog-based digital design projects, ranging from fundamental logic gates to complex hardware modules.
Ideal for learning RTL design, synthesis, and FPGA implementation.

Projects Included
âœ”ï¸ Basic Logic Gates  
âœ”ï¸ Multiplexers & Demultiplexers  
âœ”ï¸ Flip-Flops & Registers  
âœ”ï¸ ALU (Arithmetic Logic Unit)  
âœ”ï¸ FSM (Finite State Machines)  
âœ”ï¸ Memory Modules & More!  

ğŸ”¹ Tools Used: Icarus Verilog, ModelSim, Xilinx Vivado, GTKWave  
ğŸ”¹ For Beginners & Enthusiasts  

ğŸ’¡ Contributions are welcome! 
