{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662572534250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  7 17:42:14 2022 " "Processing started: Wed Sep  7 17:42:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662572534251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662572534251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=mc2101.sdc --do_report_timing mc2101 --model=slow " "Command: quartus_sta --sdc=mc2101.sdc --do_report_timing mc2101 --model=slow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662572534252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662572534321 ""}
{ "Info" "0" "" "Using timing model slow" {  } {  } 0 0 "Using timing model slow" 0 0 "Timing Analyzer" 0 0 1662572534323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662572535292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662572535292 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1662572535387 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1662572535387 ""}
{ "Info" "ISTA_SDC_FOUND" "mc2101.sdc " "Reading SDC File: 'mc2101.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1662572536729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662572536828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572536829 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662572536831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.455 " "Worst-case setup slack is 1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455               0.000 sys_clk  " "    1.455               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662572537253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 sys_clk  " "    0.311               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662572537332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.834 " "Worst-case recovery slack is 16.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.834               0.000 sys_clk  " "   16.834               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662572537348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 sys_clk  " "    0.964               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662572537380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.873 " "Worst-case minimum pulse width slack is 8.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.873               0.000 sys_clk  " "    8.873               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662572537384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662572537384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.707 ns " "Worst Case Available Settling Time: 29.707 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662572537448 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.455 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.455" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537562 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.455  " "Path #1: Setup slack is 1.455 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[1\] " "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0 " "To Node      : ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk (INVERTED) " "Latch Clock  : sys_clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      3.928  R        clock network delay " "     3.928      3.928  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[1\] " "     3.928      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:addrReg\|outReg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|addrReg\|outReg\[1\]\|q " "     3.928      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|addrReg\|outReg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.645      0.717 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:3:HA\|o_carry\|datab " "     4.645      0.717 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:3:HA\|o_carry\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.125      0.480 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:3:HA\|o_carry\|combout " "     5.125      0.480 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:3:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.346      0.221 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|datad " "     5.346      0.221 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.782      0.436 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|combout " "     5.782      0.436 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:8:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.155      0.373 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|dataf " "     6.155      0.373 FF    IC  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.229      0.074 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|combout " "     6.229      0.074 FF  CELL  AFTAB\|core\|datapathAFTAB\|dawu\|Datapath\|Adder\|\\GEN_HalfAdder:13:HA\|o_carry\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.400      0.171 FF    IC  AFTAB\|LessThan5~2\|dataa " "     6.400      0.171 FF    IC  AFTAB\|LessThan5~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.883      0.483 FR  CELL  AFTAB\|LessThan5~2\|combout " "     6.883      0.483 FR  CELL  AFTAB\|LessThan5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.489      0.606 RR    IC  AFTAB\|LessThan5~3\|datab " "     7.489      0.606 RR    IC  AFTAB\|LessThan5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.982      0.493 RF  CELL  AFTAB\|LessThan5~3\|combout " "     7.982      0.493 RF  CELL  AFTAB\|LessThan5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.360 FF    IC  AFTAB\|selRAM~1\|dataa " "     8.342      0.360 FF    IC  AFTAB\|selRAM~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.818      0.476 FF  CELL  AFTAB\|selRAM~1\|combout " "     8.818      0.476 FF  CELL  AFTAB\|selRAM~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.027      0.209 FF    IC  AFTAB\|selRAM~2\|datad " "     9.027      0.209 FF    IC  AFTAB\|selRAM~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.521      0.494 FF  CELL  AFTAB\|selRAM~2\|combout " "     9.521      0.494 FF  CELL  AFTAB\|selRAM~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.730      0.209 FF    IC  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|rden_decode_b\|eq_node\[0\]\|datad " "     9.730      0.209 FF    IC  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|rden_decode_b\|eq_node\[0\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.219      0.489 FF  CELL  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|rden_decode_b\|eq_node\[0\]\|combout " "    10.219      0.489 FF  CELL  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|rden_decode_b\|eq_node\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.553      1.334 FF    IC  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|ram_block1a4\|ena1 " "    11.553      1.334 FF    IC  SRAM\|altera_memory_2p\|altsyncram_component\|auto_generated\|ram_block1a4\|ena1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.773      0.220 FR  CELL  ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0 " "    11.773      0.220 FR  CELL  ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.041      3.041  F        clock network delay " "    13.041      3.041  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.398      0.357           clock pessimism removed " "    13.398      0.357           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.228     -0.170           clock uncertainty " "    13.228     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.228      0.000     uTsu  ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0 " "    13.228      0.000     uTsu  ssram_bus_wrap:SRAM\|altera_mem_16384x8_dp:altera_memory_2p\|altsyncram:altsyncram_component\|altsyncram_2334:auto_generated\|ram_block1a4~CLOCK1_ENABLE1_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.773 " "Data Arrival Time  :    11.773" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.228 " "Data Required Time :    13.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.455  " "Slack              :     1.455 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.311  " "Path #1: Hold slack is 0.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regADR\|outReg\[28\] " "From Node    : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regADR\|outReg\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\] " "To Node      : core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      3.458  R        clock network delay " "     3.458      3.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regADR\|outReg\[28\] " "     3.458      0.000     uTco  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regADR\|outReg\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|regADR\|outReg\[28\]\|q " "     3.458      0.000 FF  CELL  AFTAB\|core\|datapathAFTAB\|regADR\|outReg\[28\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.759      0.301 FF    IC  AFTAB\|core\|datapathAFTAB\|mux3\|w\[28\]~31\|dataf " "     3.759      0.301 FF    IC  AFTAB\|core\|datapathAFTAB\|mux3\|w\[28\]~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.046 FF  CELL  AFTAB\|core\|datapathAFTAB\|mux3\|w\[28\]~31\|combout " "     3.805      0.046 FF  CELL  AFTAB\|core\|datapathAFTAB\|mux3\|w\[28\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.000 FF    IC  AFTAB\|core\|datapathAFTAB\|daru\|DataPath\|addrReg\|outReg\[28\]\|d " "     3.805      0.000 FF    IC  AFTAB\|core\|datapathAFTAB\|daru\|DataPath\|addrReg\|outReg\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.863      0.058 FF  CELL  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\] " "     3.863      0.058 FF  CELL  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.933      3.933  R        clock network delay " "     3.933      3.933  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552     -0.381           clock pessimism removed " "     3.552     -0.381           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.000           clock uncertainty " "     3.552      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.000      uTh  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\] " "     3.552      0.000      uTh  core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_register:addrReg\|outReg\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.863 " "Data Arrival Time  :     3.863" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.552 " "Data Required Time :     3.552" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.311  " "Slack              :     0.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.834 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.834" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.834  " "Path #1: Recovery slack is 16.834 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\] " "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\] " "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      3.916  R        clock network delay " "     3.916      3.916  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\] " "     3.916      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|reg_FCR\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000 FF  CELL  UART\|uart_periph\|reg_FCR\[1\]\|q " "     3.916      0.000 FF  CELL  UART\|uart_periph\|reg_FCR\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000 FF    IC  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|datae " "     3.916      0.000 FF    IC  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.351      0.435 FF  CELL  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|combout " "     4.351      0.435 FF  CELL  UART\|uart_periph\|U_TX_FIFO\|process_0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.331      1.980 FF    IC  UART\|uart_periph\|U_TX_FIFO\|QUEUE\[10\]\[2\]\|clrn " "     6.331      1.980 FF    IC  UART\|uart_periph\|U_TX_FIFO\|QUEUE\[10\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.799      0.468 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\] " "     6.799      0.468 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.439      3.439  R        clock network delay " "    23.439      3.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.803      0.364           clock pessimism removed " "    23.803      0.364           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.633     -0.170           clock uncertainty " "    23.633     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.633      0.000     uTsu  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\] " "    23.633      0.000     uTsu  uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\|QUEUE\[10\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.799 " "Data Arrival Time  :     6.799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.633 " "Data Required Time :    23.633" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.834  " "Slack              :    16.834 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537682 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.964 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.964  " "Path #1: Removal slack is 0.964 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_1~DUPLICATE " "From Node    : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_1~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE " "To Node      : uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      3.460  R        clock network delay " "     3.460      3.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_1~DUPLICATE " "     3.460      0.000     uTco  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|current_state.state_bit_1~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000 RR  CELL  UART\|uart_periph\|U_RX\|current_state.state_bit_1~DUPLICATE\|q " "     3.460      0.000 RR  CELL  UART\|uart_periph\|U_RX\|current_state.state_bit_1~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.758      0.298 RR    IC  UART\|uart_periph\|U_RX\|process_1~0\|dataf " "     3.758      0.298 RR    IC  UART\|uart_periph\|U_RX\|process_1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.813      0.055 RF  CELL  UART\|uart_periph\|U_RX\|process_1~0\|combout " "     3.813      0.055 RF  CELL  UART\|uart_periph\|U_RX\|process_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.074      0.261 FF    IC  UART\|uart_periph\|U_RX\|count\[11\]~DUPLICATE\|clrn " "     4.074      0.261 FF    IC  UART\|uart_periph\|U_RX\|count\[11\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.424 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE " "     4.498      0.424 FR  CELL  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      3.915  R        clock network delay " "     3.915      3.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534     -0.381           clock pessimism removed " "     3.534     -0.381           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000           clock uncertainty " "     3.534      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000      uTh  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE " "     3.534      0.000      uTh  uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\|count\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.498 " "Data Arrival Time  :     4.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.534 " "Data Required Time :     3.534" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.964  " "Slack              :     0.964 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1662572537704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662572537704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662572538231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662572538241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662572538330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  7 17:42:18 2022 " "Processing ended: Wed Sep  7 17:42:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662572538330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662572538330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662572538330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662572538330 ""}
