module reg_8	(input	Clk, Reset_Reg, Shift_In, Load, Shift_En,
					input		[7:0] D,
					output logic	Shift_Out,
					output logic [7:0] Data_Out);
					
always_ff @ (posedge Clk /*or Reset_Reg or Load*/)
begin
		if (Reset_Reg)
			Data_Out <= 8'b0;
			//Data_Out <= 8'b0;
		else if (Load)
			Data_Out <= D;
		else if (Shift_En)
			Data_Out <= {Shift_In, Data_Out[7:1]}; // Concatenation & Shift right
end

assign Shift_Out = Data_Out[0];

 

endmodule