<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="latch_JK.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="latch_jk.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="latch_jk.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="latch_jk.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latch_jk.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="latch_jk.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="latch_jk.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="latch_jk.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="latch_jk.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="latch_jk.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="latch_jk.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="latch_jk.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="latch_jk.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="latch_jk.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="latch_jk.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="latch_jk.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="latch_jk.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="latch_jk.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="latch_jk.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="latch_jk_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_jk_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_jk_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latch_jk_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="latch_jk_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_jk_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_jk_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="latch_jk_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="latch_jk_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_jk_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latch_jk_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="latch_jk_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_jk_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_jk_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_jk_tb_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_jk_tb_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_jk_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_jk_tb_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_stx_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_jk_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="latch_jk_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_jk_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/latch_jk_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/latch_jk_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/latch_jk_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/latch_jk_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/latch_jk_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/latch_jk_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549723255" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1549723255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723737" xil_pn:in_ck="3528901631986837695" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1549723737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk.vhd"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549723257" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-115885020802388501" xil_pn:start_ts="1549723257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723257" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3752416088619824201" xil_pn:start_ts="1549723257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723257" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5511365807209294889" xil_pn:start_ts="1549723257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723737" xil_pn:in_ck="3528901631986837695" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1549723737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk.vhd"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549723739" xil_pn:in_ck="3528901631986837695" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7462259386391694438" xil_pn:start_ts="1549723737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_beh.prj"/>
      <outfile xil_pn:name="latch_jk_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549723739" xil_pn:in_ck="-7506140869622672860" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6436956291801802125" xil_pn:start_ts="1549723739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7169084900720668607" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5511365807209294889" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9021759237086966243" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723879" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4265670280883316787" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723891" xil_pn:in_ck="-8733646198457936795" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6912523502788147568" xil_pn:start_ts="1549723879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="latch_jk.lso"/>
      <outfile xil_pn:name="latch_jk.ngc"/>
      <outfile xil_pn:name="latch_jk.ngr"/>
      <outfile xil_pn:name="latch_jk.prj"/>
      <outfile xil_pn:name="latch_jk.stx"/>
      <outfile xil_pn:name="latch_jk.syr"/>
      <outfile xil_pn:name="latch_jk.xst"/>
      <outfile xil_pn:name="latch_jk_tb_beh.prj"/>
      <outfile xil_pn:name="latch_jk_tb_stx_beh.prj"/>
      <outfile xil_pn:name="latch_jk_tb_stx_map.prj"/>
      <outfile xil_pn:name="latch_jk_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549723891" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2466486253132089160" xil_pn:start_ts="1549723891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549723899" xil_pn:in_ck="5612638190981528454" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3377370946218951388" xil_pn:start_ts="1549723891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="latch_jk.bld"/>
      <outfile xil_pn:name="latch_jk.ngd"/>
      <outfile xil_pn:name="latch_jk_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549723928" xil_pn:in_ck="5612638190981528455" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1549723899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="latch_jk.pcf"/>
      <outfile xil_pn:name="latch_jk_map.map"/>
      <outfile xil_pn:name="latch_jk_map.mrp"/>
      <outfile xil_pn:name="latch_jk_map.ncd"/>
      <outfile xil_pn:name="latch_jk_map.ngm"/>
      <outfile xil_pn:name="latch_jk_map.xrpt"/>
      <outfile xil_pn:name="latch_jk_summary.xml"/>
      <outfile xil_pn:name="latch_jk_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1549724232" xil_pn:in_ck="6831972474490713632" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1549724199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="latch_jk.ncd"/>
      <outfile xil_pn:name="latch_jk.pad"/>
      <outfile xil_pn:name="latch_jk.par"/>
      <outfile xil_pn:name="latch_jk.ptwx"/>
      <outfile xil_pn:name="latch_jk.unroutes"/>
      <outfile xil_pn:name="latch_jk.xpi"/>
      <outfile xil_pn:name="latch_jk_pad.csv"/>
      <outfile xil_pn:name="latch_jk_pad.txt"/>
      <outfile xil_pn:name="latch_jk_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549724244" xil_pn:in_ck="5612638190981528323" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-6966358677229669183" xil_pn:start_ts="1549724232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/latch_jk_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/latch_jk_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/latch_jk_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549724495" xil_pn:in_ck="265048381366568135" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1549724495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/latch_jk_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/latch_jk_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549724498" xil_pn:in_ck="4679501129797874787" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="7418416254729130118" xil_pn:start_ts="1549724495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_isim_par.exe"/>
      <outfile xil_pn:name="latch_jk_tb_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549724498" xil_pn:in_ck="-7506140851686803656" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-5263940961498067846" xil_pn:start_ts="1549724498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549724232" xil_pn:in_ck="5612638190981528323" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1549724218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="latch_jk.twr"/>
      <outfile xil_pn:name="latch_jk.twx"/>
    </transform>
    <transform xil_pn:end_ts="1549723941" xil_pn:in_ck="6831972474490713632" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="7122983964209560615" xil_pn:start_ts="1549723928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/latch_jk_map.nlf"/>
      <outfile xil_pn:name="netgen/map/latch_jk_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_jk_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549723941" xil_pn:in_ck="5707205657414305769" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1549723941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ASE/Tesina ASE/esercizio02/design/latch_jk/latch_jk_tb.vhd"/>
      <outfile xil_pn:name="netgen/map/latch_jk_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_jk_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549723946" xil_pn:in_ck="-3436816951711316668" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="7418416254729130118" xil_pn:start_ts="1549723941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_isim_map.exe"/>
      <outfile xil_pn:name="latch_jk_tb_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549723946" xil_pn:in_ck="-7506140855563579405" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="7845040056457649226" xil_pn:start_ts="1549723946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_jk_tb_isim_map.wdb"/>
    </transform>
  </transforms>

</generated_project>
