

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 20:04:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51121|  51121|  51121|  51121|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51120|  51120|      3195|          -|          -|    16|    no    |
        | + Loop 1.1      |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |    112|    112|         4|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    190|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      28|      8|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     214|    278|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_14s_30_1_1_U11  |network_mul_mul_16s_14s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    |SeparableConv2D_0_w_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  28|   8|    0|    32|   28|     2|          448|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_150_p2     |     +    |      0|  0|  19|          14|          10|
    |add_ln37_fu_248_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln43_fu_266_p2     |     +    |      0|  0|  21|          15|          15|
    |buffer_fu_286_p2       |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_162_p2        |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_196_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_238_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln37_fu_226_p2     |     -    |      0|  0|  13|          11|          11|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_156_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_190_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln33_fu_232_p2    |   icmp   |      0|  0|  11|           5|           4|
    |select_ln42_fu_309_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_303_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 190|         118|         103|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |out_d_0_reg_102  |   9|          2|    5|         10|
    |out_h_0_reg_124  |   9|          2|    5|         10|
    |out_w_0_reg_135  |   9|          2|    5|         10|
    |phi_mul_reg_113  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  80|         17|   30|         67|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln24_reg_343          |  14|   0|   14|          0|
    |add_ln43_reg_402          |  15|   0|   15|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |input_load_reg_407        |  16|   0|   16|          0|
    |out_d_0_reg_102           |   5|   0|    5|          0|
    |out_d_reg_351             |   5|   0|    5|          0|
    |out_h_0_reg_124           |   5|   0|    5|          0|
    |out_h_reg_379             |   5|   0|    5|          0|
    |out_w_0_reg_135           |   5|   0|    5|          0|
    |out_w_reg_392             |   5|   0|    5|          0|
    |phi_mul_reg_113           |  14|   0|   14|          0|
    |sext_ln31_reg_371         |  19|   0|   19|          0|
    |sext_ln37_2_cast_reg_366  |  30|   0|   30|          0|
    |sub_ln37_reg_384          |   9|   0|   11|          2|
    |tmp_reg_412               |  17|   0|   17|          0|
    |zext_ln24_reg_338         |  14|   0|   15|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 186|   0|  189|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

