
*** Running vivado
    with args -log RV32I.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RV32I.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RV32I.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.359 ; gain = 0.000
Command: link_design -top RV32I -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1107.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/User/RISC-V_Local/RISC-V_Local.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1107.359 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.359 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a8b96bfd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1544.258 ; gain = 436.898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 262ba84df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a221eaf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1df331d15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1df331d15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1df331d15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20a90e0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1756.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              32  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1756.340 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a4bacd4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1756.340 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 17 Total Ports: 34
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 193a815c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1859.258 ; gain = 0.000
Ending Power Optimization Task | Checksum: 193a815c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1859.258 ; gain = 102.918

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1cdeef3b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1859.258 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1cdeef3b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cdeef3b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1859.258 ; gain = 751.898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1859.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/RISC-V_Local/RISC-V_Local.runs/impl_1/RV32I_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
Command: report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/RISC-V_Local/RISC-V_Local.runs/impl_1/RV32I_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.258 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1924cc5ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1859.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (101) is greater than number of available sites (82).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 82 sites available on device, but needs 101 sites.
	Term: data_memory[0]
	Term: data_memory[1]
	Term: data_memory[2]
	Term: data_memory[3]
	Term: data_memory[4]
	Term: data_memory[5]
	Term: data_memory[6]
	Term: data_memory[7]
	Term: data_memory[8]
	Term: data_memory[9]
	Term: data_memory[10]
	Term: data_memory[11]
	Term: data_memory[12]
	Term: data_memory[13]
	Term: data_memory[14]
	Term: data_memory[15]
	Term: data_memory[16]
	Term: data_memory[17]
	Term: data_memory[18]
	Term: data_memory[19]
	Term: data_memory[20]
	Term: data_memory[21]
	Term: data_memory[22]
	Term: data_memory[23]
	Term: data_memory[24]
	Term: data_memory[25]
	Term: data_memory[26]
	Term: data_memory[27]
	Term: data_memory[28]
	Term: data_memory[29]
	Term: data_memory[30]
	Term: data_memory[31]
	Term: r7_out[0]
	Term: r7_out[1]
	Term: r7_out[2]
	Term: r7_out[3]
	Term: r7_out[4]
	Term: r7_out[5]
	Term: r7_out[6]
	Term: r7_out[7]
	Term: r7_out[8]
	Term: r7_out[9]
	Term: r7_out[10]
	Term: r7_out[11]
	Term: r7_out[12]
	Term: r7_out[13]
	Term: r7_out[14]
	Term: r7_out[15]
	Term: r7_out[16]
	Term: r7_out[17]
	Term: r7_out[18]
	Term: r7_out[19]
	Term: r7_out[20]
	Term: r7_out[21]
	Term: r7_out[22]
	Term: r7_out[23]
	Term: r7_out[24]
	Term: r7_out[25]
	Term: r7_out[26]
	Term: r7_out[27]
	Term: r7_out[28]
	Term: r7_out[29]
	Term: r7_out[30]
	Term: r7_out[31]
	Term: r8_out[0]
	Term: r8_out[1]
	Term: r8_out[2]
	Term: r8_out[3]
	Term: r8_out[4]
	Term: r8_out[5]
	Term: r8_out[6]
	Term: r8_out[7]
	Term: r8_out[8]
	Term: r8_out[9]
	Term: r8_out[10]
	Term: r8_out[11]
	Term: r8_out[12]
	Term: r8_out[13]
	Term: r8_out[14]
	Term: r8_out[15]
	Term: r8_out[16]
	Term: r8_out[17]
	Term: r8_out[18]
	Term: r8_out[19]
	Term: r8_out[20]
	Term: r8_out[21]
	Term: r8_out[22]
	Term: r8_out[23]
	Term: r8_out[24]
	Term: r8_out[25]
	Term: r8_out[26]
	Term: r8_out[27]
	Term: r8_out[28]
	Term: r8_out[29]
	Term: r8_out[30]
	Term: r8_out[31]
	Term: computer_state[0]
	Term: computer_state[1]
	Term: computer_state[2]
	Term: computer_state[3]
	Term: computer_state[4]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (102) is greater than number of available sites (82).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 82 sites available on device, but needs 101 sites.
	Term: data_memory[0]
	Term: data_memory[1]
	Term: data_memory[2]
	Term: data_memory[3]
	Term: data_memory[4]
	Term: data_memory[5]
	Term: data_memory[6]
	Term: data_memory[7]
	Term: data_memory[8]
	Term: data_memory[9]
	Term: data_memory[10]
	Term: data_memory[11]
	Term: data_memory[12]
	Term: data_memory[13]
	Term: data_memory[14]
	Term: data_memory[15]
	Term: data_memory[16]
	Term: data_memory[17]
	Term: data_memory[18]
	Term: data_memory[19]
	Term: data_memory[20]
	Term: data_memory[21]
	Term: data_memory[22]
	Term: data_memory[23]
	Term: data_memory[24]
	Term: data_memory[25]
	Term: data_memory[26]
	Term: data_memory[27]
	Term: data_memory[28]
	Term: data_memory[29]
	Term: data_memory[30]
	Term: data_memory[31]
	Term: r7_out[0]
	Term: r7_out[1]
	Term: r7_out[2]
	Term: r7_out[3]
	Term: r7_out[4]
	Term: r7_out[5]
	Term: r7_out[6]
	Term: r7_out[7]
	Term: r7_out[8]
	Term: r7_out[9]
	Term: r7_out[10]
	Term: r7_out[11]
	Term: r7_out[12]
	Term: r7_out[13]
	Term: r7_out[14]
	Term: r7_out[15]
	Term: r7_out[16]
	Term: r7_out[17]
	Term: r7_out[18]
	Term: r7_out[19]
	Term: r7_out[20]
	Term: r7_out[21]
	Term: r7_out[22]
	Term: r7_out[23]
	Term: r7_out[24]
	Term: r7_out[25]
	Term: r7_out[26]
	Term: r7_out[27]
	Term: r7_out[28]
	Term: r7_out[29]
	Term: r7_out[30]
	Term: r7_out[31]
	Term: r8_out[0]
	Term: r8_out[1]
	Term: r8_out[2]
	Term: r8_out[3]
	Term: r8_out[4]
	Term: r8_out[5]
	Term: r8_out[6]
	Term: r8_out[7]
	Term: r8_out[8]
	Term: r8_out[9]
	Term: r8_out[10]
	Term: r8_out[11]
	Term: r8_out[12]
	Term: r8_out[13]
	Term: r8_out[14]
	Term: r8_out[15]
	Term: r8_out[16]
	Term: r8_out[17]
	Term: r8_out[18]
	Term: r8_out[19]
	Term: r8_out[20]
	Term: r8_out[21]
	Term: r8_out[22]
	Term: r8_out[23]
	Term: r8_out[24]
	Term: r8_out[25]
	Term: r8_out[26]
	Term: r8_out[27]
	Term: r8_out[28]
	Term: r8_out[29]
	Term: r8_out[30]
	Term: r8_out[31]
	Term: computer_state[0]
	Term: computer_state[1]
	Term: computer_state[2]
	Term: computer_state[3]
	Term: computer_state[4]


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 16 |    12 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    24 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |     1 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c6774cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1859.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15c6774cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1859.258 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 15c6774cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1859.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 11:34:59 2023...
