Dr. Aslan suggests a naming scheme such as...

file.sch    schematic
file.v      verilog
file_tb.v   test bench
file_tb.vcd waveform dumpfile
file_tv.dat VVP file (appears as sh script on my linux box)

Steps:

1.) Create schematic in schem editor (Dschem). Not required. You can write 
verilog directly.

2.) Verify via simulation in editor.

3.) Export to verilog (or, if not using editor, write the verilog code).

4.) Create test bench.

5.) Compile and simluate with iverilog, gtkwave, other scripting tools.


