# Register Modules in Verilog / –†–µ–≥–∏—Å—Ç—Ä—ã –Ω–∞ Verilog

This project demonstrates three fundamental methods for describing sequential logic in Verilog using **registers with various control signals**:

1. üîÅ **Register with synchronous reset**
2. ‚ö° **Register with asynchronous reset**
3. üü¢ **Register with enable signal**

Each version shows how to properly use `always @(posedge clk)` blocks in Verilog and implement signal-driven behavior.

---

## üìÇ Files

| File | Description (EN) | –û–ø–∏—Å–∞–Ω–∏–µ (RU) |
|------|------------------|---------------|
| `reg_sync_reset.v` | Register with synchronous reset on clock edge. | –†–µ–≥–∏—Å—Ç—Ä —Å —Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–º —Å–±—Ä–æ—Å–æ–º –ø–æ —Ñ—Ä–æ–Ω—Ç—É —Ç–∞–∫—Ç–∞. |
| `reg_async_reset.v` | Register with asynchronous reset. | –†–µ–≥–∏—Å—Ç—Ä —Å –∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–º —Å–±—Ä–æ—Å–æ–º. |
| `reg_enable.v` | Register with enable signal. | –†–µ–≥–∏—Å—Ç—Ä —Å —Å–∏–≥–Ω–∞–ª–æ–º —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è –∑–∞–ø–∏—Å–∏. |

---

## üìå Logic Summary

- All modules use `reg` and `assign` to output the inverted signal.
- Basic form:  
```verilog
always @(posedge clk or negedge rst_n) begin
   if (!rst_n)
      o_o <= 0;
   else if (en)
      o_o <= i;
end
assign o = ~o_o;
