

================================================================
== Vitis HLS Report for 'MATMUL'
================================================================
* Date:           Sat Feb 28 01:59:53 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        matmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      788|      788|  7.880 us|  7.880 us|  789|  789|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MATMUL_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_168  |MATMUL_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_190  |MATMUL_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6_fu_212  |MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6  |      263|      263|  2.630 us|  2.630 us|  263|  263|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   48|    4424|   1823|    -|
|Memory           |        0|    -|    1024|    256|    0|
|Multiplexer      |        -|    -|       -|   1261|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    5461|   3342|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       5|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |grp_MATMUL_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_168  |MATMUL_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |        0|   0|    21|   153|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_190  |MATMUL_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |        0|   0|    21|   153|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6_fu_212  |MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6  |        0|  48|  4346|  1477|    0|
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|    36|    40|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        0|  48|  4424|  1823|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_1_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_2_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_3_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_4_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_5_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_6_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_7_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_8_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_9_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_10_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_11_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_12_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_13_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_14_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_15_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_U     |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_1_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_2_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_3_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_4_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_5_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_6_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_7_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_8_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_9_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_10_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_11_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_12_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_13_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_14_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_15_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                 |        0|1024| 256|    0|   512| 1024|    32|        16384|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6_fu_212_C_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                       |          |   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_10_address0                 |  14|          3|    4|         12|
    |A_10_ce0                      |  14|          3|    1|          3|
    |A_10_we0                      |   9|          2|    1|          2|
    |A_11_address0                 |  14|          3|    4|         12|
    |A_11_ce0                      |  14|          3|    1|          3|
    |A_11_we0                      |   9|          2|    1|          2|
    |A_12_address0                 |  14|          3|    4|         12|
    |A_12_ce0                      |  14|          3|    1|          3|
    |A_12_we0                      |   9|          2|    1|          2|
    |A_13_address0                 |  14|          3|    4|         12|
    |A_13_ce0                      |  14|          3|    1|          3|
    |A_13_we0                      |   9|          2|    1|          2|
    |A_14_address0                 |  14|          3|    4|         12|
    |A_14_ce0                      |  14|          3|    1|          3|
    |A_14_we0                      |   9|          2|    1|          2|
    |A_15_address0                 |  14|          3|    4|         12|
    |A_15_ce0                      |  14|          3|    1|          3|
    |A_15_we0                      |   9|          2|    1|          2|
    |A_1_address0                  |  14|          3|    4|         12|
    |A_1_ce0                       |  14|          3|    1|          3|
    |A_1_we0                       |   9|          2|    1|          2|
    |A_2_address0                  |  14|          3|    4|         12|
    |A_2_ce0                       |  14|          3|    1|          3|
    |A_2_we0                       |   9|          2|    1|          2|
    |A_3_address0                  |  14|          3|    4|         12|
    |A_3_ce0                       |  14|          3|    1|          3|
    |A_3_we0                       |   9|          2|    1|          2|
    |A_4_address0                  |  14|          3|    4|         12|
    |A_4_ce0                       |  14|          3|    1|          3|
    |A_4_we0                       |   9|          2|    1|          2|
    |A_5_address0                  |  14|          3|    4|         12|
    |A_5_ce0                       |  14|          3|    1|          3|
    |A_5_we0                       |   9|          2|    1|          2|
    |A_6_address0                  |  14|          3|    4|         12|
    |A_6_ce0                       |  14|          3|    1|          3|
    |A_6_we0                       |   9|          2|    1|          2|
    |A_7_address0                  |  14|          3|    4|         12|
    |A_7_ce0                       |  14|          3|    1|          3|
    |A_7_we0                       |   9|          2|    1|          2|
    |A_8_address0                  |  14|          3|    4|         12|
    |A_8_ce0                       |  14|          3|    1|          3|
    |A_8_we0                       |   9|          2|    1|          2|
    |A_9_address0                  |  14|          3|    4|         12|
    |A_9_ce0                       |  14|          3|    1|          3|
    |A_9_we0                       |   9|          2|    1|          2|
    |A_address0                    |  14|          3|    4|         12|
    |A_ce0                         |  14|          3|    1|          3|
    |A_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |A_we0                         |   9|          2|    1|          2|
    |B_10_address0                 |  14|          3|    4|         12|
    |B_10_ce0                      |  14|          3|    1|          3|
    |B_10_we0                      |   9|          2|    1|          2|
    |B_11_address0                 |  14|          3|    4|         12|
    |B_11_ce0                      |  14|          3|    1|          3|
    |B_11_we0                      |   9|          2|    1|          2|
    |B_12_address0                 |  14|          3|    4|         12|
    |B_12_ce0                      |  14|          3|    1|          3|
    |B_12_we0                      |   9|          2|    1|          2|
    |B_13_address0                 |  14|          3|    4|         12|
    |B_13_ce0                      |  14|          3|    1|          3|
    |B_13_we0                      |   9|          2|    1|          2|
    |B_14_address0                 |  14|          3|    4|         12|
    |B_14_ce0                      |  14|          3|    1|          3|
    |B_14_we0                      |   9|          2|    1|          2|
    |B_15_address0                 |  14|          3|    4|         12|
    |B_15_ce0                      |  14|          3|    1|          3|
    |B_15_we0                      |   9|          2|    1|          2|
    |B_1_address0                  |  14|          3|    4|         12|
    |B_1_ce0                       |  14|          3|    1|          3|
    |B_1_we0                       |   9|          2|    1|          2|
    |B_2_address0                  |  14|          3|    4|         12|
    |B_2_ce0                       |  14|          3|    1|          3|
    |B_2_we0                       |   9|          2|    1|          2|
    |B_3_address0                  |  14|          3|    4|         12|
    |B_3_ce0                       |  14|          3|    1|          3|
    |B_3_we0                       |   9|          2|    1|          2|
    |B_4_address0                  |  14|          3|    4|         12|
    |B_4_ce0                       |  14|          3|    1|          3|
    |B_4_we0                       |   9|          2|    1|          2|
    |B_5_address0                  |  14|          3|    4|         12|
    |B_5_ce0                       |  14|          3|    1|          3|
    |B_5_we0                       |   9|          2|    1|          2|
    |B_6_address0                  |  14|          3|    4|         12|
    |B_6_ce0                       |  14|          3|    1|          3|
    |B_6_we0                       |   9|          2|    1|          2|
    |B_7_address0                  |  14|          3|    4|         12|
    |B_7_ce0                       |  14|          3|    1|          3|
    |B_7_we0                       |   9|          2|    1|          2|
    |B_8_address0                  |  14|          3|    4|         12|
    |B_8_ce0                       |  14|          3|    1|          3|
    |B_8_we0                       |   9|          2|    1|          2|
    |B_9_address0                  |  14|          3|    4|         12|
    |B_9_ce0                       |  14|          3|    1|          3|
    |B_9_we0                       |   9|          2|    1|          2|
    |B_address0                    |  14|          3|    4|         12|
    |B_ce0                         |  14|          3|    1|          3|
    |B_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |B_we0                         |   9|          2|    1|          2|
    |ap_NS_fsm                     |  59|         11|    1|         11|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1261|        271|  195|        559|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  10|   0|   10|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_35_5_VITIS_LOOP_36_6_fu_212_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  13|   0|   13|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        MATMUL|  return value|
|A_stream_TDATA         |   in|   32|        axis|      A_stream|       pointer|
|A_stream_TVALID        |   in|    1|        axis|      A_stream|       pointer|
|A_stream_TREADY        |  out|    1|        axis|      A_stream|       pointer|
|B_stream_TDATA         |   in|   32|        axis|      B_stream|       pointer|
|B_stream_TVALID        |   in|    1|        axis|      B_stream|       pointer|
|B_stream_TREADY        |  out|    1|        axis|      B_stream|       pointer|
|C_stream_TDATA         |  out|   32|        axis|      C_stream|       pointer|
|C_stream_TVALID        |  out|    1|        axis|      C_stream|       pointer|
|C_stream_TREADY        |   in|    1|        axis|      C_stream|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

