--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 516 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.608ns.
--------------------------------------------------------------------------------
Slack:                  16.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.734ns logic, 1.826ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.758ns logic, 1.801ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  16.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.D1       net (fanout=18)       1.271   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.062ns logic, 2.438ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.C2       net (fanout=18)       1.270   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_13_rstpot
                                                       multi_led/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.062ns logic, 2.437ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_5 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_5 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   multi_led/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/M_ctr_q[5]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.738ns logic, 1.736ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  16.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_2 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_2 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_2
    SLICE_X6Y38.C1       net (fanout=2)        0.732   multi_led/ctr/M_ctr_q[2]
    SLICE_X6Y38.COUT     Topcyc                0.325   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[2]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.611ns logic, 1.821ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  16.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_3 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.DQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_3
    SLICE_X6Y38.D2       net (fanout=2)        0.763   multi_led/ctr/M_ctr_q[3]
    SLICE_X6Y38.COUT     Topcyd                0.290   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[3]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.576ns logic, 1.852ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  16.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.B3       net (fanout=18)       1.137   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_12_rstpot
                                                       multi_led/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.062ns logic, 2.304ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_6 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_6 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.DQ       Tcko                  0.525   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_6
    SLICE_X6Y39.C3       net (fanout=2)        0.602   multi_led/ctr/M_ctr_q[6]
    SLICE_X6Y39.COUT     Topcyc                0.325   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/M_ctr_q[6]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.615ns logic, 1.688ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   multi_led/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.722ns logic, 1.582ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   multi_led/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.746ns logic, 1.557ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.A2       net (fanout=18)       1.077   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_11_rstpot
                                                       multi_led/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (1.062ns logic, 2.244ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y40.B1       net (fanout=18)       1.075   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_8_rstpot
                                                       multi_led/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.062ns logic, 2.242ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_4 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_4 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_4
    SLICE_X6Y39.A5       net (fanout=2)        0.410   multi_led/ctr/M_ctr_q[4]
    SLICE_X6Y39.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/M_ctr_q[4]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.AMUX     Tcina                 0.210   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.A2       net (fanout=1)        0.998   multi_led/ctr/Result[16]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.762ns logic, 1.496ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  16.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_11 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_11 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_11
    SLICE_X7Y39.D2       net (fanout=2)        0.939   multi_led/ctr/M_ctr_q[11]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.D1       net (fanout=18)       1.271   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (1.062ns logic, 2.210ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_11 (FF)
  Destination:          multi_led/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_11 to multi_led/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_11
    SLICE_X7Y39.D2       net (fanout=2)        0.939   multi_led/ctr/M_ctr_q[11]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.C2       net (fanout=18)       1.270   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_13_rstpot
                                                       multi_led/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.062ns logic, 2.209ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.B2       net (fanout=1)        0.865   multi_led/ctr/Result[8]
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_8_rstpot
                                                       multi_led/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.552ns logic, 1.687ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  16.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.B2       net (fanout=1)        0.865   multi_led/ctr/Result[8]
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_8_rstpot
                                                       multi_led/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.576ns logic, 1.662ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.BMUX     Tcinb                 0.277   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.B6       net (fanout=1)        0.599   multi_led/ctr/Result[17]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (1.801ns logic, 1.427ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.BMUX     Tcinb                 0.277   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y39.B6       net (fanout=1)        0.599   multi_led/ctr/Result[17]
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.825ns logic, 1.402ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  16.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_5 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_5 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   multi_led/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/M_ctr_q[5]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   multi_led/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.726ns logic, 1.492ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   multi_led/ctr/Result[10]
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_10_rstpot
                                                       multi_led/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.631ns logic, 1.579ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   multi_led/ctr/Result[10]
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_10_rstpot
                                                       multi_led/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.655ns logic, 1.554ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  16.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   multi_led/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.AMUX     Tcina                 0.210   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.B1       net (fanout=1)        0.729   multi_led/ctr/Result[12]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_12_rstpot
                                                       multi_led/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.643ns logic, 1.554ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  16.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X6Y38.A2       net (fanout=2)        0.712   multi_led/ctr/M_ctr_q[0]
    SLICE_X6Y38.COUT     Topcya                0.472   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.AMUX     Tcina                 0.210   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.B1       net (fanout=1)        0.729   multi_led/ctr/Result[12]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_12_rstpot
                                                       multi_led/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.667ns logic, 1.529ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  16.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y39.B1       net (fanout=18)       0.952   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y39.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.062ns logic, 2.119ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_2 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_2 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_2
    SLICE_X6Y38.C1       net (fanout=2)        0.732   multi_led/ctr/M_ctr_q[2]
    SLICE_X6Y38.COUT     Topcyc                0.325   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[2]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   multi_led/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.599ns logic, 1.577ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  16.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_3 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.DQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[3]
                                                       multi_led/ctr/M_ctr_q_3
    SLICE_X6Y38.D2       net (fanout=2)        0.763   multi_led/ctr/M_ctr_q[3]
    SLICE_X6Y38.COUT     Topcyd                0.290   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[3]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   multi_led/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.564ns logic, 1.608ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_9 (FF)
  Destination:          multi_led/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_9 to multi_led/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9
    SLICE_X7Y39.D1       net (fanout=2)        1.167   multi_led/ctr/M_ctr_q[9]
    SLICE_X7Y39.D        Tilo                  0.259   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y40.D3       net (fanout=18)       0.945   multi_led/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_10_rstpot
                                                       multi_led/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.062ns logic, 2.112ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_5 (FF)
  Destination:          multi_led/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_5 to multi_led/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   multi_led/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/M_ctr_q[5]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.B2       net (fanout=1)        0.865   multi_led/ctr/Result[8]
    SLICE_X7Y40.CLK      Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_8_rstpot
                                                       multi_led/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.556ns logic, 1.597ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_4_IBUF/CLK0
  Logical resource: multi_led/M_sym_q_1/CLK0
  Location pin: ILOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_button_4_IBUF/SR
  Logical resource: multi_led/M_sym_q_1/SR
  Location pin: ILOGIC_X2Y61.SR
  Clock network: multi_led/_n0031
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[6]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[6]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[6]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_sym_q_0/CLK
  Logical resource: multi_led/M_sym_q_0/CK
  Location pin: SLICE_X2Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[3]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[3]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[3]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[3]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[10]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[10]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[10]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[10]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[14]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[14]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[14]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[14]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.608|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 516 paths, 0 nets, and 140 connections

Design statistics:
   Minimum period:   3.608ns{1}   (Maximum frequency: 277.162MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 18 01:40:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



