{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556592971169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556592971174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 09:56:10 2019 " "Processing started: Tue Apr 30 09:56:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556592971174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556592971174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556592971175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556592997250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN-rtl " "Found design unit 1: localedgepreserve_GN-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016961 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN " "Found entity 1: localedgepreserve_GN" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016968 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016972 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016975 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016979 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016984 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016991 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593016991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593016991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017001 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017004 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017009 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017013 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017018 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017024 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017030 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017035 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017039 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017043 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017050 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017055 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017062 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017069 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017074 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017081 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017085 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017090 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017096 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017100 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017105 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017109 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017114 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017119 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017123 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017127 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017132 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017137 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017143 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017148 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017153 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017158 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017165 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017170 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017176 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017182 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017186 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017190 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017196 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017201 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017205 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017208 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017212 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017216 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017219 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017223 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY " "Found entity 1: alt_dspbuilder_bus_concat_GN7K3OAUCY" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNDDREGCTK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017227 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK " "Found entity 1: alt_dspbuilder_bus_concat_GNDDREGCTK" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017232 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNMCLODSEX-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017238 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX " "Found entity 1: alt_dspbuilder_bus_concat_GNMCLODSEX" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017242 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD " "Found entity 1: alt_dspbuilder_bus_concat_GNOQTN4QAD" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017246 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN " "Found entity 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3FODBL3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U " "Found entity 1: alt_dspbuilder_cast_GN3FODBL3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017258 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5JC4724B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5JC4724B-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5JC4724B " "Found entity 1: alt_dspbuilder_cast_GN5JC4724B" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5P6ORZXA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017277 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA " "Found entity 1: alt_dspbuilder_cast_GN5P6ORZXA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5UGBMOKS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017282 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS " "Found entity 1: alt_dspbuilder_cast_GN5UGBMOKS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017285 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6OFM6A6B-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B " "Found entity 1: alt_dspbuilder_cast_GN6OFM6A6B" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6RUFTBHU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017292 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU " "Found entity 1: alt_dspbuilder_cast_GN6RUFTBHU" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7h445kay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7h445kay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7H445KAY-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7H445KAY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017297 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7H445KAY " "Found entity 1: alt_dspbuilder_cast_GN7H445KAY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7IYG3D6O-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017300 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O " "Found entity 1: alt_dspbuilder_cast_GN7IYG3D6O" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7YNIFSF6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6 " "Found entity 1: alt_dspbuilder_cast_GN7YNIFSF6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNA5TAMWCZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017307 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ " "Found entity 1: alt_dspbuilder_cast_GNA5TAMWCZ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNAMS3PPNH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017310 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH " "Found entity 1: alt_dspbuilder_cast_GNAMS3PPNH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBBMDRQ7A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017314 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A " "Found entity 1: alt_dspbuilder_cast_GNBBMDRQ7A" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBKDIMZSI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017318 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI " "Found entity 1: alt_dspbuilder_cast_GNBKDIMZSI" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017321 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDHESB5KA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA " "Found entity 1: alt_dspbuilder_cast_GNDHESB5KA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDTOV7QCB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB " "Found entity 1: alt_dspbuilder_cast_GNDTOV7QCB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEBWH7Z3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017333 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U " "Found entity 1: alt_dspbuilder_cast_GNEBWH7Z3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gneiig67tz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gneiig67tz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEIIG67TZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017336 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ " "Found entity 1: alt_dspbuilder_cast_GNEIIG67TZ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEL6FJM3V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017340 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V " "Found entity 1: alt_dspbuilder_cast_GNEL6FJM3V" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnfnl24bqq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnfnl24bqq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNFNL24BQQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNFNL24BQQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017344 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNFNL24BQQ " "Found entity 1: alt_dspbuilder_cast_GNFNL24BQQ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGHP3W5LB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017349 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB " "Found entity 1: alt_dspbuilder_cast_GNGHP3W5LB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHIWMUP5U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017355 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U " "Found entity 1: alt_dspbuilder_cast_GNHIWMUP5U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHQ7L56RA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017361 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA " "Found entity 1: alt_dspbuilder_cast_GNHQ7L56RA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJ6DWMNK6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017367 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6 " "Found entity 1: alt_dspbuilder_cast_GNJ6DWMNK6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJYJUBV3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U " "Found entity 1: alt_dspbuilder_cast_GNJYJUBV3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKD3JEUSD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017374 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD " "Found entity 1: alt_dspbuilder_cast_GNKD3JEUSD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKMAYNGZH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH " "Found entity 1: alt_dspbuilder_cast_GNKMAYNGZH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMBFHMJNM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM " "Found entity 1: alt_dspbuilder_cast_GNMBFHMJNM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNDZ2WJEB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB " "Found entity 1: alt_dspbuilder_cast_GNNDZ2WJEB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNQZKMK3E-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E " "Found entity 1: alt_dspbuilder_cast_GNNQZKMK3E" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOEMJJSIT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017393 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT " "Found entity 1: alt_dspbuilder_cast_GNOEMJJSIT" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOFO5NIX3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3 " "Found entity 1: alt_dspbuilder_cast_GNOFO5NIX3" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnouviokvb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnouviokvb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOUVIOKVB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB " "Found entity 1: alt_dspbuilder_cast_GNOUVIOKVB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnozdxzset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnozdxzset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOZDXZSET-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017404 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET " "Found entity 1: alt_dspbuilder_cast_GNOZDXZSET" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNP5J2CFQQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ " "Found entity 1: alt_dspbuilder_cast_GNP5J2CFQQ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPFJ7B3O7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017411 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7 " "Found entity 1: alt_dspbuilder_cast_GNPFJ7B3O7" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnpnppc3mh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnpnppc3mh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPNPPC3MH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPNPPC3MH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017415 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPNPPC3MH " "Found entity 1: alt_dspbuilder_cast_GNPNPPC3MH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPPZDVXTY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017420 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY " "Found entity 1: alt_dspbuilder_cast_GNPPZDVXTY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQ4YFQS5C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017424 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C " "Found entity 1: alt_dspbuilder_cast_GNQ4YFQS5C" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQQ42CR65-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65 " "Found entity 1: alt_dspbuilder_cast_GNQQ42CR65" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNR4R6OFXK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK " "Found entity 1: alt_dspbuilder_cast_GNR4R6OFXK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRISZPI4K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017436 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K " "Found entity 1: alt_dspbuilder_cast_GNRISZPI4K" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRXYRYI2J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017439 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J " "Found entity 1: alt_dspbuilder_cast_GNRXYRYI2J" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017442 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSKTJRCBQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ " "Found entity 1: alt_dspbuilder_cast_GNSKTJRCBQ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSR6E4BZE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017450 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE " "Found entity 1: alt_dspbuilder_cast_GNSR6E4BZE" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNT7Y2ULVV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017454 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV " "Found entity 1: alt_dspbuilder_cast_GNT7Y2ULVV" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTZ6Z63NN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017457 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN " "Found entity 1: alt_dspbuilder_cast_GNTZ6Z63NN" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W-rtl " "Found design unit 1: alt_dspbuilder_cast_GNU3FOKJ6W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017462 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W " "Found entity 1: alt_dspbuilder_cast_GNU3FOKJ6W" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnudbronp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnudbronp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUDBRONP6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017467 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6 " "Found entity 1: alt_dspbuilder_cast_GNUDBRONP6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUW2C7J4Q-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017473 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q " "Found entity 1: alt_dspbuilder_cast_GNUW2C7J4Q" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUYRTQ4QH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017479 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH " "Found entity 1: alt_dspbuilder_cast_GNUYRTQ4QH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVKZTMEYW-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017483 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW " "Found entity 1: alt_dspbuilder_cast_GNVKZTMEYW" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNW6I55EUT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017486 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT " "Found entity 1: alt_dspbuilder_cast_GNW6I55EUT" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXDXNUGW4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4 " "Found entity 1: alt_dspbuilder_cast_GNXDXNUGW4" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXSA7APAK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017492 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK " "Found entity 1: alt_dspbuilder_cast_GNXSA7APAK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNY3CPVYVD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD " "Found entity 1: alt_dspbuilder_cast_GNY3CPVYVD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZ5L7KEUM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017502 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM " "Found entity 1: alt_dspbuilder_cast_GNZ5L7KEUM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZEACPTPO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017505 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO " "Found entity 1: alt_dspbuilder_cast_GNZEACPTPO" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZYD62DLY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017508 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY " "Found entity 1: alt_dspbuilder_cast_GNZYD62DLY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZZO4R4AV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017512 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV " "Found entity 1: alt_dspbuilder_cast_GNZZO4R4AV" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017527 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2I6BJOVH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017533 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH " "Found entity 1: alt_dspbuilder_constant_GN2I6BJOVH" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3HHC36SK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK " "Found entity 1: alt_dspbuilder_constant_GN3HHC36SK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5FET4EJH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017543 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH " "Found entity 1: alt_dspbuilder_constant_GN5FET4EJH" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV-rtl " "Found design unit 1: alt_dspbuilder_constant_GN7YIUCNFV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV " "Found entity 1: alt_dspbuilder_constant_GN7YIUCNFV" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA4WR7CCY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017561 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY " "Found entity 1: alt_dspbuilder_constant_GNA4WR7CCY" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA7AGW6YF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017566 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF " "Found entity 1: alt_dspbuilder_constant_GNA7AGW6YF" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017571 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCIHUZ7LK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK " "Found entity 1: alt_dspbuilder_constant_GNCIHUZ7LK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCWI5QDAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD " "Found entity 1: alt_dspbuilder_constant_GNCWI5QDAD" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDEA2MM7Q-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q " "Found entity 1: alt_dspbuilder_constant_GNDEA2MM7Q" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNENUHZK52-rtl " "Found design unit 1: alt_dspbuilder_constant_GNENUHZK52-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017590 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNENUHZK52 " "Found entity 1: alt_dspbuilder_constant_GNENUHZK52" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHCJTKREU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU " "Found entity 1: alt_dspbuilder_constant_GNHCJTKREU" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gniiaayryz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gniiaayryz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIIAAYRYZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017605 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ " "Found entity 1: alt_dspbuilder_constant_GNIIAAYRYZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnld7js37t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnld7js37t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLD7JS37T-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017615 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T " "Found entity 1: alt_dspbuilder_constant_GNLD7JS37T" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLSC6VFLT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT " "Found entity 1: alt_dspbuilder_constant_GNLSC6VFLT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLUER2G5H-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H " "Found entity 1: alt_dspbuilder_constant_GNLUER2G5H" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNIOISJL5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5 " "Found entity 1: alt_dspbuilder_constant_GNNIOISJL5" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO-rtl " "Found design unit 1: alt_dspbuilder_constant_GNP7U2HOAO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO " "Found entity 1: alt_dspbuilder_constant_GNP7U2HOAO" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQE5XU76S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017635 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S " "Found entity 1: alt_dspbuilder_constant_GNQE5XU76S" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQQLU6SNF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017641 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF " "Found entity 1: alt_dspbuilder_constant_GNQQLU6SNF" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRSDUIWRP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017646 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP " "Found entity 1: alt_dspbuilder_constant_GNRSDUIWRP" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRT4BCWLZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017649 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ " "Found entity 1: alt_dspbuilder_constant_GNRT4BCWLZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017652 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSXLT2IGA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA " "Found entity 1: alt_dspbuilder_constant_GNSXLT2IGA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTHQFUUUC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017659 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC " "Found entity 1: alt_dspbuilder_constant_GNTHQFUUUC" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUEQXKTB7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017663 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7 " "Found entity 1: alt_dspbuilder_constant_GNUEQXKTB7" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUTAAMD7E-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017668 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E " "Found entity 1: alt_dspbuilder_constant_GNUTAAMD7E" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017672 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWFCSDEFM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017677 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM " "Found entity 1: alt_dspbuilder_constant_GNWFCSDEFM" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWN5Z2MHN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017683 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN " "Found entity 1: alt_dspbuilder_constant_GNWN5Z2MHN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZPNJMQE4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4 " "Found entity 1: alt_dspbuilder_constant_GNZPNJMQE4" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF-rtl " "Found design unit 1: alt_dspbuilder_counter_GN4HOFC7WF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017695 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF " "Found entity 1: alt_dspbuilder_counter_GN4HOFC7WF" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6PNIQ74A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A " "Found entity 1: alt_dspbuilder_counter_GN6PNIQ74A" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE-rtl " "Found design unit 1: alt_dspbuilder_counter_GN7Z3LCMEE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE " "Found entity 1: alt_dspbuilder_counter_GN7Z3LCMEE" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJOYHMX5W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017706 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W " "Found entity 1: alt_dspbuilder_counter_GNJOYHMX5W" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJYRI37NB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB " "Found entity 1: alt_dspbuilder_counter_GNJYRI37NB" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNPVW56BJJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ " "Found entity 1: alt_dspbuilder_counter_GNPVW56BJJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6-rtl " "Found design unit 1: alt_dspbuilder_counter_GNRP3VGEH6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017716 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6 " "Found entity 1: alt_dspbuilder_counter_GNRP3VGEH6" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNS5ZU7DCJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017720 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ " "Found entity 1: alt_dspbuilder_counter_GNS5ZU7DCJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO-rtl " "Found design unit 1: alt_dspbuilder_counter_GNU6MGZBEO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO " "Found entity 1: alt_dspbuilder_counter_GNU6MGZBEO" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z-rtl " "Found design unit 1: alt_dspbuilder_counter_GNUIV5TX7Z-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z " "Found entity 1: alt_dspbuilder_counter_GNUIV5TX7Z" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF-rtl " "Found design unit 1: alt_dspbuilder_counter_GNV2B4FLZF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF " "Found entity 1: alt_dspbuilder_counter_GNV2B4FLZF" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnvythofeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnvythofeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU-rtl " "Found design unit 1: alt_dspbuilder_counter_GNVYTHOFEU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017737 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU " "Found entity 1: alt_dspbuilder_counter_GNVYTHOFEU" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU-rtl " "Found design unit 1: alt_dspbuilder_delay_GN3E5TB7KU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU " "Found entity 1: alt_dspbuilder_delay_GN3E5TB7KU" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017744 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017747 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017750 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017752 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017756 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNAM6PTFR4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017759 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4 " "Found entity 1: alt_dspbuilder_delay_GNAM6PTFR4" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNCY3KEQXH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH " "Found entity 1: alt_dspbuilder_delay_GNCY3KEQXH" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNF54IOIE4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017767 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4 " "Found entity 1: alt_dspbuilder_delay_GNF54IOIE4" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG-rtl " "Found design unit 1: alt_dspbuilder_delay_GNG36NZ2PG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017772 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG " "Found entity 1: alt_dspbuilder_delay_GNG36NZ2PG" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N-rtl " "Found design unit 1: alt_dspbuilder_delay_GNGQ56ZS4N-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N " "Found entity 1: alt_dspbuilder_delay_GNGQ56ZS4N" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnibriogpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnibriogpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIBRIOGPR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR " "Found entity 1: alt_dspbuilder_delay_GNIBRIOGPR" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIDQK4WDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH " "Found entity 1: alt_dspbuilder_delay_GNIDQK4WDH" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA-rtl " "Found design unit 1: alt_dspbuilder_delay_GNKPK2IWBA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA " "Found entity 1: alt_dspbuilder_delay_GNKPK2IWBA" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K-rtl " "Found design unit 1: alt_dspbuilder_delay_GNNQSQIG3K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K " "Found entity 1: alt_dspbuilder_delay_GNNQSQIG3K" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQBXYU75H-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017797 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H " "Found entity 1: alt_dspbuilder_delay_GNQBXYU75H" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNTBDM57LR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR " "Found entity 1: alt_dspbuilder_delay_GNTBDM57LR" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUACQWN66-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUACQWN66-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017804 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUACQWN66 " "Found entity 1: alt_dspbuilder_delay_GNUACQWN66" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl " "Found design unit 1: alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017809 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U " "Found entity 1: alt_dspbuilder_extract_bit_GNN5FDHW3U" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_fifo_gnyuewojvp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_fifo_gnyuewojvp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_fifo_GNYUEWOJVP-rtl " "Found design unit 1: alt_dspbuilder_fifo_GNYUEWOJVP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_fifo_GNYUEWOJVP " "Found entity 1: alt_dspbuilder_fifo_GNYUEWOJVP" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_scfifoaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_scfifoaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sCFifoAltr-SYN " "Found design unit 1: alt_dspbuilder_sCFifoAltr-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017818 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sCFifoAltr " "Found entity 1: alt_dspbuilder_sCFifoAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017821 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017833 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017836 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE " "Found entity 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV " "Found entity 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017843 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017847 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS " "Found entity 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbuslogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbuslogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBusLogical " "Found entity 1: alt_dspbuilder_SBusLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU " "Found entity 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH-rtl " "Found design unit 1: alt_dspbuilder_magnitude_GNBHL4WGDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017858 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH " "Found entity 1: alt_dspbuilder_magnitude_GNBHL4WGDH" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN3YPLAG7W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017864 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W " "Found entity 1: alt_dspbuilder_memdelay_GN3YPLAG7W" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN4TPDAUQN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017871 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN " "Found entity 1: alt_dspbuilder_memdelay_GN4TPDAUQN" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNBRIKDQTV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017874 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV " "Found entity 1: alt_dspbuilder_memdelay_GNBRIKDQTV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNC4CQZXMX-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX " "Found entity 1: alt_dspbuilder_memdelay_GNC4CQZXMX" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNDI52L3LZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017881 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ " "Found entity 1: alt_dspbuilder_memdelay_GNDI52L3LZ" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNF7HJJOOI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI " "Found entity 1: alt_dspbuilder_memdelay_GNF7HJJOOI" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNFVL4YT66-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017889 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66 " "Found entity 1: alt_dspbuilder_memdelay_GNFVL4YT66" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNI6WYI4F7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017892 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7 " "Found entity 1: alt_dspbuilder_memdelay_GNI6WYI4F7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMCYDWHIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017897 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR " "Found entity 1: alt_dspbuilder_memdelay_GNMCYDWHIR" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMIZKWFE6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6 " "Found entity 1: alt_dspbuilder_memdelay_GNMIZKWFE6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMYXI7BAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD " "Found entity 1: alt_dspbuilder_memdelay_GNMYXI7BAD" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNN5NKF6I6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017911 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6 " "Found entity 1: alt_dspbuilder_memdelay_GNN5NKF6I6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNHPAZCPO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO " "Found entity 1: alt_dspbuilder_memdelay_GNNHPAZCPO" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNY7HWC5A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A " "Found entity 1: alt_dspbuilder_memdelay_GNNY7HWC5A" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017923 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXTKJER6C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017927 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C " "Found entity 1: alt_dspbuilder_memdelay_GNXTKJER6C" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNY33G4TJP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017932 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP " "Found entity 1: alt_dspbuilder_memdelay_GNY33G4TJP" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNYLPPAGO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017937 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6 " "Found entity 1: alt_dspbuilder_memdelay_GNYLPPAGO6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNZWVQQT43-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43 " "Found entity 1: alt_dspbuilder_memdelay_GNZWVQQT43" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GN7X7SG76C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017948 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C " "Found entity 1: alt_dspbuilder_multiplexer_GN7X7SG76C" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017953 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K " "Found entity 1: alt_dspbuilder_multiplexer_GNAIWAHV3K" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017963 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7 " "Found entity 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4 " "Found entity 1: alt_dspbuilder_multiplexer_GNIM5IEXF4" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017971 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH " "Found entity 1: alt_dspbuilder_multiplexer_GNMRY6PWYH" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7 " "Found entity 1: alt_dspbuilder_multiplexer_GNTG7F5PN7" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017981 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017986 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2 " "Found entity 1: alt_dspbuilder_multiplexer_GNXY3BAFE2" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2GJCFTFE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE " "Found entity 1: alt_dspbuilder_multiplier_GN2GJCFTFE" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017996 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593017996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593017996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018001 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018012 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2RACAKCQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ " "Found entity 1: alt_dspbuilder_multiplier_GN2RACAKCQ" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4LMOW2WU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018020 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU " "Found entity 1: alt_dspbuilder_multiplier_GN4LMOW2WU" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4OQUTWTO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018024 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO " "Found entity 1: alt_dspbuilder_multiplier_GN4OQUTWTO" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN64HZKYCA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018028 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA " "Found entity 1: alt_dspbuilder_multiplier_GN64HZKYCA" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNKTEWW72G-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G " "Found entity 1: alt_dspbuilder_multiplier_GNKTEWW72G" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNSFKO7633-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018036 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633 " "Found entity 1: alt_dspbuilder_multiplier_GNSFKO7633" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNT7YVH2RY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018040 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY " "Found entity 1: alt_dspbuilder_multiplier_GNT7YVH2RY" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNUSAT2VBO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO " "Found entity 1: alt_dspbuilder_multiplier_GNUSAT2VBO" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNWZAKUPA4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018049 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4 " "Found entity 1: alt_dspbuilder_multiplier_GNWZAKUPA4" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ " "Found entity 1: alt_dspbuilder_multiplier_GNXX7E2RLJ" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNYACTWEAF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF " "Found entity 1: alt_dspbuilder_multiplier_GNYACTWEAF" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O " "Found entity 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018068 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNEEONFX37-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018073 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37 " "Found entity 1: alt_dspbuilder_parallel_adder_GNEEONFX37" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018079 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP " "Found entity 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018083 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT " "Found entity 1: alt_dspbuilder_parallel_adder_GNRITCUGPT" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018090 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018093 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I " "Found entity 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018097 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK " "Found entity 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018100 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018104 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018116 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF-rtl " "Found design unit 1: alt_dspbuilder_port_GNH2FMNPFF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF " "Found entity 1: alt_dspbuilder_port_GNH2FMNPFF" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT-rtl " "Found design unit 1: alt_dspbuilder_port_GNJVFJM3AT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018125 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT " "Found entity 1: alt_dspbuilder_port_GNJVFJM3AT" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH-rtl " "Found design unit 1: alt_dspbuilder_port_GNKZFR37ZH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018129 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH " "Found entity 1: alt_dspbuilder_port_GNKZFR37ZH" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnla26ejah.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnla26ejah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNLA26EJAH-rtl " "Found design unit 1: alt_dspbuilder_port_GNLA26EJAH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018134 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNLA26EJAH " "Found entity 1: alt_dspbuilder_port_GNLA26EJAH" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ-rtl " "Found design unit 1: alt_dspbuilder_port_GNU6ZT2WRZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ " "Found entity 1: alt_dspbuilder_port_GNU6ZT2WRZ" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018141 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op " "Found entity 1: alt_dspbuilder_logical_bus_op" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018148 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "Fusion/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018151 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "Fusion/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018157 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/dual_port_ram_sync_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/dual_port_ram_sync_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync_import-rtl " "Found design unit 1: dual_port_ram_sync_import-rtl" {  } { { "Fusion/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/dual_port_ram_sync_import.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018160 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync_import " "Found entity 1: dual_port_ram_sync_import" {  } { { "Fusion/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/dual_port_ram_sync_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/div_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/div_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_import-rtl " "Found design unit 1: div_import-rtl" {  } { { "Fusion/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/div_import.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018163 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_import " "Found entity 1: div_import" {  } { { "Fusion/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/div_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018169 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018172 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018175 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_extract_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_extract_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit-rtl " "Found design unit 1: alt_dspbuilder_extract_bit-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_extract_bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018182 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit " "Found entity 1: alt_dspbuilder_extract_bit" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_extract_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018185 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018188 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_magnitude.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_magnitude.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude-rtl " "Found design unit 1: alt_dspbuilder_magnitude-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018191 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude " "Found entity 1: alt_dspbuilder_magnitude" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/dual_port_ram_sync2_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/dual_port_ram_sync2_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2_import-rtl " "Found design unit 1: dual_port_ram_sync2_import-rtl" {  } { { "Fusion/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/dual_port_ram_sync2_import.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018194 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2_import " "Found entity 1: dual_port_ram_sync2_import" {  } { { "Fusion/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/dual_port_ram_sync2_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/dual_port_ram_sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/dual_port_ram_sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2-rtl " "Found design unit 1: dual_port_ram_sync2-rtl" {  } { { "Fusion/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/dual_port_ram_sync2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018214 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2 " "Found entity 1: dual_port_ram_sync2" {  } { { "Fusion/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/dual_port_ram_sync2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/dual_port_ram_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/dual_port_ram_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync-rtl " "Found design unit 1: dual_port_ram_sync-rtl" {  } { { "Fusion/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/dual_port_ram_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018219 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync " "Found entity 1: dual_port_ram_sync" {  } { { "Fusion/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/dual_port_ram_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/div.v 1 1 " "Found 1 design units, including 1 entities, in source file fusion/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "Fusion/div.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_001 " "Found entity 1: Computer_System_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: Computer_System_avalon_st_adapter_001_timing_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: Computer_System_avalon_st_adapter_001_data_format_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter " "Found entity 1: Computer_System_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Computer_System_avalon_st_adapter_timing_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: Computer_System_avalon_st_adapter_data_format_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018878 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018878 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018878 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593018931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593018966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593018999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593018999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019165 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019249 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019277 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019515 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556593019527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM " "Found entity 1: Computer_System_VGA_SUBSYSTEM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Controller " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_PLL " "Found entity 1: Computer_System_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL " "Found entity 1: Computer_System_SYSTEM_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL_sys_pll " "Found entity 1: Computer_System_SYSTEM_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019882 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_RAM " "Found entity 1: Computer_System_RAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_padding_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_padding_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PADDING_1 " "Found entity 1: Computer_System_PADDING_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019990 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593019990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593019990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020035 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556593020065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_WRITE " "Found entity 1: Computer_System_DMA_WRITE" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA " "Found entity 1: Computer_System_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593020652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593020652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593021598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593021598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593021762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556593030094 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(205) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(205) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(206) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(237) " "Output port \"LEDR\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(192) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(192) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(194) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(200) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(200) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(202) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(207) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(207) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(208) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(208) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(209) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(210) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(212) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(213) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(214) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(215) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(215) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(231) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(231) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(253) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(253) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030241 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593030783 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030783 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030825 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593030857 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030890 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556593030931 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593030932 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556593030932 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593030932 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593030974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593031027 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593031028 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593031067 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593031139 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593031139 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593031139 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556593031139 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593031189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593032660 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593032660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593032882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593032882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593032988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593033701 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|altera_avalon_sc_fifo:buffer " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\"" {  } { { "Computer_System/synthesis/Computer_System.v" "buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593033892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA Computer_System:The_System\|Computer_System_DMA:dma " "Elaborating entity \"Computer_System_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593034044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA.v(165) " "Verilog HDL assignment warning at Computer_System_DMA.v(165): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593034058 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593034097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593034109 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA:dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593034109 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA:dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593034161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593034793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593034906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593034906 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593034906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593035073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593035073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593035093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593035299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593035299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593035325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593036306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593036306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593036344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593036516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593036516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593036552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593036648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593036828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593036828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593036863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593037034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593037034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593037070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593037252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593037252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593037288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_WRITE Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write " "Elaborating entity \"Computer_System_DMA_WRITE\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_write" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593039526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_WRITE.v(161) " "Verilog HDL assignment warning at Computer_System_DMA_WRITE.v(161): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593039642 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_WRITE:dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593039706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve Computer_System:The_System\|localedgepreserve:fusion " "Elaborating entity \"localedgepreserve\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\"" {  } { { "Computer_System/synthesis/Computer_System.v" "fusion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593039813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0 " "Elaborating entity \"localedgepreserve_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\"" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593039865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593039916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040079 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593040079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040138 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593040138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:sink_eop_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:sink_eop_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "sink_eop_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNIM5IEXF4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNIM5IEXF4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593040430 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593040617 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593040617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c0e " "Found entity 1: mux_c0e" {  } { { "db/mux_c0e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_c0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593040732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593040732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c0e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_c0e:auto_generated " "Elaborating entity \"mux_c0e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_c0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593040947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_extract_bit_GNN5FDHW3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit " "Elaborating entity \"alt_dspbuilder_extract_bit_GNN5FDHW3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "extract_bit" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "localedgepreserve_fusion_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNSFKO7633 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNSFKO7633\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593041544 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593041544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_2ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593041649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593041649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2ct:auto_generated " "Elaborating entity \"mult_2ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUYRTQ4QH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNUYRTQ4QH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593041971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pixel_in_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593042528 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593042528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q7k " "Found entity 1: add_sub_q7k" {  } { { "db/add_sub_q7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_q7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593042645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593042645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_q7k:auto_generated " "Elaborating entity \"add_sub_q7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_q7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "b_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN3E5TB7KU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN3E5TB7KU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593042902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNHPAZCPO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNHPAZCPO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593043487 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593043487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cm51 " "Found entity 1: shift_taps_cm51" {  } { { "db/shift_taps_cm51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_cm51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593043600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593043600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_cm51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated " "Elaborating entity \"shift_taps_cm51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjj1 " "Found entity 1: altsyncram_gjj1" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593043729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593043729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2 " "Elaborating entity \"altsyncram_gjj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\"" {  } { { "db/shift_taps_cm51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_cm51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593043743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593045557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593045557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_cm51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_cm51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593045572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593045666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593045666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593045690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593045801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593045801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_cm51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_cm51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593045821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNT7YVH2RY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNT7YVH2RY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593046812 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593046812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbt " "Found entity 1: mult_tbt" {  } { { "db/mult_tbt.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_tbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593046943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593046943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tbt Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_tbt:auto_generated " "Elaborating entity \"mult_tbt\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_tbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593046955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNRITCUGPT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNRITCUGPT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047158 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593047158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_imh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_imh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_imh " "Found entity 1: add_sub_imh" {  } { { "db/add_sub_imh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_imh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593047287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593047287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_imh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated " "Elaborating entity \"add_sub_imh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593047888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593047888 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593047888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lmh " "Found entity 1: add_sub_lmh" {  } { { "db/add_sub_lmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593048002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593048002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated " "Elaborating entity \"add_sub_lmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048357 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593048357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmh " "Found entity 1: add_sub_bmh" {  } { { "db/add_sub_bmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_bmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593048471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593048471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated " "Elaborating entity \"add_sub_bmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593048870 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593048870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fmh " "Found entity 1: add_sub_fmh" {  } { { "db/add_sub_fmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_fmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593048976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593048976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated " "Elaborating entity \"add_sub_fmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593048994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUTAAMD7E Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNUTAAMD7E\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTZ6Z63NN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNTZ6Z63NN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHQ7L56RA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNHQ7L56RA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNF54IOIE4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNF54IOIE4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593049641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593050786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4OQUTWTO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4OQUTWTO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593050836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593050874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593050912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593050925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593050925 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593050925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vbt " "Found entity 1: mult_vbt" {  } { { "db/mult_vbt.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_vbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593051082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593051082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vbt Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_vbt:auto_generated " "Elaborating entity \"mult_vbt\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_vbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593051097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6RUFTBHU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10 " "Elaborating entity \"alt_dspbuilder_cast_GN6RUFTBHU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593052538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593052644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRISZPI4K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11 " "Elaborating entity \"alt_dspbuilder_cast_GNRISZPI4K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593052675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593052684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593052990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593053038 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN64HZKYCA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GN64HZKYCA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053170 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593053170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_49t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_49t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_49t " "Found entity 1: mult_49t" {  } { { "db/mult_49t.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_49t.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593053321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593053321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_49t Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_49t:auto_generated " "Elaborating entity \"mult_49t\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_49t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNFVL4YT66 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNFVL4YT66\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 649 " "Parameter \"tap_distance\" = \"649\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593053680 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593053680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6l51 " "Found entity 1: shift_taps_6l51" {  } { { "db/shift_taps_6l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_6l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593053822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593053822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6l51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated " "Elaborating entity \"shift_taps_6l51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593053839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgj1 " "Found entity 1: altsyncram_hgj1" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593053986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593053986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2 " "Elaborating entity \"altsyncram_hgj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\"" {  } { { "db/shift_taps_6l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_6l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mmf " "Found entity 1: cntr_mmf" {  } { { "db/cntr_mmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_mmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593054156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593054156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_mmf:cntr1 " "Elaborating entity \"cntr_mmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_mmf:cntr1\"" {  } { { "db/shift_taps_6l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_6l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c6h " "Found entity 1: cntr_c6h" {  } { { "db/cntr_c6h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_c6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593054329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593054329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c6h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_c6h:cntr3 " "Elaborating entity \"cntr_c6h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_c6h:cntr3\"" {  } { { "db/shift_taps_6l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_6l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNY3CPVYVD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20 " "Elaborating entity \"alt_dspbuilder_cast_GNY3CPVYVD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "cast20" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNCY3KEQXH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay " "Elaborating entity \"alt_dspbuilder_delay_GNCY3KEQXH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593054605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593056462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593057724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593057768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593058887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593061470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593061495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNV2B4FLZF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNV2B4FLZF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593061586 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNV2B4FLZF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNV2B4FLZF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593061602 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNV2B4FLZF:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593061887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593061916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 642 " "Parameter \"LPM_MODULUS\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593061916 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593061916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5in " "Found entity 1: cntr_5in" {  } { { "db/cntr_5in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_5in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593062097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593062097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_5in:auto_generated " "Elaborating entity \"cntr_5in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_5in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNUIV5TX7Z Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter " "Elaborating entity \"alt_dspbuilder_counter_GNUIV5TX7Z\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062343 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593062355 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNUIV5TX7Z:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 37 " "Parameter \"LPM_MODULUS\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593062402 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593062402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ifn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ifn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ifn " "Found entity 1: cntr_ifn" {  } { { "db/cntr_ifn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_ifn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593062596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593062596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ifn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated " "Elaborating entity \"cntr_ifn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593062762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593062762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\|cmpr_e9c:cmpr1 " "Elaborating entity \"cmpr_e9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\|cmpr_e9c:cmpr1\"" {  } { { "db/cntr_ifn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_ifn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593062982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6PNIQ74A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GN6PNIQ74A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063094 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6PNIQ74A.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6PNIQ74A.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593063108 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GN6PNIQ74A:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 482 " "Parameter \"LPM_MODULUS\" = \"482\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593063151 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593063151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6in " "Found entity 1: cntr_6in" {  } { { "db/cntr_6in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_6in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593063298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593063298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_6in:auto_generated " "Elaborating entity \"cntr_6in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_6in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3HHC36SK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN3HHC36SK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTHQFUUUC Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNTHQFUUUC\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA7AGW6YF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNA7AGW6YF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLD7JS37T Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNLD7JS37T\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZPNJMQE4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNZPNJMQE4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2I6BJOVH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2I6BJOVH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHCJTKREU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNHCJTKREU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLSC6VFLT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNLSC6VFLT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast42" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593063896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7H445KAY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48 " "Elaborating entity \"alt_dspbuilder_cast_GN7H445KAY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast48" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593064366 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593064366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r7k " "Found entity 1: add_sub_r7k" {  } { { "db/add_sub_r7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_r7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593064517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593064517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_r7k:auto_generated " "Elaborating entity \"add_sub_r7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_r7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEBWH7Z3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNEBWH7Z3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7IYG3D6O Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GN7IYG3D6O\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEL6FJM3V Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNEL6FJM3V\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQQLU6SNF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNQQLU6SNF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNP7U2HOAO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNP7U2HOAO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNU3KBQ5HN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNU3KBQ5HN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GN7K3OAUCY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GN7K3OAUCY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCWI5QDAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNCWI5QDAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593064970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDEA2MM7Q Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNDEA2MM7Q\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNJVFJM3AT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNJVFJM3AT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNMRY6PWYH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNMRY6PWYH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593065227 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065269 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593065269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1e " "Found entity 1: mux_r1e" {  } { { "db/mux_r1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_r1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593065417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593065417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated " "Elaborating entity \"mux_r1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2GJCFTFE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2GJCFTFE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593065717 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593065717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_act.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_act.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_act " "Found entity 1: mult_act" {  } { { "db/mult_act.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_act.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593065876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593065876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_act Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_act:auto_generated " "Elaborating entity \"mult_act\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_act:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593065893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GN7X7SG76C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GN7X7SG76C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593066363 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer4|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593066474 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593066474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q1e " "Found entity 1: mux_q1e" {  } { { "db/mux_q1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_q1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593066622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593066622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_q1e:auto_generated " "Elaborating entity \"mux_q1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_q1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNLA26EJAH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNLA26EJAH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "grad_in_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNDI52L3LZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7 " "Elaborating entity \"alt_dspbuilder_memdelay_GNDI52L3LZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593066906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593067068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593067333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593067434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593067434 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593067434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ok51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ok51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ok51 " "Found entity 1: shift_taps_ok51" {  } { { "db/shift_taps_ok51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ok51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593067564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593067564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ok51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated " "Elaborating entity \"shift_taps_ok51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593067583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tcj1 " "Found entity 1: altsyncram_tcj1" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593067866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593067866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tcj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2 " "Elaborating entity \"altsyncram_tcj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\"" {  } { { "db/shift_taps_ok51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ok51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593067891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kjf " "Found entity 1: cntr_kjf" {  } { { "db/cntr_kjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_kjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593068149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593068149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kjf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1 " "Elaborating entity \"cntr_kjf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\"" {  } { { "db/shift_taps_ok51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ok51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593068300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593068300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6 " "Elaborating entity \"cmpr_d9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6\"" {  } { { "db/cntr_kjf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_kjf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63h " "Found entity 1: cntr_63h" {  } { { "db/cntr_63h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_63h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593068502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593068502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_63h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_63h:cntr3 " "Elaborating entity \"cntr_63h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_63h:cntr3\"" {  } { { "db/shift_taps_ok51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ok51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593068713 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593068713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n7k " "Found entity 1: add_sub_n7k" {  } { { "db/add_sub_n7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_n7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593068884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593068884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_n7k:auto_generated " "Elaborating entity \"add_sub_n7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_n7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593068903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMIZKWFE6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMIZKWFE6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593069051 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1556593069051 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNI6WYI4F7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6 " "Elaborating entity \"alt_dspbuilder_memdelay_GNI6WYI4F7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 29 " "Parameter \"tap_distance\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593069346 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593069346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ej51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ej51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ej51 " "Found entity 1: shift_taps_ej51" {  } { { "db/shift_taps_ej51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ej51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593069494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593069494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ej51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated " "Elaborating entity \"shift_taps_ej51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9aj1 " "Found entity 1: altsyncram_9aj1" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593069669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593069669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9aj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2 " "Elaborating entity \"altsyncram_9aj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\"" {  } { { "db/shift_taps_ej51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ej51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ljf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ljf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ljf " "Found entity 1: cntr_ljf" {  } { { "db/cntr_ljf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_ljf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593069838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593069838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ljf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_ljf:cntr1 " "Elaborating entity \"cntr_ljf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_ljf:cntr1\"" {  } { { "db/shift_taps_ej51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ej51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593069863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_73h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_73h " "Found entity 1: cntr_73h" {  } { { "db/cntr_73h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_73h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593070035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593070035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_73h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_73h:cntr3 " "Elaborating entity \"cntr_73h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_73h:cntr3\"" {  } { { "db/shift_taps_ej51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_ej51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNWZAKUPA4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNWZAKUPA4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593070396 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593070396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ct " "Found entity 1: mult_1ct" {  } { { "db/mult_1ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_1ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593070578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593070578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_1ct:auto_generated " "Elaborating entity \"mult_1ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_1ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNU6ZT2WRZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0 " "Elaborating entity \"alt_dspbuilder_port_GNU6ZT2WRZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNG36NZ2PG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNG36NZ2PG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593070874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXTKJER6C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXTKJER6C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593071534 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593071534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_em51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_em51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_em51 " "Found entity 1: shift_taps_em51" {  } { { "db/shift_taps_em51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_em51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593071680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593071680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_em51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated " "Elaborating entity \"shift_taps_em51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jj1 " "Found entity 1: altsyncram_1jj1" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593071854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593071854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2 " "Elaborating entity \"altsyncram_1jj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\"" {  } { { "db/shift_taps_em51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_em51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593071879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_emf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_emf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_emf " "Found entity 1: cntr_emf" {  } { { "db/cntr_emf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_emf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593072070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593072070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_emf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_emf:cntr1 " "Elaborating entity \"cntr_emf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_emf:cntr1\"" {  } { { "db/shift_taps_em51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_em51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593072093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_46h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_46h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_46h " "Found entity 1: cntr_46h" {  } { { "db/cntr_46h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_46h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593072308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593072308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_46h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_46h:cntr3 " "Elaborating entity \"cntr_46h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_46h:cntr3\"" {  } { { "db/shift_taps_em51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_em51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593072333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593073006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNYACTWEAF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNYACTWEAF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593073066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593073136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593073190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593073203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593073204 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593073204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZ5L7KEUM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60 " "Elaborating entity \"alt_dspbuilder_cast_GNZ5L7KEUM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast60" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593074826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593074842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOZDXZSET Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61 " "Elaborating entity \"alt_dspbuilder_cast_GNOZDXZSET\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast61" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593074879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593074897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMCYDWHIR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMCYDWHIR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593075868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593075868 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593075868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vk51 " "Found entity 1: shift_taps_vk51" {  } { { "db/shift_taps_vk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_vk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593076010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593076010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated " "Elaborating entity \"shift_taps_vk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593076031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gj1 " "Found entity 1: altsyncram_3gj1" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593076173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593076173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2 " "Elaborating entity \"altsyncram_3gj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\"" {  } { { "db/shift_taps_vk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_vk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593076201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIBRIOGPR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNIBRIOGPR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "mean_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2RACAKCQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2RACAKCQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077435 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593077435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNEEONFX37 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNEEONFX37\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593077644 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593077644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_amh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_amh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_amh " "Found entity 1: add_sub_amh" {  } { { "db/add_sub_amh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_amh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593077777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593077777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_amh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_amh:auto_generated " "Elaborating entity \"add_sub_amh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_amh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593077796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593078355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593078400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593078424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593078424 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593078424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gmh " "Found entity 1: add_sub_gmh" {  } { { "db/add_sub_gmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_gmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593078589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593078589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_gmh:auto_generated " "Elaborating entity \"add_sub_gmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_gmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593078612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593078974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079032 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593079032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hmh " "Found entity 1: add_sub_hmh" {  } { { "db/add_sub_hmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_hmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593079197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593079197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated " "Elaborating entity \"add_sub_hmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593079518 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593079518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mmh " "Found entity 1: add_sub_mmh" {  } { { "db/add_sub_mmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_mmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593079663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593079663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_mmh:auto_generated " "Elaborating entity \"add_sub_mmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_mmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUDBRONP6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70 " "Elaborating entity \"alt_dspbuilder_cast_GNUDBRONP6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast70" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUW2C7J4Q Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71 " "Elaborating entity \"alt_dspbuilder_cast_GNUW2C7J4Q\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast71" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593079969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593080301 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593080301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dek " "Found entity 1: add_sub_dek" {  } { { "db/add_sub_dek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_dek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593080467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593080467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dek Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_dek:auto_generated " "Elaborating entity \"add_sub_dek\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_dek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNC4CQZXMX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNC4CQZXMX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593080628 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNR4R6OFXK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80 " "Elaborating entity \"alt_dspbuilder_cast_GNR4R6OFXK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "cast80" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNF7HJJOOI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9 " "Elaborating entity \"alt_dspbuilder_memdelay_GNF7HJJOOI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593080956 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593080982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN4TPDAUQN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GN4TPDAUQN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 27 " "Parameter \"tap_distance\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593081291 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593081291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rk51 " "Found entity 1: shift_taps_rk51" {  } { { "db/shift_taps_rk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_rk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593081436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593081436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated " "Elaborating entity \"shift_taps_rk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3dj1 " "Found entity 1: altsyncram_3dj1" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593081614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593081614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3dj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2 " "Elaborating entity \"altsyncram_3dj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\"" {  } { { "db/shift_taps_rk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_rk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mjf " "Found entity 1: cntr_mjf" {  } { { "db/cntr_mjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_mjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593081781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593081781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mjf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_mjf:cntr1 " "Elaborating entity \"cntr_mjf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_mjf:cntr1\"" {  } { { "db/shift_taps_rk51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_rk51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a3h " "Found entity 1: cntr_a3h" {  } { { "db/cntr_a3h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_a3h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593081964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593081964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a3h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_a3h:cntr3 " "Elaborating entity \"cntr_a3h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_a3h:cntr3\"" {  } { { "db/shift_taps_rk51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_rk51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593081992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMYXI7BAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMYXI7BAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593082120 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNY7HWC5A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNY7HWC5A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593082187 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1556593082187 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNZWVQQT43 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNZWVQQT43\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593082250 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1556593082250 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNKTEWW72G Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNKTEWW72G\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593082365 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593082365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iat.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iat " "Found entity 1: mult_iat" {  } { { "db/mult_iat.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_iat.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593082549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593082549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_iat Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_iat:auto_generated " "Elaborating entity \"mult_iat\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_iat:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPPZDVXTY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5 " "Elaborating entity \"alt_dspbuilder_cast_GNPPZDVXTY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNW6I55EUT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNW6I55EUT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593082984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZYD62DLY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNZYD62DLY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNKPK2IWBA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNKPK2IWBA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNY33G4TJP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNY33G4TJP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593083928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 11 " "Parameter \"width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593083928 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593083928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_am51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_am51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_am51 " "Found entity 1: shift_taps_am51" {  } { { "db/shift_taps_am51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_am51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593084085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593084085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_am51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated " "Elaborating entity \"shift_taps_am51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593084103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nij1 " "Found entity 1: altsyncram_nij1" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593084239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593084239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nij1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2 " "Elaborating entity \"altsyncram_nij1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\"" {  } { { "db/shift_taps_am51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_am51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593084264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNH2FMNPFF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0 " "Elaborating entity \"alt_dspbuilder_port_GNH2FMNPFF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4LMOW2WU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4LMOW2WU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593085243 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593085243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ct " "Found entity 1: mult_5ct" {  } { { "db/mult_5ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_5ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593085402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593085402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5ct:auto_generated " "Elaborating entity \"mult_5ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNDV6TKE3O Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNDV6TKE3O\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593085491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086115 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593086115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nmh " "Found entity 1: add_sub_nmh" {  } { { "db/add_sub_nmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_nmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593086247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593086247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nmh:auto_generated " "Elaborating entity \"add_sub_nmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086591 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593086591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_omh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_omh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_omh " "Found entity 1: add_sub_omh" {  } { { "db/add_sub_omh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_omh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593086720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593086720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_omh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_omh:auto_generated " "Elaborating entity \"add_sub_omh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_omh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593086998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593086998 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593086998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593087132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593087132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_pmh:auto_generated " "Elaborating entity \"add_sub_pmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKMAYNGZH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82 " "Elaborating entity \"alt_dspbuilder_cast_GNKMAYNGZH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast82" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZZO4R4AV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83 " "Elaborating entity \"alt_dspbuilder_cast_GNZZO4R4AV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast83" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRSDUIWRP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRSDUIWRP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNRP3VGEH6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNRP3VGEH6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNRP3VGEH6.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNRP3VGEH6.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593087854 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNRP3VGEH6:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593087897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 644 " "Parameter \"LPM_MODULUS\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593087897 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593087897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7in " "Found entity 1: cntr_7in" {  } { { "db/cntr_7in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_7in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593088086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593088086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_7in:auto_generated " "Elaborating entity \"cntr_7in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_7in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN4HOFC7WF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter " "Elaborating entity \"alt_dspbuilder_counter_GN4HOFC7WF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088293 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN4HOFC7WF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN4HOFC7WF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593088314 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GN4HOFC7WF:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 38 " "Parameter \"LPM_MODULUS\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088366 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593088366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jfn " "Found entity 1: cntr_jfn" {  } { { "db/cntr_jfn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_jfn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593088535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593088535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jfn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_jfn:auto_generated " "Elaborating entity \"cntr_jfn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_jfn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJOYHMX5W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNJOYHMX5W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088863 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJOYHMX5W.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJOYHMX5W.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593088888 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNJOYHMX5W:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593088981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 484 " "Parameter \"LPM_MODULUS\" = \"484\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593088981 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593088981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bin " "Found entity 1: cntr_bin" {  } { { "db/cntr_bin.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_bin.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593089175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593089175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bin Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_bin:auto_generated " "Elaborating entity \"cntr_bin\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_bin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593089195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNENUHZK52 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNENUHZK52\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593089461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWN5Z2MHN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNWN5Z2MHN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593089525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNOQTN4QAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNOQTN4QAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593089870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNDDREGCTK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNDDREGCTK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593089960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5FET4EJH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1 " "Elaborating entity \"alt_dspbuilder_constant_GN5FET4EJH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider " "Elaborating entity \"div\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "divider" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3FODBL3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106 " "Elaborating entity \"alt_dspbuilder_cast_GN3FODBL3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast106" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKD3JEUSD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107 " "Elaborating entity \"alt_dspbuilder_cast_GNKD3JEUSD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast107" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5P6ORZXA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108 " "Elaborating entity \"alt_dspbuilder_cast_GN5P6ORZXA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast108" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEIIG67TZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109 " "Elaborating entity \"alt_dspbuilder_cast_GNEIIG67TZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast109" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOEMJJSIT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110 " "Elaborating entity \"alt_dspbuilder_cast_GNOEMJJSIT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast110" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNA5TAMWCZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111 " "Elaborating entity \"alt_dspbuilder_cast_GNA5TAMWCZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast111" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNP5J2CFQQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112 " "Elaborating entity \"alt_dspbuilder_cast_GNP5J2CFQQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast112" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast113" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDHESB5KA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114 " "Elaborating entity \"alt_dspbuilder_cast_GNDHESB5KA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast114" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNT7Y2ULVV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115 " "Elaborating entity \"alt_dspbuilder_cast_GNT7Y2ULVV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast115" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXSA7APAK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117 " "Elaborating entity \"alt_dspbuilder_cast_GNXSA7APAK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast117" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593090991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593091043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593091065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593091065 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593091065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7k " "Found entity 1: add_sub_s7k" {  } { { "db/add_sub_s7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_s7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593091237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593091237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_s7k:auto_generated " "Elaborating entity \"add_sub_s7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_s7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593091260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593091378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593092822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593092848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593094588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593096688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593097088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593097139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593098560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593100528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593100606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593102393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593103925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNBRIKDQTV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNBRIKDQTV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 26 " "Parameter \"tap_distance\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593105503 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593105503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qk51 " "Found entity 1: shift_taps_qk51" {  } { { "db/shift_taps_qk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_qk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593105663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593105663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_qk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated " "Elaborating entity \"shift_taps_qk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1dj1 " "Found entity 1: altsyncram_1dj1" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593105848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593105848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1dj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2 " "Elaborating entity \"altsyncram_1dj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\"" {  } { { "db/shift_taps_qk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_qk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593105878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_ejf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593106026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593106026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ejf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_ejf:cntr1 " "Elaborating entity \"cntr_ejf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_ejf:cntr1\"" {  } { { "db/shift_taps_qk51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_qk51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b3h " "Found entity 1: cntr_b3h" {  } { { "db/cntr_b3h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_b3h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593106234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593106234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b3h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_b3h:cntr3 " "Elaborating entity \"cntr_b3h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_b3h:cntr3\"" {  } { { "db/shift_taps_qk51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_qk51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIDQK4WDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNIDQK4WDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_weight_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNUSAT2VBO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNUSAT2VBO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593106863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593106863 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593106863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBBMDRQ7A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNBBMDRQ7A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram " "Elaborating entity \"dual_port_ram_sync\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "histogram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram " "Elaborating entity \"dual_port_ram_sync2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "acc_histogram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593107706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593107706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593107856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593107856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k6n1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated " "Elaborating entity \"altsyncram_k6n1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNTBDM57LR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay " "Elaborating entity \"alt_dspbuilder_delay_GNTBDM57LR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593107991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNS5ZU7DCJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter " "Elaborating entity \"alt_dspbuilder_counter_GNS5ZU7DCJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108053 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593108064 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_counter_GNS5ZU7DCJ:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108109 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593108109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pen " "Found entity 1: cntr_pen" {  } { { "db/cntr_pen.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_pen.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593108301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593108301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pen Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_pen:auto_generated " "Elaborating entity \"cntr_pen\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_pen:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593108466 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108533 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593108533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eti " "Found entity 1: add_sub_eti" {  } { { "db/add_sub_eti.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_eti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593108709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593108709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eti Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_eti:auto_generated " "Elaborating entity \"add_sub_eti\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_eti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593108966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593108967 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593108967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o7k " "Found entity 1: add_sub_o7k" {  } { { "db/add_sub_o7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_o7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593109146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593109146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_o7k:auto_generated " "Elaborating entity \"add_sub_o7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_o7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIIAAYRYZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNIIAAYRYZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNKUBZL4TE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNKUBZL4TE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNUQ2R64DV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNUQ2R64DV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLUER2G5H Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNLUER2G5H\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNTG7F5PN7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNTG7F5PN7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593109956 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593109996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593109996 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593109996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_u1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u1e " "Found entity 1: mux_u1e" {  } { { "db/mux_u1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_u1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593110147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593110147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated " "Elaborating entity \"mux_u1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNCMV7Z7A7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNCMV7Z7A7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gp:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110556 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593110556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hif " "Found entity 1: mux_hif" {  } { { "db/mux_hif.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_hif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593110713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593110713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hif Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_hif:auto_generated " "Elaborating entity \"mux_hif\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_hif:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNXY3BAFE2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNXY3BAFE2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593110853 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593110893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593110893 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593110893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1e " "Found entity 1: mux_l1e" {  } { { "db/mux_l1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_l1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593111057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593111057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_l1e:auto_generated " "Elaborating entity \"mux_l1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_l1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNXX7E2RLJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNXX7E2RLJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593111579 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593111579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ct " "Found entity 1: mult_3ct" {  } { { "db/mult_3ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mult_3ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593111738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593111738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_3ct:auto_generated " "Elaborating entity \"mult_3ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_3ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNGQ56ZS4N Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNGQ56ZS4N\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNNQSQIG3K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNNQSQIG3K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593111965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQE5XU76S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14 " "Elaborating entity \"alt_dspbuilder_constant_GNQE5XU76S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant14" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSXLT2IGA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNSXLT2IGA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJYRI37NB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1 " "Elaborating entity \"alt_dspbuilder_counter_GNJYRI37NB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112116 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJYRI37NB.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJYRI37NB.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593112118 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNJYRI37NB:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112194 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593112194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdn " "Found entity 1: cntr_gdn" {  } { { "db/cntr_gdn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_gdn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593112395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593112395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gdn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_gdn:auto_generated " "Elaborating entity \"cntr_gdn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_gdn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWFCSDEFM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant_1 " "Elaborating entity \"alt_dspbuilder_constant_GNWFCSDEFM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant_1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUACQWN66 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5 " "Elaborating entity \"alt_dspbuilder_delay_GNUACQWN66\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNPVW56BJJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3 " "Elaborating entity \"alt_dspbuilder_counter_GNPVW56BJJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112650 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNPVW56BJJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNPVW56BJJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593112651 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNPVW56BJJ:counter3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593112723 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593112723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oen " "Found entity 1: cntr_oen" {  } { { "db/cntr_oen.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_oen.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593112923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593112923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oen Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_oen:auto_generated " "Elaborating entity \"cntr_oen\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_oen:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593112942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQBXYU75H Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4 " "Elaborating entity \"alt_dspbuilder_delay_GNQBXYU75H\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593113188 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113228 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593113228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593113385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593113385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNAIWAHV3K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNAIWAHV3K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593113690 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight1:localedgepreserve_fusion_cal_weight1_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593113719 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593113719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_40e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593113846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593113846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNU3FOKJ6W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174 " "Elaborating entity \"alt_dspbuilder_cast_GNU3FOKJ6W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast174" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593113969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHIWMUP5U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175 " "Elaborating entity \"alt_dspbuilder_cast_GNHIWMUP5U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast175" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOFO5NIX3 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177 " "Elaborating entity \"alt_dspbuilder_cast_GNOFO5NIX3\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast177" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6OFM6A6B Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178 " "Elaborating entity \"alt_dspbuilder_cast_GN6OFM6A6B\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast178" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNAMS3PPNH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181 " "Elaborating entity \"alt_dspbuilder_cast_GNAMS3PPNH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast181" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast182" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5JC4724B Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183 " "Elaborating entity \"alt_dspbuilder_cast_GN5JC4724B\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast183" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPFJ7B3O7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184 " "Elaborating entity \"alt_dspbuilder_cast_GNPFJ7B3O7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast184" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVKZTMEYW Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185 " "Elaborating entity \"alt_dspbuilder_cast_GNVKZTMEYW\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast185" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast189" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQQ42CR65 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast193 " "Elaborating entity \"alt_dspbuilder_cast_GNQQ42CR65\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast193\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast193" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast193\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast193\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSKTJRCBQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast195 " "Elaborating entity \"alt_dspbuilder_cast_GNSKTJRCBQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast195\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast195" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast195\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast195\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXDXNUGW4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast201 " "Elaborating entity \"alt_dspbuilder_cast_GNXDXNUGW4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast201\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast201" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast201\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast201\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRXYRYI2J Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast205 " "Elaborating entity \"alt_dspbuilder_cast_GNRXYRYI2J\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast205\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast205" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast205\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast205\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBKDIMZSI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast206 " "Elaborating entity \"alt_dspbuilder_cast_GNBKDIMZSI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast206\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast206" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast206\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast206\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593114969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNDZ2WJEB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast209 " "Elaborating entity \"alt_dspbuilder_cast_GNNDZ2WJEB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast209\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast209" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast209\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast209\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQ4YFQS5C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast211 " "Elaborating entity \"alt_dspbuilder_cast_GNQ4YFQS5C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast211\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast211" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast211\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast211\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJYJUBV3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast212 " "Elaborating entity \"alt_dspbuilder_cast_GNJYJUBV3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast212\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast212" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast212\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast212\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZEACPTPO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast214 " "Elaborating entity \"alt_dspbuilder_cast_GNZEACPTPO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast214\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast214" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast214\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast214\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNQZKMK3E Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215 " "Elaborating entity \"alt_dspbuilder_cast_GNNQZKMK3E\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast215" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593115517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593116010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast215\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593116034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5UGBMOKS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast216 " "Elaborating entity \"alt_dspbuilder_cast_GN5UGBMOKS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast216\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast216" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593116052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast216\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast216\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593116067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSR6E4BZE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast217 " "Elaborating entity \"alt_dspbuilder_cast_GNSR6E4BZE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast217\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast217" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593116776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast217\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast217\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593117537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDTOV7QCB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast218 " "Elaborating entity \"alt_dspbuilder_cast_GNDTOV7QCB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast218\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast218" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593118857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast218\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast218\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593118874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593118938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593118972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN7Z3LCMEE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN7Z3LCMEE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593119051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593119512 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593120466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593121622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 646 " "Parameter \"LPM_MODULUS\" = \"646\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593121622 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593121622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_din.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_din.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_din " "Found entity 1: cntr_din" {  } { { "db/cntr_din.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_din.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593121955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593121955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_din Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_din:auto_generated " "Elaborating entity \"cntr_din\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_din:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593121974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNU6MGZBEO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter " "Elaborating entity \"alt_dspbuilder_counter_GNU6MGZBEO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593122219 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNU6MGZBEO.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNU6MGZBEO.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593122466 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0|alt_dspbuilder_counter_GNU6MGZBEO:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593122490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593123389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 7 " "Parameter \"LPM_MODULUS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593123389 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593123389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdn " "Found entity 1: cntr_sdn" {  } { { "db/cntr_sdn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_sdn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593123567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593123567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sdn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated " "Elaborating entity \"cntr_sdn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593123588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593123744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593123744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\|cmpr_b9c:cmpr1 " "Elaborating entity \"cmpr_b9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\|cmpr_b9c:cmpr1\"" {  } { { "db/cntr_sdn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_sdn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593123765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593124986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNVYTHOFEU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNVYTHOFEU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125120 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNVYTHOFEU.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNVYTHOFEU.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593125340 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0|alt_dspbuilder_counter_GNVYTHOFEU:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 486 " "Parameter \"LPM_MODULUS\" = \"486\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593125388 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593125388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ein.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ein.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ein " "Found entity 1: cntr_ein" {  } { { "db/cntr_ein.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_ein.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593125584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593125584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ein Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ein:auto_generated " "Elaborating entity \"cntr_ein\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ein:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNIOISJL5 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNNIOISJL5:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNNIOISJL5\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNNIOISJL5:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593125937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUEQXKTB7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNUEQXKTB7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCIHUZ7LK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNCIHUZ7LK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN7YIUCNFV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GN7YIUCNFV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOUVIOKVB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227 " "Elaborating entity \"alt_dspbuilder_cast_GNOUVIOKVB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "cast227" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593126988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593127142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593127548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593127814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593127913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593127933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593127933 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593127933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7k " "Found entity 1: add_sub_l7k" {  } { { "db/add_sub_l7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_l7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593128075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593128075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_l7k:auto_generated " "Elaborating entity \"add_sub_l7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_l7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_magnitude_GNBHL4WGDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude " "Elaborating entity \"alt_dspbuilder_magnitude_GNBHL4WGDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "magnitude" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborating entity \"LPM_ABS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "Magi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593128362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ABS " "Parameter \"LPM_TYPE\" = \"LPM_ABS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593128362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593128362 ""}  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593128362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\", which is child of megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kqc " "Found entity 1: add_sub_kqc" {  } { { "db/add_sub_kqc.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_kqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593128600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593128600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kqc Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_kqc:auto_generated " "Elaborating entity \"add_sub_kqc\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_kqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593128977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNN5NKF6I6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNN5NKF6I6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 644 " "Parameter \"tap_distance\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593129550 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593129550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1l51 " "Found entity 1: shift_taps_1l51" {  } { { "db/shift_taps_1l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_1l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593129708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593129708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1l51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated " "Elaborating entity \"shift_taps_1l51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gj1 " "Found entity 1: altsyncram_7gj1" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593129899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593129899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2 " "Elaborating entity \"altsyncram_7gj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\"" {  } { { "db/shift_taps_1l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_1l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593129929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gmf " "Found entity 1: cntr_gmf" {  } { { "db/cntr_gmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_gmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593130081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593130081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_gmf:cntr1 " "Elaborating entity \"cntr_gmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_gmf:cntr1\"" {  } { { "db/shift_taps_1l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_1l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_66h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_66h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_66h " "Found entity 1: cntr_66h" {  } { { "db/cntr_66h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_66h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593130326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593130326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_66h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_66h:cntr3 " "Elaborating entity \"cntr_66h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_66h:cntr3\"" {  } { { "db/shift_taps_1l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_1l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNYLPPAGO6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNYLPPAGO6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 4 " "Parameter \"tap_distance\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593130757 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593130757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nh51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nh51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nh51 " "Found entity 1: shift_taps_nh51" {  } { { "db/shift_taps_nh51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_nh51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593130903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593130903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nh51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated " "Elaborating entity \"shift_taps_nh51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593130924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6j1 " "Found entity 1: altsyncram_j6j1" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593131097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593131097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6j1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2 " "Elaborating entity \"altsyncram_j6j1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\"" {  } { { "db/shift_taps_nh51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_nh51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593131127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mhf " "Found entity 1: cntr_mhf" {  } { { "db/cntr_mhf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_mhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593131291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593131291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mhf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_mhf:cntr1 " "Elaborating entity \"cntr_mhf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_mhf:cntr1\"" {  } { { "db/shift_taps_nh51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_nh51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593131321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593131484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593131484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d1h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_d1h:cntr3 " "Elaborating entity \"cntr_d1h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_d1h:cntr3\"" {  } { { "db/shift_taps_nh51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_nh51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593131512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "pipelined_adder3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593132405 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593132405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aek " "Found entity 1: add_sub_aek" {  } { { "db/add_sub_aek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/add_sub_aek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593132578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593132578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aek Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated " "Elaborating entity \"add_sub_aek\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593132601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNAM6PTFR4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNAM6PTFR4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNNQ3FWLTP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNNQ3FWLTP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNAIUQX2FS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNAIUQX2FS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593133999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593134029 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNZIK3BHQU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNZIK3BHQU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593134138 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNKZFR37ZH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0 " "Elaborating entity \"alt_dspbuilder_port_GNKZFR37ZH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "grad_y_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast243 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast243\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "cast243" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast243\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast243\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593134513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGHP3W5LB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251 " "Elaborating entity \"alt_dspbuilder_cast_GNGHP3W5LB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "cast251" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593136196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593136263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast251\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593136289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593136324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593136570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593138571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593139693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593141347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN3YPLAG7W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN3YPLAG7W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593142924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593142956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593143206 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593143206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pk51 " "Found entity 1: shift_taps_pk51" {  } { { "db/shift_taps_pk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_pk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593143323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593143323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_pk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated " "Elaborating entity \"shift_taps_pk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcj1 " "Found entity 1: altsyncram_vcj1" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593143503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593143503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2 " "Elaborating entity \"altsyncram_vcj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\"" {  } { { "db/shift_taps_pk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_pk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7YNIFSF6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284 " "Elaborating entity \"alt_dspbuilder_cast_GN7YNIFSF6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast284" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast284\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJ6DWMNK6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast292 " "Elaborating entity \"alt_dspbuilder_cast_GNJ6DWMNK6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast292\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast292" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast292\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast292\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMBFHMJNM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNMBFHMJNM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593143998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA4WR7CCY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNA4WR7CCY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRT4BCWLZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRT4BCWLZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNMCLODSEX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNMCLODSEX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_fifo_GNYUEWOJVP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1 " "Elaborating entity \"alt_dspbuilder_fifo_GNYUEWOJVP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "fifo_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sCFifoAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi " "Elaborating entity \"alt_dspbuilder_sCFifoAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\"" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" "FIFOi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNYUEWOJVP.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593144809 ""}  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593144809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_g3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_g3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_g3o1 " "Found entity 1: scfifo_g3o1" {  } { { "db/scfifo_g3o1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_g3o1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593144939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593144939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_g3o1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated " "Elaborating entity \"scfifo_g3o1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593144957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mve1 " "Found entity 1: a_dpfifo_mve1" {  } { { "db/a_dpfifo_mve1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_mve1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593145014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593145014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mve1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo " "Elaborating entity \"a_dpfifo_mve1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\"" {  } { { "db/scfifo_g3o1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_g3o1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593145035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3bf " "Found entity 1: a_fefifo_3bf" {  } { { "db/a_fefifo_3bf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_fefifo_3bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593145101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593145101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3bf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|a_fefifo_3bf:fifo_state " "Elaborating entity \"a_fefifo_3bf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|a_fefifo_3bf:fifo_state\"" {  } { { "db/a_dpfifo_mve1.tdf" "fifo_state" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_mve1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593145142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_di7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593145288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw " "Elaborating entity \"cntr_di7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw\"" {  } { { "db/a_fefifo_3bf.tdf" "count_usedw" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_fefifo_3bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593145343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2v1 " "Found entity 1: altsyncram_p2v1" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593145507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593145507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2v1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram " "Elaborating entity \"altsyncram_p2v1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\"" {  } { { "db/a_dpfifo_mve1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_mve1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593145547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_1ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593145678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593145678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|cntr_1ib:rd_ptr_count " "Elaborating entity \"cntr_1ib\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|cntr_1ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_mve1.tdf" "rd_ptr_count" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_mve1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593145723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPNPPC3MH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast294 " "Elaborating entity \"alt_dspbuilder_cast_GNPNPPC3MH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast294\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "cast294" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast294\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNPNPPC3MH:cast294\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPNPPC3MH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNFNL24BQQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast296 " "Elaborating entity \"alt_dspbuilder_cast_GNFNL24BQQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast296\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "cast296" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast296\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNFNL24BQQ:cast296\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Fusion/hdl/alt_dspbuilder_cast_GNFNL24BQQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PADDING_1 Computer_System:The_System\|Computer_System_PADDING_1:padding_1 " "Elaborating entity \"Computer_System_PADDING_1\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "padding_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593146953 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593146954 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593146993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593147038 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593147038 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_RAM Computer_System:The_System\|Computer_System_RAM:ram " "Elaborating entity \"Computer_System_RAM\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "the_altsyncram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593147351 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593147351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib22 " "Found entity 1: altsyncram_ib22" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593147686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593147686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ib22 Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated " "Elaborating entity \"altsyncram_ib22\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593147900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593147900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_ib22.tdf" "decode2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593147928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593148142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593148142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_ib22.tdf" "mux4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_delay Computer_System:The_System\|altera_avalon_st_delay:st_delay " "Elaborating entity \"altera_avalon_st_delay\" for hierarchy \"Computer_System:The_System\|altera_avalon_st_delay:st_delay\"" {  } { { "Computer_System/synthesis/Computer_System.v" "st_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_st_delay_reg Computer_System:The_System\|altera_avalon_st_delay:st_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U " "Elaborating entity \"altera_st_delay_reg\" for hierarchy \"Computer_System:The_System\|altera_avalon_st_delay:st_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" "DELAY_PORT\[0\].U" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_st_delay.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL_sys_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "sys_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556593148775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148775 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593148775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "reset_from_locked" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556593148926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593148927 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593148927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593148966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593149009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593149055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593149071 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593149071 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_dual_clock_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593149118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593150058 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593150058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593150283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593150283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593150380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593150380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593150631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593150631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593150794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593150794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593150823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593151642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593151642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593151674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593152040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593152040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "video_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152403 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556593152424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593152424 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593152424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593152489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593152514 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593152514 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593152515 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556593152515 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593153202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593153786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593153800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593153801 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593153801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593153990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593153990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593154323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593154323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593154415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593154415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593154510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593154510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593154739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593154739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593154844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593154844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593154891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_rgb_resampler" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593155550 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_dma_address_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593155950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_2_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593156492 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593156988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593157692 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593157692 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593157692 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556593157847 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556593157848 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593157911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "ram_s1_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_dma_address_translator_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593158825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593159970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593160013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593160043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593161945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593162835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "video_dma_address_translator_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/Computer_System.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_data_format_adapter_0 Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"Computer_System_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_timing_adapter_0 Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Computer_System_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_avalon_st_adapter_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Computer_System_avalon_st_adapter_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556593163560 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_avalon_st_adapter:avalon_st_adapter|Computer_System_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_001_data_format_adapter_0 Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"Computer_System_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_001_timing_adapter_0 Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Computer_System_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" "timing_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_001.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593163807 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1556593186660 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1556593186660 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1556593186660 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1556593186661 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1556593186661 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_DMA:dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_f3i1.tdf" 277 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_DMA.v" 245 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 660 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA:dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556593196104 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 834 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_SYSTEM_PLL:system_pll|Computer_System_SYSTEM_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556593196104 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556593196104 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196135 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 377 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 868 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593196135 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556593196135 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556593196135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593235032 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593261060 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556593261060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593261423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593261424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593261424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593261424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593261424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593261424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_luv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_luv " "Found entity 1: shift_taps_luv" {  } { { "db/shift_taps_luv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_luv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593261584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593261584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofc1 " "Found entity 1: altsyncram_ofc1" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ofc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593261778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593261778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593261956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593261956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593262142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593262143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2an1 " "Found entity 1: altsyncram_2an1" {  } { { "db/altsyncram_2an1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_2an1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593262295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593262295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593262581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593262581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593262581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1tv " "Found entity 1: shift_taps_1tv" {  } { { "db/shift_taps_1tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_1tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593262693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593262693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_scc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_scc1 " "Found entity 1: altsyncram_scc1" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_scc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593262841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593262841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593262988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593262988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593263199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593263199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593263639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593263639 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593263639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6n1 " "Found entity 1: altsyncram_o6n1" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593263796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593263796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593264163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593264163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hbv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hbv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hbv " "Found entity 1: shift_taps_hbv" {  } { { "db/shift_taps_hbv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_hbv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593264289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593264289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_lcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593264458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593264458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593264705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593264705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593264705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icn1 " "Found entity 1: altsyncram_icn1" {  } { { "db/altsyncram_icn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_icn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593264906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593264906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593265562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593265563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593265563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593265563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556593265563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556593265563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nuv " "Found entity 1: shift_taps_nuv" {  } { { "db/shift_taps_nuv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/shift_taps_nuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593265689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593265689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfc1 " "Found entity 1: altsyncram_gfc1" {  } { { "db/altsyncram_gfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556593265974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593265974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "54 " "54 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556593271874 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593272392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[0\] GND " "Pin \"HexDigit:Digit0\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[1\] GND " "Pin \"HexDigit:Digit0\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[2\] GND " "Pin \"HexDigit:Digit0\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[3\] GND " "Pin \"HexDigit:Digit0\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[4\] GND " "Pin \"HexDigit:Digit0\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[5\] GND " "Pin \"HexDigit:Digit0\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[6\] VCC " "Pin \"HexDigit:Digit0\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit0|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[0\] GND " "Pin \"HexDigit:Digit1\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[1\] GND " "Pin \"HexDigit:Digit1\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[2\] GND " "Pin \"HexDigit:Digit1\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[3\] GND " "Pin \"HexDigit:Digit1\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[4\] GND " "Pin \"HexDigit:Digit1\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[5\] GND " "Pin \"HexDigit:Digit1\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[6\] VCC " "Pin \"HexDigit:Digit1\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit1|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[0\] GND " "Pin \"HexDigit:Digit2\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[1\] GND " "Pin \"HexDigit:Digit2\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[2\] GND " "Pin \"HexDigit:Digit2\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[3\] GND " "Pin \"HexDigit:Digit2\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[4\] GND " "Pin \"HexDigit:Digit2\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[5\] GND " "Pin \"HexDigit:Digit2\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[6\] VCC " "Pin \"HexDigit:Digit2\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit2|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[0\] GND " "Pin \"HexDigit:Digit3\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[1\] GND " "Pin \"HexDigit:Digit3\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[2\] GND " "Pin \"HexDigit:Digit3\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[3\] GND " "Pin \"HexDigit:Digit3\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[4\] GND " "Pin \"HexDigit:Digit3\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[5\] GND " "Pin \"HexDigit:Digit3\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[6\] VCC " "Pin \"HexDigit:Digit3\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593272876 "|DE1_SoC_Computer|HexDigit:Digit3|segs[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556593272876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556593273158 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556593273158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556593273158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556593273158 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593273259 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593293118 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556593293118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|vga_SYNC GND " "Pin \"Computer_System:The_System\|vga_SYNC\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/Computer_System.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556593293126 "|DE1_SoC_Computer|Computer_System:The_System|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556593293126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1480 " "1480 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556593303203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16666 " "Implemented 16666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15368 " "Implemented 15368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_RAMS" "1089 " "Implemented 1089 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556593303853 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1556593303853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556593303853 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593305344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556593305747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556593308628 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556593308628 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556593308628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556593308628 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1556593308628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556593308628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593311056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1566 " "Peak virtual memory: 1566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556593603842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 10:06:43 2019 " "Processing ended: Tue Apr 30 10:06:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556593603842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:33 " "Elapsed time: 00:10:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556593603842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:50 " "Total CPU time (on all processors): 00:09:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556593603842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556593603842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556593621040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556593621043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 10:06:51 2019 " "Processing started: Tue Apr 30 10:06:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556593621043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556593621043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556593621043 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593635139 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Computer_System:The_System " "Previously generated Fitter netlist for partition \"Computer_System:The_System\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1556593638489 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1556593638489 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System:The_System " "Using synthesis netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593638489 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593642149 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "multi_hier " "Using synthesis netlist for partition \"multi_hier\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593644805 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1556593647493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 4 0 0 " "Adding 17 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556593648243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593648243 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "47 " "Found 47 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1556593650352 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "17 " "Found 17 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1556593650352 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll Computer_System:The_System\|vga_clk_clk " "Partition port \"Computer_System:The_System\|vga_clk_clk\", driven by node \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1556593650368 "|DE1_SoC_Computer|Computer_System:The_System|vga_clk_clk"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1556593650368 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1556593650665 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1556593650665 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1556593650696 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1556593650696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593653305 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1556593653305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17552 " "Implemented 17552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15409 " "Implemented 15409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_RAMS" "1089 " "Implemented 1089 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1556593653368 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556593653368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1556593653368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 36 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556593655071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 10:07:35 2019 " "Processing ended: Tue Apr 30 10:07:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556593655071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556593655071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556593655071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556593655071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556593663171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556593663171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 10:07:37 2019 " "Processing started: Tue Apr 30 10:07:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556593663171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556593663171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556593663171 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1556593663562 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1556593663562 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1556593663562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556593665234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556593665656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556593665749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556593665749 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1556593666124 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1556593666124 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1556593666171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556593667593 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "2.82 1 0 5 " "Fitter is preserving placement for 2.82 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 5 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1556593677517 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556593679877 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556593682017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 366 " "No exact pin location assignment(s) for 46 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1556593683298 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556593709210 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y74_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y74_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1556593710609 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1556593710609 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G12 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556593712240 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 12843 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 12843 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556593712240 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G4 " "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556593712240 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556593712240 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]~CLKENA0 4771 global CLKCTRL_G9 " "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]~CLKENA0 with 4771 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1556593712240 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556593712240 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556593712240 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556593712240 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556593722782 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1556593722782 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556593723110 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556593723219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1556593723219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593724501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593724938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593724938 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593724938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593724954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593724954 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593724954 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556593725391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725391 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725407 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725423 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725438 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725438 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725438 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725454 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725454 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725454 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725485 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725501 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725501 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725501 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725501 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725516 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725532 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725548 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725548 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725548 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725548 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725563 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725579 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725595 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556593725595 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1556593725610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1556593725610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556593725610 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556593725610 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556593725798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556593725798 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556593725798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556593725798 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556593725798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556593725798 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556593725891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556593725891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556593727454 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1556593727454 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556593727532 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1556593727532 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556593727548 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556593727548 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556593727548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556593731474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556593731479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556593731500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556593731554 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556593731811 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556593731812 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1556593731812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556593731812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556593731927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556593731982 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556593732040 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556593744578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "29 Block RAM " "Packed 29 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556593744625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1185 DSP block " "Packed 1185 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556593744625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "169 " "Created 169 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1556593744625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556593744625 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556593746907 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556593746907 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:09 " "Fitter preparation operations ending: elapsed time is 00:01:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556593746907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556593759492 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_2\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[9\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[9\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[8\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[8\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[0\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[0\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[1\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[1\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[2\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[2\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[3\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[3\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[4\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[4\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[5\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[5\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[6\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[6\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[7\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[7\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|out_payload\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[9\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[9\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[8\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[8\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[0\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[0\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[1\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[1\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[2\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[2\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[3\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[3\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[4\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[4\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[5\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[5\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[6\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[6\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[7\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[7\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|out_payload\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 57 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 89 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 121 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 153 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 185 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 217 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 249 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 281 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a32 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1081 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a33 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1113 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a34 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1145 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a35 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1177 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a36 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1209 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a37 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1241 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a38 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1273 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a39 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1305 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a64 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2105 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a65 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2137 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a66 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2169 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a67 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2201 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a68 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2233 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a69 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2265 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a70 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2297 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a71 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2329 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a96 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3129 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a97 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3161 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a98 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3193 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a99 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3225 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a100 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3257 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a101 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3289 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a102 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3321 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a103 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3353 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 313 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 345 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 377 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 409 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 441 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 473 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 505 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 537 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a40 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1337 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a41 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1369 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a42 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1401 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a43 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1433 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a44 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1465 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a45 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1497 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a46 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1529 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a47 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1561 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a72 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2361 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a73 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2393 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a74 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2425 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a75 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2457 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a76 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2489 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a77 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2521 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a78 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2553 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a79 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2585 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a104 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3385 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a105 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3417 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a106 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3449 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a107 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3481 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a108 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3513 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a109 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3545 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a110 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3577 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a111 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3609 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 569 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 601 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 633 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 665 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 697 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 729 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 761 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 793 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a48 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1593 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a49 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1625 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a50 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1657 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a51 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1689 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a52 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1721 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a53 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1753 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a54 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1785 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a55 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1817 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a80 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2617 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a81 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2649 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a82 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2681 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a83 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2713 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a84 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2745 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a85 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2777 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a86 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2809 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a87 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2841 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a112 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3641 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a113 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3673 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a114 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3705 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a115 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3737 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a116 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3769 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a117 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3801 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a118 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3833 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a119 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3865 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 825 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 857 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 889 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 921 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 953 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 985 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1017 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1049 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a56 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1849 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a57 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1881 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a58 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1913 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a59 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1945 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a60 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 1977 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a61 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2009 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a62 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2041 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a63 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2073 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a88 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2873 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a89 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2905 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a90 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2937 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a91 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 2969 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a92 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3001 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a93 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3033 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a94 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3065 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a95 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3097 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a120 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3897 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a121 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3929 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a122 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3961 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a123 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 3993 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a124 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4025 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a125 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4057 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a126 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4089 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a127 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4121 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a128 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4153 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a129 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4185 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a130 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4217 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a131 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4249 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a132 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4281 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a133 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4313 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a134 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4345 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a135 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4377 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a160 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5177 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a161 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5209 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a162 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5241 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a163 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5273 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a164 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5305 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a165 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5337 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a166 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5369 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a167 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5401 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a192 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6201 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a193 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6233 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a194 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6265 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a195 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6297 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a196 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6329 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a197 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6361 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a198 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6393 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a199 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6425 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a224 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7225 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a225 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7257 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a226 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7289 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a227 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7321 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a228 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7353 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a229 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7385 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a230 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7417 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a231 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7449 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a136 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4409 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a137 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4441 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a138 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4473 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a139 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4505 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a140 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4537 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a141 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4569 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a142 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4601 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a143 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4633 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a168 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5433 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a169 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5465 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a170 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5497 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a171 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5529 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a172 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5561 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a173 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5593 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a174 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5625 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a175 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5657 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a200 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6457 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a201 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6489 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a202 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6521 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a203 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6553 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a204 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6585 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a205 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6617 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a206 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6649 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a207 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6681 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a232 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7481 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a233 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7513 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a234 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7545 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a235 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7577 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a236 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7609 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a237 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7641 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a238 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7673 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a239 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7705 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a144 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4665 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a145 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4697 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a146 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4729 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a147 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4761 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a148 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4793 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a149 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4825 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a150 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4857 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a151 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4889 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a176 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5689 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a177 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5721 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a178 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5753 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a179 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5785 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a180 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5817 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a181 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5849 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a182 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5881 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a183 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5913 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a208 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6713 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a209 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6745 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a210 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6777 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a211 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6809 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a212 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6841 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a213 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6873 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a214 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6905 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a215 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6937 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a240 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7737 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a241 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7769 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a242 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7801 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a243 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7833 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a244 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7865 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a245 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7897 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a246 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7929 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a247 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7961 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a152 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4921 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a153 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4953 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a154 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 4985 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a155 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5017 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a156 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5049 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a157 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5081 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a158 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5113 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a159 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5145 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a184 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5945 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a185 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 5977 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a186 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6009 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a187 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6041 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a188 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6073 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a189 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6105 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a190 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6137 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a191 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6169 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a216 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 6969 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a217 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7001 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a218 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7033 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a219 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7065 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a220 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7097 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a221 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7129 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a222 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7161 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a223 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7193 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a248 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 7993 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a249 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8025 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a250 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8057 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a251 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8089 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a252 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8121 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a253 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8153 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a254 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8185 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a255 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8217 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a272 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8761 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a273 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8793 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a274 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8825 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a275 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8857 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a276 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8889 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a277 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8921 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a278 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8953 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a279 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8985 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a280 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9017 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a281 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9049 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a282 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9081 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a283 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9113 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a284 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9145 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a285 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9177 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a286 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9209 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a287 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9241 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a256 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8249 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a257 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8281 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a258 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8313 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a259 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8345 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a260 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8377 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a261 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8409 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a262 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8441 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a263 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8473 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a264 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8505 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a265 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8537 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a266 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8569 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a267 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8601 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a268 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8633 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a269 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8665 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a270 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8697 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a271 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 8729 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a296 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9529 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a297 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9561 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a298 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9593 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a299 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9625 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a300 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9657 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a301 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9689 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a302 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9721 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a303 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9753 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a288 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9273 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a289 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9305 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a290 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9337 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a291 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9369 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a292 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9401 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a293 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9433 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a294 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9465 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a295 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_ib22.tdf" 9497 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_vcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_p2v1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNYUEWOJVP:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_g3o1:auto_generated\|a_dpfifo_mve1:dpfifo\|altsyncram_p2v1:FIFOram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_hgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_9aj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_gjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_j6j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_tcj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3dj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_3gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_1jj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[8\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[8\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[0\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[0\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[1\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[1\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[2\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[2\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[3\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[3\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[4\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[4\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[5\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[5\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[6\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[6\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[7\] " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[7\]\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 583 -1 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer\|out_payload\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[11\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[12\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[13\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[14\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[15\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[16\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[17\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[18\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[19\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[20\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[21\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[22\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[23\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[24\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[25\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[26\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[27\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[28\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[29\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[30\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[31\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_k6n1.tdf" 33 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 37 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 65 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 93 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 121 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 149 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 177 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 205 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 233 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 261 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 289 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 317 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 345 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 373 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 401 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 429 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_o6n1.tdf" 457 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\|altsyncram_o6n1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_nij1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/db/altsyncram_7gj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556593767726 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1556593767726 ""}  } { { "c:/intelfpga/17.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1556593767726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556593767882 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.46 " "Total time spent on timing analysis during the Fitter is 6.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556593767882 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556593844403 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556593845011 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556593845011 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "149 " "Following 149 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 207 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 213 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 214 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Pin HEX4\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] VCC " "Pin HEX4\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] VCC " "Pin HEX4\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Pin HEX4\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Pin HEX4\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Pin HEX4\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Pin HEX4\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Pin HEX5\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Pin HEX5\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] VCC " "Pin HEX5\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] VCC " "Pin HEX5\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] VCC " "Pin HEX5\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Pin HEX5\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CS_N VCC " "Pin ADC_CS_N has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556593845020 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556593845020 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/" { { 0 { 0 ""} 0 4470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1556593845045 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1556593845045 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1556593845061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC/v2.0/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556593848366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 183 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 183 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2895 " "Peak virtual memory: 2895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556593849630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 10:10:49 2019 " "Processing ended: Tue Apr 30 10:10:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556593849630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556593849630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556593849630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556593849630 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 430 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 430 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556593852387 ""}
