Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Mon Sep 26 10:28:00 2016
| Host             : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file spk_packet_tx_power_routed.rpt -pb spk_packet_tx_power_summary_routed.pb -rpx spk_packet_tx_power_routed.rpx
| Design           : spk_packet_tx
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.220  |
| Dynamic (W)              | 0.063  |
| Device Static (W)        | 0.157  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 84.6   |
| Junction Temperature (C) | 25.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.021 |    13182 |       --- |             --- |
|   LUT as Distributed RAM |     0.011 |     2048 |     64000 |            3.20 |
|   LUT as Logic           |     0.008 |     1419 |    203800 |            0.70 |
|   Register               |     0.002 |     7013 |    407600 |            1.72 |
|   F7/F8 Muxes            |    <0.001 |      408 |    203800 |            0.20 |
|   LUT as Shift Register  |    <0.001 |       67 |     64000 |            0.10 |
|   CARRY4                 |    <0.001 |        8 |     50950 |            0.02 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     0.042 |     7406 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     0.220 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.131 |       0.063 |      0.068 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             4.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| spk_packet_tx                          |     0.063 |
|   buf_2d_V_0_U                         |     0.003 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |     0.003 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_10_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_11_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_12_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_13_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_14_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_15_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_16_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_17_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_18_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_19_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_1_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_20_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_21_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_22_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_23_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_24_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_25_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_26_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_27_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_28_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_29_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_2_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_30_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_31_U                        |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_3_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_4_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_5_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_6_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_7_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_8_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   buf_2d_V_9_U                         |    <0.001 |
|     spk_packet_tx_buf_2d_V_0_ram_U     |    <0.001 |
|       ram_reg_0_31_0_5                 |    <0.001 |
|       ram_reg_0_31_12_17               |    <0.001 |
|       ram_reg_0_31_18_23               |    <0.001 |
|       ram_reg_0_31_24_29               |    <0.001 |
|       ram_reg_0_31_30_35               |    <0.001 |
|       ram_reg_0_31_36_41               |    <0.001 |
|       ram_reg_0_31_42_47               |    <0.001 |
|       ram_reg_0_31_48_53               |    <0.001 |
|       ram_reg_0_31_54_59               |    <0.001 |
|       ram_reg_0_31_60_65               |    <0.001 |
|       ram_reg_0_31_66_71               |    <0.001 |
|       ram_reg_0_31_6_11                |    <0.001 |
|       ram_reg_0_31_72_77               |    <0.001 |
|       ram_reg_0_31_78_83               |    <0.001 |
|       ram_reg_0_31_84_89               |    <0.001 |
|       ram_reg_0_31_90_95               |    <0.001 |
|   spk_packet_tx_mux_32to1_sel5_2_1_U2  |    <0.001 |
|   spk_packet_tx_mux_32to1_sel5_4_1_U1  |     0.004 |
|   spk_packet_tx_mux_32to1_sel5_96_1_U3 |     0.006 |
+----------------------------------------+-----------+


