
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.418 ; gain = 0.000 ; free physical = 19663 ; free virtual = 55743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:36 . Memory (MB): peak = 2249.418 ; gain = 900.918 ; free physical = 19663 ; free virtual = 55743
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.449 ; gain = 64.031 ; free physical = 19646 ; free virtual = 55727

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8bc36bd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.449 ; gain = 0.000 ; free physical = 19465 ; free virtual = 55546

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e3abb3fc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e3abb3fc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9bd391d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9bd391d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
Ending Logic Optimization Task | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
Ending Netlist Obfuscation Task | Checksum: 6e5ea5b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2359.449 ; gain = 110.031 ; free physical = 19398 ; free virtual = 55479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.449 ; gain = 0.000 ; free physical = 19398 ; free virtual = 55479
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ninnart/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.660 ; gain = 0.000 ; free physical = 19351 ; free virtual = 55431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6df31606

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2467.660 ; gain = 0.000 ; free physical = 19351 ; free virtual = 55431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.660 ; gain = 0.000 ; free physical = 19351 ; free virtual = 55431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfd30132

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2499.672 ; gain = 32.012 ; free physical = 19348 ; free virtual = 55429

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17604dbd1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.898 ; gain = 387.238 ; free physical = 18947 ; free virtual = 55028

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17604dbd1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.898 ; gain = 387.238 ; free physical = 18947 ; free virtual = 55028
Phase 1 Placer Initialization | Checksum: 17604dbd1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.898 ; gain = 387.238 ; free physical = 18947 ; free virtual = 55028

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ddbd428f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.898 ; gain = 387.238 ; free physical = 18929 ; free virtual = 55010
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 182519c0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18926 ; free virtual = 55006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182519c0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18926 ; free virtual = 55007

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 140336f03

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18926 ; free virtual = 55007

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 140336f03

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18926 ; free virtual = 55006

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 15083ae48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18922 ; free virtual = 55003

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: b88461b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18922 ; free virtual = 55003

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: b88461b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18918 ; free virtual = 54999

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002
Phase 3 Detail Placement | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a5d46748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18921 ; free virtual = 55002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18920 ; free virtual = 55001

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dee6a9db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18919 ; free virtual = 55000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18919 ; free virtual = 55000
Phase 4.4 Final Placement Cleanup | Checksum: 112e8c435

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18919 ; free virtual = 55000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 112e8c435

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18919 ; free virtual = 55000
Ending Placer Task | Checksum: c9220201

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2928.918 ; gain = 461.258 ; free physical = 18940 ; free virtual = 55020
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2928.918 ; gain = 481.258 ; free physical = 18940 ; free virtual = 55020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18940 ; free virtual = 55020
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18936 ; free virtual = 55021
INFO: [Common 17-1381] The checkpoint '/home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18926 ; free virtual = 55007
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2928.918 ; gain = 0.000 ; free physical = 18937 ; free virtual = 55018
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 221ca968 ConstDB: 0 ShapeSum: 6df31606 RouteDB: 39124293

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d843153b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3116.977 ; gain = 169.410 ; free physical = 18752 ; free virtual = 54833
Post Restoration Checksum: NetGraph: e502e87e NumContArr: 198ac207 Constraints: 9f337dda Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19dc1285f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3142.973 ; gain = 195.406 ; free physical = 18703 ; free virtual = 54784

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19dc1285f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3142.973 ; gain = 195.406 ; free physical = 18701 ; free virtual = 54782

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1f25ed193

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.090 ; gain = 210.523 ; free physical = 18708 ; free virtual = 54790
Phase 2 Router Initialization | Checksum: 1f25ed193

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.090 ; gain = 210.523 ; free physical = 18708 ; free virtual = 54790

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1da1afd5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18702 ; free virtual = 54784

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18702 ; free virtual = 54783
Phase 4 Rip-up And Reroute | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18702 ; free virtual = 54783

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18704 ; free virtual = 54785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18704 ; free virtual = 54785
Phase 6 Post Hold Fix | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18704 ; free virtual = 54785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00544329 %
  Global Horizontal Routing Utilization  = 0.000246257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.47664%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.49057%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.625%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18703 ; free virtual = 54784

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18702 ; free virtual = 54783

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19c2e2476

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18702 ; free virtual = 54784
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.094 ; gain = 211.527 ; free physical = 18747 ; free virtual = 54828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:21 . Memory (MB): peak = 3159.094 ; gain = 230.176 ; free physical = 18730 ; free virtual = 54811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.094 ; gain = 0.000 ; free physical = 18730 ; free virtual = 54811
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3159.094 ; gain = 0.000 ; free physical = 18727 ; free virtual = 54812
INFO: [Common 17-1381] The checkpoint '/home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ninnart/11_excer946_counter/11_excer946_counter.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr  7 19:31:24 2020...
