SKARAB	xps:xsg	hw_sys	SKARAB:xc7vx690t
SKARAB	xps:xsg	clk_src	sys_clk
SKARAB	xps:xsg	clk_rate	180
SKARAB	xps:xsg	sample_period	1
SKARAB	xps:xsg	synthesis_tool	XST
Subsystem/dest_ip	xps:sw_reg	io_dir	From\_Processor
Subsystem/dest_ip	xps:sw_reg	io_delay	0
Subsystem/dest_ip	xps:sw_reg	init_val	0
Subsystem/dest_ip	xps:sw_reg	sample_period	1
Subsystem/dest_ip	xps:sw_reg	names	reg
Subsystem/dest_ip	xps:sw_reg	bitwidths	32
Subsystem/dest_ip	xps:sw_reg	bin_pts	0
Subsystem/dest_ip	xps:sw_reg	arith_types	0
Subsystem/dest_ip	xps:sw_reg	sim_port	on
Subsystem/dest_ip	xps:sw_reg	show_format	on
Subsystem/dest_port	xps:sw_reg	io_dir	From\_Processor
Subsystem/dest_port	xps:sw_reg	io_delay	0
Subsystem/dest_port	xps:sw_reg	init_val	0
Subsystem/dest_port	xps:sw_reg	sample_period	1
Subsystem/dest_port	xps:sw_reg	names	reg
Subsystem/dest_port	xps:sw_reg	bitwidths	32
Subsystem/dest_port	xps:sw_reg	bin_pts	0
Subsystem/dest_port	xps:sw_reg	arith_types	0
Subsystem/dest_port	xps:sw_reg	sim_port	on
Subsystem/dest_port	xps:sw_reg	show_format	on
Subsystem/gbe_linkup	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_linkup	xps:sw_reg	io_delay	0
Subsystem/gbe_linkup	xps:sw_reg	init_val	0
Subsystem/gbe_linkup	xps:sw_reg	sample_period	1
Subsystem/gbe_linkup	xps:sw_reg	names	reg
Subsystem/gbe_linkup	xps:sw_reg	bitwidths	32
Subsystem/gbe_linkup	xps:sw_reg	bin_pts	0
Subsystem/gbe_linkup	xps:sw_reg	arith_types	0
Subsystem/gbe_linkup	xps:sw_reg	sim_port	on
Subsystem/gbe_linkup	xps:sw_reg	show_format	on
Subsystem/gbe_rx	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_rx	xps:sw_reg	io_delay	0
Subsystem/gbe_rx	xps:sw_reg	init_val	0
Subsystem/gbe_rx	xps:sw_reg	sample_period	1
Subsystem/gbe_rx	xps:sw_reg	names	reg
Subsystem/gbe_rx	xps:sw_reg	bitwidths	32
Subsystem/gbe_rx	xps:sw_reg	bin_pts	0
Subsystem/gbe_rx	xps:sw_reg	arith_types	0
Subsystem/gbe_rx	xps:sw_reg	sim_port	on
Subsystem/gbe_rx	xps:sw_reg	show_format	on
Subsystem/gbe_tx	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_tx	xps:sw_reg	io_delay	0
Subsystem/gbe_tx	xps:sw_reg	init_val	0
Subsystem/gbe_tx	xps:sw_reg	sample_period	1
Subsystem/gbe_tx	xps:sw_reg	names	reg
Subsystem/gbe_tx	xps:sw_reg	bitwidths	32
Subsystem/gbe_tx	xps:sw_reg	bin_pts	0
Subsystem/gbe_tx	xps:sw_reg	arith_types	0
Subsystem/gbe_tx	xps:sw_reg	sim_port	on
Subsystem/gbe_tx	xps:sw_reg	show_format	on
Subsystem/gbe_tx_cnt	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_tx_cnt	xps:sw_reg	io_delay	0
Subsystem/gbe_tx_cnt	xps:sw_reg	init_val	0
Subsystem/gbe_tx_cnt	xps:sw_reg	sample_period	1
Subsystem/gbe_tx_cnt	xps:sw_reg	names	reg
Subsystem/gbe_tx_cnt	xps:sw_reg	bitwidths	32
Subsystem/gbe_tx_cnt	xps:sw_reg	bin_pts	0
Subsystem/gbe_tx_cnt	xps:sw_reg	arith_types	0
Subsystem/gbe_tx_cnt	xps:sw_reg	sim_port	on
Subsystem/gbe_tx_cnt	xps:sw_reg	show_format	on
Subsystem/gbe_tx_full	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_tx_full	xps:sw_reg	io_delay	0
Subsystem/gbe_tx_full	xps:sw_reg	init_val	0
Subsystem/gbe_tx_full	xps:sw_reg	sample_period	1
Subsystem/gbe_tx_full	xps:sw_reg	names	reg
Subsystem/gbe_tx_full	xps:sw_reg	bitwidths	32
Subsystem/gbe_tx_full	xps:sw_reg	bin_pts	0
Subsystem/gbe_tx_full	xps:sw_reg	arith_types	0
Subsystem/gbe_tx_full	xps:sw_reg	sim_port	on
Subsystem/gbe_tx_full	xps:sw_reg	show_format	on
Subsystem/gbe_tx_over	xps:sw_reg	io_dir	To\_Processor
Subsystem/gbe_tx_over	xps:sw_reg	io_delay	0
Subsystem/gbe_tx_over	xps:sw_reg	init_val	0
Subsystem/gbe_tx_over	xps:sw_reg	sample_period	1
Subsystem/gbe_tx_over	xps:sw_reg	names	reg
Subsystem/gbe_tx_over	xps:sw_reg	bitwidths	32
Subsystem/gbe_tx_over	xps:sw_reg	bin_pts	0
Subsystem/gbe_tx_over	xps:sw_reg	arith_types	0
Subsystem/gbe_tx_over	xps:sw_reg	sim_port	on
Subsystem/gbe_tx_over	xps:sw_reg	show_format	on
Subsystem/pkt_sim/enable	xps:sw_reg	io_dir	From\_Processor
Subsystem/pkt_sim/enable	xps:sw_reg	io_delay	0
Subsystem/pkt_sim/enable	xps:sw_reg	init_val	0
Subsystem/pkt_sim/enable	xps:sw_reg	sample_period	1
Subsystem/pkt_sim/enable	xps:sw_reg	names	reg
Subsystem/pkt_sim/enable	xps:sw_reg	bitwidths	32
Subsystem/pkt_sim/enable	xps:sw_reg	bin_pts	0
Subsystem/pkt_sim/enable	xps:sw_reg	arith_types	0
Subsystem/pkt_sim/enable	xps:sw_reg	sim_port	on
Subsystem/pkt_sim/enable	xps:sw_reg	show_format	on
Subsystem/pkt_sim/payload_len	xps:sw_reg	io_dir	From\_Processor
Subsystem/pkt_sim/payload_len	xps:sw_reg	io_delay	0
Subsystem/pkt_sim/payload_len	xps:sw_reg	init_val	0
Subsystem/pkt_sim/payload_len	xps:sw_reg	sample_period	1
Subsystem/pkt_sim/payload_len	xps:sw_reg	names	reg
Subsystem/pkt_sim/payload_len	xps:sw_reg	bitwidths	32
Subsystem/pkt_sim/payload_len	xps:sw_reg	bin_pts	0
Subsystem/pkt_sim/payload_len	xps:sw_reg	arith_types	0
Subsystem/pkt_sim/payload_len	xps:sw_reg	sim_port	on
Subsystem/pkt_sim/payload_len	xps:sw_reg	show_format	on
Subsystem/pkt_sim/period	xps:sw_reg	io_dir	From\_Processor
Subsystem/pkt_sim/period	xps:sw_reg	io_delay	0
Subsystem/pkt_sim/period	xps:sw_reg	init_val	0
Subsystem/pkt_sim/period	xps:sw_reg	sample_period	1
Subsystem/pkt_sim/period	xps:sw_reg	names	reg
Subsystem/pkt_sim/period	xps:sw_reg	bitwidths	32
Subsystem/pkt_sim/period	xps:sw_reg	bin_pts	0
Subsystem/pkt_sim/period	xps:sw_reg	arith_types	0
Subsystem/pkt_sim/period	xps:sw_reg	sim_port	on
Subsystem/pkt_sim/period	xps:sw_reg	show_format	on
Subsystem/rst	xps:sw_reg	io_dir	From\_Processor
Subsystem/rst	xps:sw_reg	io_delay	0
Subsystem/rst	xps:sw_reg	init_val	0
Subsystem/rst	xps:sw_reg	sample_period	1
Subsystem/rst	xps:sw_reg	names	reg
Subsystem/rst	xps:sw_reg	bitwidths	32
Subsystem/rst	xps:sw_reg	bin_pts	0
Subsystem/rst	xps:sw_reg	arith_types	0
Subsystem/rst	xps:sw_reg	sim_port	on
Subsystem/rst	xps:sw_reg	show_format	on
Subsystem/rx_bad_frame	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_bad_frame	xps:sw_reg	io_delay	0
Subsystem/rx_bad_frame	xps:sw_reg	init_val	0
Subsystem/rx_bad_frame	xps:sw_reg	sample_period	1
Subsystem/rx_bad_frame	xps:sw_reg	names	reg
Subsystem/rx_bad_frame	xps:sw_reg	bitwidths	32
Subsystem/rx_bad_frame	xps:sw_reg	bin_pts	0
Subsystem/rx_bad_frame	xps:sw_reg	arith_types	0
Subsystem/rx_bad_frame	xps:sw_reg	sim_port	on
Subsystem/rx_bad_frame	xps:sw_reg	show_format	on
Subsystem/rx_data	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_data	xps:sw_reg	io_delay	0
Subsystem/rx_data	xps:sw_reg	init_val	0
Subsystem/rx_data	xps:sw_reg	sample_period	1
Subsystem/rx_data	xps:sw_reg	names	reg
Subsystem/rx_data	xps:sw_reg	bitwidths	32
Subsystem/rx_data	xps:sw_reg	bin_pts	0
Subsystem/rx_data	xps:sw_reg	arith_types	0
Subsystem/rx_data	xps:sw_reg	sim_port	on
Subsystem/rx_data	xps:sw_reg	show_format	on
Subsystem/rx_dest_ip	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_dest_ip	xps:sw_reg	io_delay	0
Subsystem/rx_dest_ip	xps:sw_reg	init_val	0
Subsystem/rx_dest_ip	xps:sw_reg	sample_period	1
Subsystem/rx_dest_ip	xps:sw_reg	names	reg
Subsystem/rx_dest_ip	xps:sw_reg	bitwidths	32
Subsystem/rx_dest_ip	xps:sw_reg	bin_pts	0
Subsystem/rx_dest_ip	xps:sw_reg	arith_types	0
Subsystem/rx_dest_ip	xps:sw_reg	sim_port	on
Subsystem/rx_dest_ip	xps:sw_reg	show_format	on
Subsystem/rx_dest_port	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_dest_port	xps:sw_reg	io_delay	0
Subsystem/rx_dest_port	xps:sw_reg	init_val	0
Subsystem/rx_dest_port	xps:sw_reg	sample_period	1
Subsystem/rx_dest_port	xps:sw_reg	names	reg
Subsystem/rx_dest_port	xps:sw_reg	bitwidths	32
Subsystem/rx_dest_port	xps:sw_reg	bin_pts	0
Subsystem/rx_dest_port	xps:sw_reg	arith_types	0
Subsystem/rx_dest_port	xps:sw_reg	sim_port	on
Subsystem/rx_dest_port	xps:sw_reg	show_format	on
Subsystem/rx_end_of_frame	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_end_of_frame	xps:sw_reg	io_delay	0
Subsystem/rx_end_of_frame	xps:sw_reg	init_val	0
Subsystem/rx_end_of_frame	xps:sw_reg	sample_period	1
Subsystem/rx_end_of_frame	xps:sw_reg	names	reg
Subsystem/rx_end_of_frame	xps:sw_reg	bitwidths	32
Subsystem/rx_end_of_frame	xps:sw_reg	bin_pts	0
Subsystem/rx_end_of_frame	xps:sw_reg	arith_types	0
Subsystem/rx_end_of_frame	xps:sw_reg	sim_port	on
Subsystem/rx_end_of_frame	xps:sw_reg	show_format	on
Subsystem/rx_valid	xps:sw_reg	io_dir	To\_Processor
Subsystem/rx_valid	xps:sw_reg	io_delay	0
Subsystem/rx_valid	xps:sw_reg	init_val	0
Subsystem/rx_valid	xps:sw_reg	sample_period	1
Subsystem/rx_valid	xps:sw_reg	names	reg
Subsystem/rx_valid	xps:sw_reg	bitwidths	32
Subsystem/rx_valid	xps:sw_reg	bin_pts	0
Subsystem/rx_valid	xps:sw_reg	arith_types	0
Subsystem/rx_valid	xps:sw_reg	sim_port	on
Subsystem/rx_valid	xps:sw_reg	show_format	on
a	xps:sw_reg	io_dir	From\_Processor
a	xps:sw_reg	io_delay	0
a	xps:sw_reg	init_val	0
a	xps:sw_reg	sample_period	1
a	xps:sw_reg	names	reg
a	xps:sw_reg	bitwidths	32
a	xps:sw_reg	bin_pts	0
a	xps:sw_reg	arith_types	0
a	xps:sw_reg	sim_port	on
a	xps:sw_reg	show_format	off
b	xps:sw_reg	io_dir	From\_Processor
b	xps:sw_reg	io_delay	0
b	xps:sw_reg	init_val	0
b	xps:sw_reg	sample_period	1
b	xps:sw_reg	names	reg
b	xps:sw_reg	bitwidths	32
b	xps:sw_reg	bin_pts	0
b	xps:sw_reg	arith_types	0
b	xps:sw_reg	sim_port	on
b	xps:sw_reg	show_format	off
counter_ctrl	xps:sw_reg	io_dir	From\_Processor
counter_ctrl	xps:sw_reg	io_delay	0
counter_ctrl	xps:sw_reg	init_val	0
counter_ctrl	xps:sw_reg	sample_period	1
counter_ctrl	xps:sw_reg	names	reg
counter_ctrl	xps:sw_reg	bitwidths	32
counter_ctrl	xps:sw_reg	bin_pts	0
counter_ctrl	xps:sw_reg	arith_types	0
counter_ctrl	xps:sw_reg	sim_port	on
counter_ctrl	xps:sw_reg	show_format	off
counter_value	xps:sw_reg	io_dir	To\_Processor
counter_value	xps:sw_reg	io_delay	0
counter_value	xps:sw_reg	init_val	0
counter_value	xps:sw_reg	sample_period	1
counter_value	xps:sw_reg	names	reg
counter_value	xps:sw_reg	bitwidths	32
counter_value	xps:sw_reg	bin_pts	0
counter_value	xps:sw_reg	arith_types	0
counter_value	xps:sw_reg	sim_port	on
counter_value	xps:sw_reg	show_format	off
sum_a_b	xps:sw_reg	io_dir	To\_Processor
sum_a_b	xps:sw_reg	io_delay	0
sum_a_b	xps:sw_reg	init_val	0
sum_a_b	xps:sw_reg	sample_period	1
sum_a_b	xps:sw_reg	names	reg
sum_a_b	xps:sw_reg	bitwidths	32
sum_a_b	xps:sw_reg	bin_pts	0
sum_a_b	xps:sw_reg	arith_types	0
sum_a_b	xps:sw_reg	sim_port	on
sum_a_b	xps:sw_reg	show_format	off
Subsystem/fgbe	xps:forty_gbe	flavour	cx4
Subsystem/fgbe	xps:forty_gbe	slot	1
Subsystem/fgbe	xps:forty_gbe	port_r1	0
Subsystem/fgbe	xps:forty_gbe	port_r2_cx4	0
Subsystem/fgbe	xps:forty_gbe	port_r2_sfpp	0
Subsystem/fgbe	xps:forty_gbe	port	0
Subsystem/fgbe	xps:forty_gbe	rx_dist_ram	on
Subsystem/fgbe	xps:forty_gbe	large_frames	off
Subsystem/fgbe	xps:forty_gbe	input_pipeline_delay	3
Subsystem/fgbe	xps:forty_gbe	show_param	off
Subsystem/fgbe	xps:forty_gbe	pre_emph_r2	0.74
Subsystem/fgbe	xps:forty_gbe	pre_emph	3
Subsystem/fgbe	xps:forty_gbe	post_emph_r2	0.18
Subsystem/fgbe	xps:forty_gbe	rxeqmix_r2	7
Subsystem/fgbe	xps:forty_gbe	swing_r2	940
Subsystem/fgbe	xps:forty_gbe	swing	800
Subsystem/fgbe	xps:forty_gbe	fab_en	on
Subsystem/fgbe	xps:forty_gbe	fab_mac	20015998304256
Subsystem/fgbe	xps:forty_gbe	fab_ip	3232236820
Subsystem/fgbe	xps:forty_gbe	fab_udp	10000
Subsystem/fgbe	xps:forty_gbe	fab_gate	1
Subsystem/fgbe	xps:forty_gbe	cpu_rx_en	on
Subsystem/fgbe	xps:forty_gbe	cpu_tx_en	on
Subsystem/fgbe	xps:forty_gbe	ttl	255
Subsystem/fgbe	xps:forty_gbe	promisc_mode	off
Subsystem/fgbe	xps:forty_gbe	debug_ctr_width	16
Subsystem/fgbe	xps:forty_gbe	debug_en_all	off
Subsystem/fgbe	xps:forty_gbe	debug_dis_all	off
Subsystem/fgbe	xps:forty_gbe	txctr	off
Subsystem/fgbe	xps:forty_gbe	txerrctr	off
Subsystem/fgbe	xps:forty_gbe	txerrctr_len	100
Subsystem/fgbe	xps:forty_gbe	txofctr	off
Subsystem/fgbe	xps:forty_gbe	txfullctr	off
Subsystem/fgbe	xps:forty_gbe	txvldctr	off
Subsystem/fgbe	xps:forty_gbe	txsnaplen	0\_-\_no\_snap
Subsystem/fgbe	xps:forty_gbe	rxctr	off
Subsystem/fgbe	xps:forty_gbe	rxerrctr	off
Subsystem/fgbe	xps:forty_gbe	rxerrctr_len	100
Subsystem/fgbe	xps:forty_gbe	rxofctr	off
Subsystem/fgbe	xps:forty_gbe	rxbadctr	off
Subsystem/fgbe	xps:forty_gbe	rxvldctr	off
Subsystem/fgbe	xps:forty_gbe	rxeofctr	off
Subsystem/fgbe	xps:forty_gbe	rxsnaplen	0\_-\_no\_snap
Subsystem/fgbe	xps:forty_gbe	rxsrcip	on
Subsystem/fgbe	xps:forty_gbe	rxdstip	on
77777	77777	tags	xps:forty_gbe,xps:sw_reg,xps:xsg
77777	77777	system	skarab_tut_intro
77777	77777	builddate	17-Feb-2022\_13:00:05
77777	77777	blk	skarab_tut_intro/Subsystem/fgbe
77777	77777	xlSgRoot	/tools/Xilinx/Vivado/2019.1/lib/lnx64.o/matlab/sysgen.mexa64
