stage: syntesis
tool: iverilog
id: failed_to_elaborate_primitive_output_expression
title: Failed to elaborate primitive output expression
regex: >
  Failed to elaborate primitive output expression
examples:
  - failed_to_elaborate_primitive_output_expression_v1:
      commit_hash: c7d37bcc2164b7b928fe8211f94553623fd2bae4
      first_found: 19.07.2025
      full_error: |
        error: Failed to elaborate primitive output expression omuyouc.xyanlrg.
      full_example: |
        module omuyouc
          ( output tri1 logic [0:1][0:3] j [0:3]
          , output reg otcyh [4:3]
          , output real nw
          , output integer xyanlrg
          , input trior logic [0:0] cuo [1:3][4:3]
          );


          not daf(m, xyanlrg);

          not pgxvlfxwmv(xyanlrg, nw);

          not ivpogsdaah(nw, nw);


          // Top inputs -> top outputs assigns

          // Single-driven assigns

          // Multi-driven assigns
          assign cuo = '{'{'bz,'bx},'{'b0,'bz},'{'b0,'bx}};
          assign j = '{'bz,'b0,'bx,'b1};
        endmodule: omuyouc
