// Seed: 1990822257
macromodule module_0 ();
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_3  = 0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    output uwire id_12
);
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  always begin : LABEL_0
    id_1 <= (id_1);
  end
  supply1 id_3;
  assign id_2 = id_3;
  always begin : LABEL_0
    @(id_3 - id_3);
  end
  wire id_4;
endmodule
