{
    "CompileStatus": "Successful",
    "CompileStrategy": "fullobj",
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7370,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "test": {
            "x9Hvb_d": {
                "bytes": 13757,
                "mod": "test",
                "mode": 4,
                "out": "x9Hvb_d.o",
                "archive": "archive.4/_prev_archive_1.a",
                "checksum": 0
            }
        }
    },
    "Misc": {
        "cwd": "/home/hyx/verilog/add",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/hyx/verilog/add/csrc",
        "archive_dir": "archive.4",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/hyx/verilog/add/simv.daidir"
    },
    "NameTable": {
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "Frontend(%)": 92.226158112969216,
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0049410000000000001,
            "ru_maxrss_kb": 82180,
            "ru_nvcsw": 8,
            "ru_minflt": 986,
            "ru_majflt": 2,
            "ru_nivcsw": 0
        },
        "ru_self_cgstart": {
            "ru_stime_sec": 0.02351,
            "ru_utime_sec": 0.033585999999999998,
            "ru_maxrss_kb": 81192,
            "ru_nvcsw": 152,
            "ru_minflt": 4637,
            "ru_majflt": 171,
            "ru_nivcsw": 1
        },
        "nQuads": 154,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0036410000000000001,
            "ru_maxrss_kb": 70296,
            "ru_nvcsw": 4,
            "ru_minflt": 760,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 482,
        "totalObjSize": 88912,
        "ru_self_end": {
            "ru_stime_sec": 0.025492000000000001,
            "ru_utime_sec": 0.036416999999999998,
            "ru_maxrss_kb": 87292,
            "ru_nvcsw": 194,
            "ru_minflt": 5454,
            "ru_majflt": 234,
            "ru_nivcsw": 1
        },
        "outputSizePerQuad": 577.0,
        "CodeGen(%)": 7.773841887030783
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "test"
    ],
    "CompileProcesses": [
        "cgproc.30162.json"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88912
    },
    "PEModules": []
}