"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[2937],{4023:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>s,contentTitle:()=>i,default:()=>d,frontMatter:()=>c,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"Project/project-mcu-datalogger/4layer-routing","title":"Four-layer PCB Routing","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/4layer-routing.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/4layer-routing","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/4layer-routing","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/4layer-routing.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"Alternative Routing: 4 Layer PCB in New Git Branch","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/4layer-pcb-branch"},"next":{"title":"Schema 3 - Arrange, Annotate","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/arrange-annotate"}}');var n=r(4848),a=r(8453);const c={},i="Four-layer PCB Routing",s={},u=[];function l(e){const t={h1:"h1",header:"header",...(0,a.R)(),...e.components};return(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"four-layer-pcb-routing",children:"Four-layer PCB Routing"})})}function d(e={}){const{wrapper:t}={...(0,a.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(l,{...e})}):l(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>c,x:()=>i});var o=r(6540);const n={},a=o.createContext(n);function c(e){const t=o.useContext(a);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function i(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:c(e.components),o.createElement(a.Provider,{value:t},e.children)}}}]);