
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_sort.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_gen_sort>:
   0:	push	{r4, sl, fp, lr}
   4:	add	fp, sp, #8
   8:	sub	sp, sp, #24
   c:	mov	r4, r0
  10:	ldr	r0, [r0, #204]	; 0xcc
  14:	movw	r1, #0
  18:	movt	r1, #0
  1c:	mov	r2, r4
  20:	bl	0 <fprintf>
  24:	ldr	r0, [r4, #204]	; 0xcc
  28:	movw	r1, #0
  2c:	mov	r2, r4
  30:	mov	r3, r4
  34:	movt	r1, #0
  38:	bl	0 <fprintf>
  3c:	ldr	r0, [r4, #204]	; 0xcc
  40:	movw	r1, #0
  44:	mov	r2, r4
  48:	mov	r3, r4
  4c:	str	r4, [sp]
  50:	movt	r1, #0
  54:	bl	0 <fprintf>
  58:	ldr	r0, [r4, #204]	; 0xcc
  5c:	movw	r1, #0
  60:	mov	r2, r4
  64:	mov	r3, r4
  68:	str	r4, [sp]
  6c:	str	r4, [sp, #4]
  70:	movt	r1, #0
  74:	bl	0 <fprintf>
  78:	ldr	r0, [r4, #204]	; 0xcc
  7c:	movw	r1, #0
  80:	mov	r2, r4
  84:	mov	r3, r4
  88:	movt	r1, #0
  8c:	bl	0 <fprintf>
  90:	ldr	r0, [r4, #204]	; 0xcc
  94:	movw	r1, #0
  98:	mov	r2, r4
  9c:	mov	r3, r4
  a0:	str	r4, [sp]
  a4:	str	r4, [sp, #4]
  a8:	movt	r1, #0
  ac:	bl	0 <fprintf>
  b0:	ldr	r0, [r4, #204]	; 0xcc
  b4:	movw	r1, #0
  b8:	mov	r2, r4
  bc:	mov	r3, r4
  c0:	str	r4, [sp]
  c4:	str	r4, [sp, #4]
  c8:	str	r4, [sp, #8]
  cc:	str	r4, [sp, #12]
  d0:	movt	r1, #0
  d4:	bl	0 <fprintf>
  d8:	ldr	r0, [r4, #204]	; 0xcc
  dc:	movw	r1, #0
  e0:	mov	r2, r4
  e4:	mov	r3, r4
  e8:	str	r4, [sp]
  ec:	str	r4, [sp, #4]
  f0:	movt	r1, #0
  f4:	bl	0 <fprintf>
  f8:	ldr	r0, [r4, #204]	; 0xcc
  fc:	movw	r1, #0
 100:	mov	r2, r4
 104:	mov	r3, r4
 108:	str	r4, [sp]
 10c:	str	r4, [sp, #4]
 110:	str	r4, [sp, #8]
 114:	str	r4, [sp, #12]
 118:	str	r4, [sp, #16]
 11c:	movt	r1, #0
 120:	bl	0 <fprintf>
 124:	mov	r0, #0
 128:	sub	sp, fp, #8
 12c:	pop	{r4, sl, fp, pc}
