,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ARC-Lab-UF/sv-tutorial.git,2021-12-10 17:02:02+00:00,SystemVerilog Tutorial,25,ARC-Lab-UF/sv-tutorial,437053467,SystemVerilog,sv-tutorial,3124,94,2024-04-09 04:48:36+00:00,[],https://api.github.com/licenses/gpl-3.0
1,https://github.com/dpretet/axi-crossbar.git,2021-09-23 18:26:55+00:00,An AXI4 crossbar implementation in SystemVerilog,21,dpretet/axi-crossbar,409702283,SystemVerilog,axi-crossbar,225,76,2024-04-10 11:54:41+00:00,"['axi4', 'axi4-lite', 'axi4-protocol', 'axi4-full', 'crossbar', 'interconnect', 'fpga', 'fpga-soc', 'processor', 'asic-design', 'asic', 'soc', 'amba', 'arm', 'verilog', 'riscv', 'riscv32', 'riscv64', 'monodraw']",https://api.github.com/licenses/mit
2,https://github.com/WangXuan95/UH-JLS.git,2021-09-11 15:04:15+00:00,"FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. ‰∏Ä‰∏™Ë∂ÖÈ´òÊÄßËÉΩÁöÑFPGA JPEG-LSÁºñÁ†ÅÂô®ÔºåÁî®Êù•ËøõË°åÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ",13,WangXuan95/UH-JLS,405408817,SystemVerilog,UH-JLS,5118,75,2024-04-01 12:25:37+00:00,"['fpga', 'image-compression', 'image-encoder', 'jpeg-ls', 'verilog']",https://api.github.com/licenses/gpl-3.0
3,https://github.com/BrianHGinc/BrianHG-DDR3-Controller.git,2021-08-29 01:50:59+00:00,"DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included.",28,BrianHGinc/BrianHG-DDR3-Controller,400927984,SystemVerilog,BrianHG-DDR3-Controller,10419,64,2024-04-08 18:21:22+00:00,"['ddr3', 'verilog', 'systemverilog', 'altera', 'intel', 'lattice', 'xilinx', 'testbenches', 'fpga', 'hdl']",None
4,https://github.com/howard789/uvm_example.git,2021-09-22 01:07:51+00:00,This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/,10,howard789/uvm_example,409022340,SystemVerilog,uvm_example,2933,34,2024-02-26 07:10:44+00:00,[],None
5,https://github.com/CompuSAR/wd65c02.git,2021-09-16 18:21:11+00:00,Cycle accurate FPGA implementation of various 6502 CPU variants,1,CompuSAR/wd65c02,407271604,SystemVerilog,wd65c02,134,27,2024-02-07 18:43:18+00:00,[],https://api.github.com/licenses/gpl-2.0
6,https://github.com/nahidrn/axi_vip_master.git,2021-11-24 11:51:39+00:00,Sample UVM code for axi ram dut,4,nahidrn/axi_vip_master,431464446,SystemVerilog,axi_vip_master,19,23,2024-03-27 07:13:27+00:00,[],None
7,https://github.com/muneeb-mbytes/apb_avip.git,2021-10-31 18:12:14+00:00,ABP Accelerated VIP,12,muneeb-mbytes/apb_avip,423225463,SystemVerilog,apb_avip,7954,22,2023-09-18 17:32:12+00:00,[],None
8,https://github.com/ekiwi/rtl-fuzz-lab.git,2021-09-01 21:32:56+00:00,A Modular Open-Source Hardware Fuzzing Framework,1,ekiwi/rtl-fuzz-lab,402208724,SystemVerilog,rtl-fuzz-lab,1603,22,2024-04-09 03:28:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
9,https://github.com/merledu/azadi-soc.git,2021-08-27 11:25:07+00:00,Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.,11,merledu/azadi-soc,400485607,SystemVerilog,azadi-soc,47525,21,2024-04-12 07:49:58+00:00,"['riscv', 'systemverilog', 'soc', 'ibex']",None
10,https://github.com/muneeb-mbytes/spi_avip.git,2021-10-11 09:16:47+00:00,SPI protocol Accelerated VIP ,16,muneeb-mbytes/spi_avip,415856135,SystemVerilog,spi_avip,26835,21,2023-07-04 13:22:10+00:00,[],None
11,https://github.com/Suntrakanesh/System-Verilog-bootcamp.git,2021-09-20 16:15:12+00:00,System Verilog BootCamp,6,Suntrakanesh/System-Verilog-bootcamp,408514112,SystemVerilog,System-Verilog-bootcamp,196,19,2024-04-08 19:00:05+00:00,"['systemverilog', 'vhdl', 'vlsi', 'ovm', 'uvm', 'verification', 'testbench']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/gilgamsh/GenshinCPU.git,2021-09-08 06:45:12+00:00,Our repository for NSCSCC,0,gilgamsh/GenshinCPU,404240148,SystemVerilog,GenshinCPU,6949,16,2024-03-12 12:47:12+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/msinger/iceboy.git,2021-08-16 21:48:09+00:00,Game Boy clone for Lattice iCE40 FPGAs,1,msinger/iceboy,396984723,SystemVerilog,iceboy,20551,16,2024-04-05 00:48:00+00:00,"['gameboy', 'fpga', 'verilog', 'systemverilog', 'game-boy', 'dmg-001', 'electronics', 'nintendo']",
14,https://github.com/nietzhuang/RISC-V-SoC-Design.git,2021-10-05 13:18:17+00:00,Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.,0,nietzhuang/RISC-V-SoC-Design,413825844,SystemVerilog,RISC-V-SoC-Design,52979,11,2024-04-13 07:10:30+00:00,[],None
15,https://github.com/azonenberg/sata-sniffer.git,2021-11-09 01:02:14+00:00,SATA sniffing,0,azonenberg/sata-sniffer,426045142,SystemVerilog,sata-sniffer,12300,11,2024-03-01 16:40:53+00:00,[],None
16,https://github.com/liuch00/fpga_cnn.git,2021-11-27 08:06:45+00:00,Âü∫‰∫éFPGAÁöÑCNNÂõæÂÉèÂàÜÁ±ªÁ≥ªÁªü,1,liuch00/fpga_cnn,432403656,SystemVerilog,fpga_cnn,30467,10,2024-03-25 14:10:11+00:00,[],None
17,https://github.com/makararasi/UVM_AXI4-Stream.git,2021-09-24 06:29:20+00:00,,4,makararasi/UVM_AXI4-Stream,409856801,SystemVerilog,UVM_AXI4-Stream,8050,10,2024-03-14 02:47:24+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/evanmays/cherrycore.git,2021-09-04 20:47:49+00:00,AI Training Chip,1,evanmays/cherrycore,403153302,SystemVerilog,cherrycore,1616,10,2024-02-12 02:09:35+00:00,[],None
19,https://github.com/monkey2000/rv5stage.git,2021-08-14 15:06:40+00:00,My very first attempt on pipelined RV32I processor,0,monkey2000/rv5stage,396043338,SystemVerilog,rv5stage,778,9,2022-02-17 14:20:27+00:00,[],None
20,https://github.com/amichai-bd/rvc_asap.git,2021-10-27 15:47:20+00:00,riscv-core-as-simple-as-passible,3,amichai-bd/rvc_asap,421879644,SystemVerilog,rvc_asap,19417,9,2023-06-09 19:44:39+00:00,"['fpga', 'riscv', 'systemverilog']",https://api.github.com/licenses/mit
21,https://github.com/JasonBrave/pci-edu.git,2021-12-04 00:16:56+00:00,SystemVerilog implemention of QEMU PCI edu device,0,JasonBrave/pci-edu,434768163,SystemVerilog,pci-edu,58,8,2023-12-06 08:58:22+00:00,"['pci', 'pci-devices', 'verilog', 'systemverilog', 'verilator', 'pci-bus']",https://api.github.com/licenses/gpl-3.0
22,https://github.com/waviousllc/wav-d2d-hw.git,2021-10-12 13:59:30+00:00,Wavious High Speed Die-to-die,4,waviousllc/wav-d2d-hw,416359836,SystemVerilog,wav-d2d-hw,140,8,2024-03-26 18:59:08+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/Maxpicca-Li/LaunchMIPS.git,2021-12-21 03:10:44+00:00,,0,Maxpicca-Li/LaunchMIPS,440374966,SystemVerilog,LaunchMIPS,19406,7,2023-01-28 02:46:15+00:00,[],None
24,https://github.com/Space-Odie/GA.git,2021-12-11 01:53:20+00:00,Genetic Algo - Verilog,0,Space-Odie/GA,437162561,SystemVerilog,GA,4712,7,2024-04-07 04:22:08+00:00,[],None
25,https://github.com/ChrisShakkour/RV32I-MAF-project.git,2021-09-03 07:32:53+00:00,Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF,1,ChrisShakkour/RV32I-MAF-project,402685481,SystemVerilog,RV32I-MAF-project,10906,7,2024-01-12 10:23:53+00:00,"['riscv', 'risc-v', 'pipline', 'core', 'systemverilog', 'isa', 'assembly', 'vlsi', 'rtl', 'chipdesign', 'vlsi-design']",https://api.github.com/licenses/mit
26,https://github.com/chipsalliance/verible-formatter-action.git,2021-08-31 10:42:19+00:00,,7,chipsalliance/verible-formatter-action,401665760,SystemVerilog,verible-formatter-action,33,7,2024-03-02 10:30:18+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/hyf6661669/verilog_library.git,2021-12-23 11:34:03+00:00,HYF's high quality verilog codes,2,hyf6661669/verilog_library,441160194,SystemVerilog,verilog_library,1988,7,2024-03-23 08:36:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
28,https://github.com/ecilasun/nekoyon.git,2021-08-28 21:55:05+00:00,Fourth iteration of the Neko series of SoC,2,ecilasun/nekoyon,400897473,SystemVerilog,nekoyon,817,7,2023-09-30 05:49:18+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/tishi43/sgbm.git,2021-09-14 06:37:27+00:00,implementation of opencv sgbm(disparity map extract) on FPGA,2,tishi43/sgbm,406253381,SystemVerilog,sgbm,1945,7,2023-05-10 11:07:25+00:00,[],None
30,https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator.git,2021-09-05 04:47:25+00:00,"SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1.",1,BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator,403217190,SystemVerilog,SystemVerilog-HDMI-encoder-serializer-PLL-generator,94,7,2024-01-06 20:14:30+00:00,"['hdmi', 'dvi', 'hdmi-encoder', 'dvi-encoder', 'hdl', 'systemverilog', 'altera', 'intel', 'quartus']",None
31,https://github.com/Elias-Rosales/MIPSVerification_UVM.git,2021-12-21 20:55:24+00:00,Verification of a MIPS Multi-Cycle Microprocessor using UVM,2,Elias-Rosales/MIPSVerification_UVM,440648048,SystemVerilog,MIPSVerification_UVM,15,7,2024-01-10 10:45:40+00:00,[],None
32,https://github.com/yodalee/icesugar-playground.git,2021-09-08 13:28:59+00:00,repository to store some of my icesugar-pro verilog project,0,yodalee/icesugar-playground,404358266,SystemVerilog,icesugar-playground,36,6,2024-01-23 22:23:27+00:00,[],
33,https://github.com/Pedro-Manoel/LOAC.git,2021-11-03 13:39:24+00:00,üéì Reposit√≥rio com as atividades desenvolvidas ao longo da disciplina de laborat√≥rio de organiza√ß√£o e arquitetura de computadores da UFCG,0,Pedro-Manoel/LOAC,424238500,SystemVerilog,LOAC,6192,6,2023-03-29 12:02:17+00:00,"['systemverilog', 'loac', 'fpga', 'risc-v']",https://api.github.com/licenses/mit
34,https://github.com/zli87/SystemVerilog_Coursework.git,2021-10-12 20:16:50+00:00,"These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU.",1,zli87/SystemVerilog_Coursework,416484481,SystemVerilog,SystemVerilog_Coursework,3921,6,2023-12-06 16:14:19+00:00,[],None
35,https://github.com/shrutiprakashgupta/RISCV_Formal_Verification.git,2021-10-26 18:07:22+00:00,Formal Verification of RISC V IM Processor ,2,shrutiprakashgupta/RISCV_Formal_Verification,421533942,SystemVerilog,RISCV_Formal_Verification,2325,6,2024-02-26 15:40:37+00:00,[],None
36,https://github.com/KULeuven-MICAS/PSMA-benchmark.git,2021-11-02 17:48:28+00:00,Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs),3,KULeuven-MICAS/PSMA-benchmark,423943954,SystemVerilog,PSMA-benchmark,446,5,2023-03-25 06:23:46+00:00,"['asic', 'neural-networks', 'precision-scalable-circuits', 'neural-accelerators', 'configurable-circuits', 'multiply-accumulate', 'mac-array-utilization']",
37,https://github.com/BadSofa233/capstone-VP.git,2021-09-22 22:20:11+00:00,UWO Eng Capstone Project Repo - Value Predictor ,0,BadSofa233/capstone-VP,409372275,SystemVerilog,capstone-VP,48124,5,2023-05-25 01:56:32+00:00,[],None
38,https://github.com/ecilasun/e32.git,2021-10-28 21:45:03+00:00,"E32 is a minimal RISC-V implementation (rv32i) with a built-in UART, and 64KBytes of block RAM.",1,ecilasun/e32,422363949,SystemVerilog,e32,1108,5,2023-09-30 05:49:19+00:00,[],None
39,https://github.com/Daragh-Crowley/8-bit-cpu.git,2021-11-25 15:16:36+00:00,"Project demonstrating the design and testing of an 8 bit CPU in Verilog for EE4023 Digital IC Design module at UCC, 2020/2021",0,Daragh-Crowley/8-bit-cpu,431889530,SystemVerilog,8-bit-cpu,13,5,2024-03-27 16:25:38+00:00,[],None
40,https://github.com/VerticalResearchGroup/ComputeLibrary.git,2021-09-27 03:10:12+00:00,Open source compute hardware library.,2,VerticalResearchGroup/ComputeLibrary,410725755,SystemVerilog,ComputeLibrary,50,5,2023-01-29 08:42:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
41,https://github.com/BrianHGinc/SystemVerilog-TestBench-BPM-picture-generator.git,2021-09-05 04:37:53+00:00,"This example .BMP generator and ASCII script file reader can be adapted to test code such as pixel drawing algorithms, picture filters, and make use of a source ascii file to drive the inputs of your .sv DUT module while offering logging of the results, and executing the list of commands in order.",0,BrianHGinc/SystemVerilog-TestBench-BPM-picture-generator,403215859,SystemVerilog,SystemVerilog-TestBench-BPM-picture-generator,35,5,2024-01-12 03:11:38+00:00,"['systemverilog', 'verilog', 'hdl', 'test-bench', 'verilog-tb', 'verilog-testbenches', 'systemverilog-simulation', 'systemverilog-test-bench']",None
42,https://github.com/angelus9/AI-Robotics.git,2021-12-06 12:46:53+00:00,"The vision of this group is to create a Forth based AI Computer where you can communicate with the system using an English conversational approach.  We will add many high level Words for string manipulation, arrays, and other structures as we develop this computer.  We will extend Forth to include AI words too.  All of this will be built into FPGAs which are really parallel computers written in Behavioral System Verilog (the Assembler).",0,angelus9/AI-Robotics,435493809,SystemVerilog,AI-Robotics,5418,4,2023-10-15 12:32:48+00:00,[],None
43,https://github.com/GabbedT/FIFO.git,2021-12-04 10:24:13+00:00,FIFO buffer library. Written and verified in SystemVerilog. Can be synthetised in ASIC or FPGA.,0,GabbedT/FIFO,434869767,SystemVerilog,FIFO,120,4,2022-09-16 14:38:40+00:00,"['hdl', 'fifo', 'systemverilog', 'buffer', 'digitaldesign', 'asic', 'fpga']",https://api.github.com/licenses/mit
44,https://github.com/nfproc/PYNQ-BitPack.git,2021-10-06 09:53:57+00:00,An evaluation framework for stochastic computing circuits on PYNQ,0,nfproc/PYNQ-BitPack,414156134,SystemVerilog,PYNQ-BitPack,43,4,2023-11-25 10:35:55+00:00,[],
45,https://github.com/iammituraj/LIFO-Stack.git,2021-10-02 14:17:14+00:00,Register-based LIFO aka Stack designed in Verilog/System Verilog.,0,iammituraj/LIFO-Stack,412816853,SystemVerilog,LIFO-Stack,4,4,2024-02-11 04:42:01+00:00,"['lifo', 'rtl', 'verilog', 'systemverilog']",None
46,https://github.com/Petersoj/CompactRISC16.git,2021-08-31 22:07:36+00:00,CompactRISC (CR16) CPU (with an assembler) for the Computer Design Laboratory ECE 3710 class at The University of Utah,2,Petersoj/CompactRISC16,401855640,SystemVerilog,CompactRISC16,4067,4,2022-08-30 19:28:09+00:00,"['verilog', 'assembler', 'systemverilog', 'processor', '16-bit-cpu']",https://api.github.com/licenses/mit
47,https://github.com/Chair-for-Security-Engineering/RacingBIKE.git,2021-09-18 17:57:13+00:00,,0,Chair-for-Security-Engineering/RacingBIKE,407930994,SystemVerilog,RacingBIKE,156,4,2024-03-13 20:49:54+00:00,[],
48,https://github.com/RyanHunter-DV/vips.git,2021-10-19 14:57:49+00:00,for IC verification IP,0,RyanHunter-DV/vips,418971715,SystemVerilog,vips,605,4,2023-04-05 08:37:40+00:00,[],None
49,https://github.com/achinthya360/RISC-V-Out-of-Order-Processor.git,2021-12-13 08:11:48+00:00,A simple 9 instruction 2-issue RISC-V Out of Order Processor designed for UCLA's M116C Computer Architecture,1,achinthya360/RISC-V-Out-of-Order-Processor,437787807,SystemVerilog,RISC-V-Out-of-Order-Processor,1635,4,2022-11-22 07:01:40+00:00,[],None
50,https://github.com/mriosrivas/HW-course-material.git,2021-11-24 22:00:43+00:00,Material for the HW course,0,mriosrivas/HW-course-material,431639241,SystemVerilog,HW-course-material,80901,4,2023-09-07 05:42:22+00:00,"['verilog', 'systemverilog', 'hdl', 'mips-assembly']",https://api.github.com/licenses/mit
51,https://github.com/RileyZito/FIR_filter.git,2021-12-06 22:24:04+00:00,A system Verilog FIR filter with parameterizable number of delays,0,RileyZito/FIR_filter,435666300,SystemVerilog,FIR_filter,797,4,2024-04-08 00:30:31+00:00,[],https://api.github.com/licenses/gpl-2.0
52,https://github.com/takatz28/FIFO-BIST.git,2021-10-20 07:38:12+00:00,"Final project for the class ""Application Specific Integrated Circuit Development""",0,takatz28/FIFO-BIST,419230397,SystemVerilog,FIFO-BIST,88,4,2022-04-27 19:08:13+00:00,"['clock-domain-crossing', 'systemverilog', 'fifo', 'built-in-self-test']",None
53,https://github.com/meiniKi/logIP.git,2021-11-25 16:24:58+00:00,Logic Analyzer IP Core,0,meiniKi/logIP,431909577,SystemVerilog,logIP,313,4,2024-04-11 13:04:10+00:00,"['asic', 'basys3', 'digital', 'formal-verification', 'fpga', 'ip', 'logicanalyzer', 'measurements', 'sump', 'systemverilog', 'verilog', 'hardware-description-language', 'hdl', 'ols', 'amd', 'vivado', 'xilinx', 'logip', 'symbiyosys']",https://api.github.com/licenses/gpl-3.0
54,https://github.com/MasterPlayer/axis_uart_bridge.git,2021-12-02 08:32:18+00:00,FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol,0,MasterPlayer/axis_uart_bridge,434140921,SystemVerilog,axis_uart_bridge,7,4,2024-02-11 04:41:09+00:00,"['fpga', 'systemverilog', 'uart', 'uart-tx', 'uart-rx', 'xilinx', 'artix', 'zynq', 'axi-stream']",https://api.github.com/licenses/mit
55,https://github.com/iammituraj/debouncer.git,2021-10-28 13:50:13+00:00,Debouncer circuit in Verilog to filter glitches/bounces inherent in switches.,1,iammituraj/debouncer,422222776,SystemVerilog,debouncer,28,4,2023-11-28 15:32:49+00:00,"['debouncer', 'verilog', 'systemverilog']",None
56,https://github.com/msinger/gbreveng.git,2021-08-16 22:07:42+00:00,Stuff for Gameboy reverse engineering and some documentation,0,msinger/gbreveng,396990321,SystemVerilog,gbreveng,73389,4,2023-11-27 20:17:20+00:00,"['gameboy', 'game-boy', 'reverse-engineering', 'kicad-schematics', 'fpga', 'verilog']",
57,https://github.com/astrakhov-design/apb_i2s.git,2021-10-25 21:45:56+00:00,APB_I2S module with verification,2,astrakhov-design/apb_i2s,421193890,SystemVerilog,apb_i2s,793,4,2024-04-13 11:58:19+00:00,[],None
58,https://github.com/CGCL-codes/FJoin.git,2021-08-25 09:39:09+00:00,,2,CGCL-codes/FJoin,399765449,SystemVerilog,FJoin,30850,3,2024-04-03 03:23:01+00:00,[],https://api.github.com/licenses/mit
59,https://github.com/GabbedT/Arithmetic-Circuits.git,2021-12-03 17:55:30+00:00,This repository contains different modules which execute arithmetic operations.,0,GabbedT/Arithmetic-Circuits,434686944,SystemVerilog,Arithmetic-Circuits,192,3,2024-04-03 13:41:05+00:00,"['arithmetic', 'circuit', 'rtl', 'systemverilog', 'digitaldesign']",https://api.github.com/licenses/mit
60,https://github.com/joaovmoura/LOAC-2020.1-EAD.git,2021-08-31 12:52:01+00:00,Atividades desenvolvidas para a disciplina de LOAC.,0,joaovmoura/LOAC-2020.1-EAD,401701823,SystemVerilog,LOAC-2020.1-EAD,21,3,2023-01-11 00:18:21+00:00,[],None
61,https://github.com/yuya-isaka/hotate.git,2021-12-03 11:39:37+00:00,RISC-V processor written in SystemVerilog,0,yuya-isaka/hotate,434574907,SystemVerilog,hotate,11838,3,2023-11-20 08:20:45+00:00,[],None
62,https://github.com/acmpesuecc/BareBones.git,2021-10-05 17:38:52+00:00,,4,acmpesuecc/BareBones,413919483,SystemVerilog,BareBones,21,3,2023-06-19 08:19:35+00:00,"['hacktoberfest', 'hacktoberfest2021', 'systemverilog']",None
63,https://github.com/raja-aadhithan/Router-1x3-Design.git,2021-09-04 13:36:02+00:00,"Router with 3 FIFOs , synchronizer, FSM, and a register is built and verified using UVM. The router accepts data packets on a single 8-bit port and routes them to one of the three output   channels - channel 0, channel 1 and channel 2.  ",0,raja-aadhithan/Router-1x3-Design,403065229,SystemVerilog,Router-1x3-Design,13,3,2024-02-01 07:50:25+00:00,[],None
64,https://github.com/BrianHGinc/GPU_GEOMETRY_Testbench.git,2021-09-13 00:32:15+00:00,"Testbench for ' https://github.com/nockieboy/gpu ' geometry engine.  Draw pixels, lines, boxes, triangles, quadrilaterals, ellipses, filled option, blitter scale and flip/mirror/rotate graphics and save the results as a .bmp picture for inspection.",3,BrianHGinc/GPU_GEOMETRY_Testbench,405785735,SystemVerilog,GPU_GEOMETRY_Testbench,577,3,2023-07-25 14:49:38+00:00,[],None
65,https://github.com/punzik/log2pipelined.git,2021-10-13 18:00:11+00:00,Pipelined fixed point log2(x) computation in Verilog.,0,punzik/log2pipelined,416847082,SystemVerilog,log2pipelined,982,3,2023-11-27 08:28:57+00:00,[],https://api.github.com/licenses/mit
66,https://github.com/oshears/bladerf_dfr_accelerator.git,2021-10-25 13:57:40+00:00,A project to implement a delayed feedback reservoir on the bladeRF 2.0 micro software defined radio (SDR) FPGA.,2,oshears/bladerf_dfr_accelerator,421046506,SystemVerilog,bladerf_dfr_accelerator,98145,3,2023-07-06 02:08:30+00:00,"['fpga', 'verilog', 'vhdl']",None
67,https://github.com/merledu/common_peripheral_ips.git,2021-12-01 11:24:41+00:00,"This repository contains generic peripheral IPs. These IPs can be used as memory mapped device with various bus interfaces like, Tilelink, AXI, AXI-Lite and APB.",5,merledu/common_peripheral_ips,433798131,SystemVerilog,common_peripheral_ips,53,3,2024-01-10 17:24:22+00:00,[],https://api.github.com/licenses/apache-2.0
68,https://github.com/natu4u/APB_VIP.git,2021-12-07 22:58:30+00:00,"This apb vip is designed for APB2, APB3, APB4 protocols",3,natu4u/APB_VIP,436049709,,APB_VIP,19,3,2024-01-25 06:02:22+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/andmiele/SystemVerilogALUandFPUmodules.git,2021-10-04 16:20:38+00:00,System Verilog implementation of computer arithmetic algorithms,1,andmiele/SystemVerilogALUandFPUmodules,413498581,SystemVerilog,SystemVerilogALUandFPUmodules,170,3,2024-02-29 22:04:47+00:00,[],https://api.github.com/licenses/apache-2.0
70,https://github.com/merledu/Rev-Soc.git,2021-09-19 10:02:19+00:00,,6,merledu/Rev-Soc,408091265,SystemVerilog,Rev-Soc,70365,3,2022-07-11 13:29:20+00:00,[],None
71,https://github.com/ecilasun/nekosan.git,2021-08-14 06:55:58+00:00,Third generation of the Neko SoC,0,ecilasun/nekosan,395920676,SystemVerilog,nekosan,485,3,2023-09-30 05:49:18+00:00,[],None
72,https://github.com/hyungmin2/risa_mobilenet_v2.git,2021-09-30 10:40:27+00:00,,0,hyungmin2/risa_mobilenet_v2,412023646,SystemVerilog,risa_mobilenet_v2,4131,3,2023-03-28 00:07:12+00:00,[],None
73,https://github.com/olivamadrigal/GIJON-FPGA_Blockchain_Accelerator_for_Ethereum_POW.git,2021-11-24 23:41:21+00:00,crypto specific source code from project,1,olivamadrigal/GIJON-FPGA_Blockchain_Accelerator_for_Ethereum_POW,431657857,SystemVerilog,GIJON-FPGA_Blockchain_Accelerator_for_Ethereum_POW,771,3,2023-11-02 12:27:05+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/SnrNotHere16/Asynchronous-FIFO.git,2021-11-16 05:06:32+00:00,An FPGA implementation of Cummings' Asynchronous FIFO ,1,SnrNotHere16/Asynchronous-FIFO,428524052,SystemVerilog,Asynchronous-FIFO,15822,3,2024-02-19 09:37:29+00:00,"['fpga', 'fpga-programming', 'xilinx-fpga', 'xilinx-vivado', 'nexys4ddr', 'verilog', 'rtl', 'fifo', 'asynchronous-fifo', 'register-transistor-level', 'xilinx', 'hardware-description-language', 'synthesis', 'synthesizable', 'digilent', 'digilent-nexys-4-board', 'systemverilog', 'uvm', 'uvm-verification', 'universal-verification-methodology']",None
75,https://github.com/ESCA-RISC-V/ov7670_to_vga.git,2021-08-19 02:32:55+00:00,,0,ESCA-RISC-V/ov7670_to_vga,397793019,SystemVerilog,ov7670_to_vga,120,2,2022-07-13 21:48:37+00:00,[],None
76,https://github.com/Manuel-Sphe/EEE_WP_5.git,2021-10-21 17:35:44+00:00,,0,Manuel-Sphe/EEE_WP_5,419819426,SystemVerilog,EEE_WP_5,210,2,2023-04-11 15:41:22+00:00,[],None
77,https://github.com/hehepig166/fpga_virtual_cube.git,2021-12-19 07:12:04+00:00,,0,hehepig166/fpga_virtual_cube,439799305,SystemVerilog,fpga_virtual_cube,130095,2,2024-02-05 15:57:45+00:00,[],None
78,https://github.com/LambdaMamba/FPGAprojects.git,2021-08-13 21:45:04+00:00,"Verilog Codes for FPGA projects I did back in 2019, including 5 stage pipelined MIPS CPU.",0,LambdaMamba/FPGAprojects,395805333,SystemVerilog,FPGAprojects,49461,2,2024-01-24 02:00:09+00:00,[],None
79,https://github.com/luisdavidgarcia/8Bit_2_ASCII.git,2021-12-02 05:23:25+00:00,System Verilog and Arduino Code that lets the user enter and send 8-bit binary using the Basys 3 switches and buttons to be converted to ASCII and displayed on an LCD.,0,luisdavidgarcia/8Bit_2_ASCII,434092610,SystemVerilog,8Bit_2_ASCII,3789,2,2024-03-28 05:10:17+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/MasterPlayer/axis_iic_bridge.git,2021-12-02 10:14:40+00:00,FPGA implementation I2C bridge with support AXI-Stream protocol,0,MasterPlayer/axis_iic_bridge,434171862,SystemVerilog,axis_iic_bridge,9,2,2023-12-12 00:45:13+00:00,[],https://api.github.com/licenses/mit
81,https://github.com/OYounis/UVM-RV.git,2021-11-15 19:12:44+00:00,,0,OYounis/UVM-RV,428390917,SystemVerilog,UVM-RV,56,2,2022-04-08 11:18:22+00:00,[],None
82,https://github.com/wdevore/RISC-V-RV32I-MultiCycle.git,2021-12-18 03:54:36+00:00,An intuitive multi-cycle RISC-V RV32I soft-core processor,0,wdevore/RISC-V-RV32I-MultiCycle,439522116,SystemVerilog,RISC-V-RV32I-MultiCycle,4999,2,2022-11-07 04:33:10+00:00,[],https://api.github.com/licenses/mit
83,https://github.com/dsheffie/mipscore.git,2021-12-06 18:50:42+00:00,,0,dsheffie/mipscore,435610987,SystemVerilog,mipscore,4002,2,2023-07-26 21:57:22+00:00,[],None
84,https://github.com/clayboyd06/Flappy_Bird.git,2021-11-16 07:47:10+00:00,Implements Flappy Bird on Altera DE1_SoC FPGA in System Verilog,0,clayboyd06/Flappy_Bird,428563404,SystemVerilog,Flappy_Bird,16,2,2022-05-17 14:45:53+00:00,[],None
85,https://github.com/chanum/uvm_verification.git,2021-12-11 03:24:11+00:00,Examples with UVM,2,chanum/uvm_verification,437177009,SystemVerilog,uvm_verification,1254,2,2023-03-24 20:37:54+00:00,"['uvm', 'systemverilog', 'systemverilog-simulation', 'testbench', 'hdl']",None
86,https://github.com/mfkiwl/RV32IMF-MicroGT_01.git,2021-08-12 00:20:25+00:00,"A low power, 6 stage in order pipeline, 2 privilege level (M and U), clock cicle of 100MHz, 32 bit RISC-V softcore for FPGA. Written in SystemVerilog.",0,mfkiwl/RV32IMF-MicroGT_01,395148518,SystemVerilog,RV32IMF-MicroGT_01,1439,2,2024-04-11 19:24:31+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/zzzlight/ITMO-HDU-CSD-Computer_Systems_Design.git,2021-08-29 06:48:17+00:00,record for hdu-itmo course,0,zzzlight/ITMO-HDU-CSD-Computer_Systems_Design,400971837,SystemVerilog,ITMO-HDU-CSD-Computer_Systems_Design,45175,2,2023-09-09 18:54:26+00:00,[],None
88,https://github.com/chenlonglong/NTUEE-DCLAB-Materials.git,2021-09-23 02:11:59+00:00,,5,chenlonglong/NTUEE-DCLAB-Materials,409417381,SystemVerilog,NTUEE-DCLAB-Materials,53,2,2022-03-31 03:14:03+00:00,[],None
89,https://github.com/ryderhu512/RAL.git,2021-10-10 11:29:49+00:00,register model integration for register and memory,0,ryderhu512/RAL,415566386,SystemVerilog,RAL,289,2,2022-07-23 22:13:35+00:00,[],None
90,https://github.com/jiru1997/design-and-verification-of-MCDF-phase3.git,2021-11-17 08:00:16+00:00,design-and-verification-of-MCDF-phase3,1,jiru1997/design-and-verification-of-MCDF-phase3,428956834,SystemVerilog,design-and-verification-of-MCDF-phase3,33,2,2023-06-13 13:49:35+00:00,"['systemverilog', 'design-verification', 'uvm', 'apb']",None
91,https://github.com/oscaretmira/TAREA_2_ISDIGI.git,2021-10-13 13:34:42+00:00,Tarea 2 - ISDIGI,0,oscaretmira/TAREA_2_ISDIGI,416757213,SystemVerilog,TAREA_2_ISDIGI,33,2,2021-10-20 15:00:08+00:00,[],None
92,https://github.com/Elias-Rosales/MIPSVerification_SystemVerilog.git,2021-12-21 21:05:54+00:00,Verification of a MIPS Multi-Cycle Microprocessor using SystemVerilog for Verification,0,Elias-Rosales/MIPSVerification_SystemVerilog,440650345,SystemVerilog,MIPSVerification_SystemVerilog,12,2,2023-10-11 09:31:45+00:00,[],None
93,https://github.com/electrophile27/https-github.com-designsolver-ahb2apb_bridge_vip.git,2021-09-01 11:41:33+00:00,,0,electrophile27/https-github.com-designsolver-ahb2apb_bridge_vip,402039360,SystemVerilog,https-github.com-designsolver-ahb2apb_bridge_vip,27,2,2022-06-16 17:30:11+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/IEEE-SSCS/CNN-Accelerator.git,2021-09-17 13:02:02+00:00,CNN Accelerator based on systolic arrays,0,IEEE-SSCS/CNN-Accelerator,407542233,SystemVerilog,CNN-Accelerator,41,2,2024-01-26 02:42:59+00:00,[],None
95,https://github.com/barbara-gigerl/sw-masking-swerv.git,2021-08-31 09:16:44+00:00,,1,barbara-gigerl/sw-masking-swerv,401642317,SystemVerilog,sw-masking-swerv,243,2,2024-03-22 13:30:06+00:00,[],None
96,https://github.com/TishukBogdana/JTAG_IMPL.git,2021-10-06 09:18:11+00:00,,0,TishukBogdana/JTAG_IMPL,414145162,SystemVerilog,JTAG_IMPL,32,2,2022-04-26 10:55:54+00:00,[],None
97,https://github.com/ytoml/cpu_playground.git,2021-11-04 04:28:08+00:00,CPU „Ç≥„Ç¢„ÅÆÂü∫Á§é„ÇíÂ≠¶„Å∂,0,ytoml/cpu_playground,424471578,SystemVerilog,cpu_playground,152,2,2022-08-31 04:13:21+00:00,"['systemverilog', 'mips']",None
98,https://github.com/vonbrank/hit-cs31105e-final-assignment.git,2021-11-19 03:11:23+00:00,ÂìàÂ∑•Â§ß„ÄäÊï∞Â≠óÈÄªËæë‰∏éÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°„Äã2021Áßã - ËØæÁ®ãÂ§ß‰Ωú‰∏ö,0,vonbrank/hit-cs31105e-final-assignment,429654312,SystemVerilog,hit-cs31105e-final-assignment,72,2,2023-04-12 15:00:58+00:00,[],https://api.github.com/licenses/agpl-3.0
99,https://github.com/tom01h/Verilator-Python.git,2021-12-13 09:56:31+00:00,,0,tom01h/Verilator-Python,437819644,SystemVerilog,Verilator-Python,9,2,2023-09-28 02:45:07+00:00,[],None
100,https://github.com/uyiromo/OpenMPE.git,2021-09-13 02:19:42+00:00,Source files for Open-Sourced Memory Protection Engine,0,uyiromo/OpenMPE,405806226,SystemVerilog,OpenMPE,62,2,2022-10-16 20:34:58+00:00,[],https://api.github.com/licenses/apache-2.0
101,https://github.com/takatz28/RISCY-Processor.git,2021-10-17 07:32:43+00:00,"Final project for the class ""Digital Design with Verilog and SystemVerilog""",0,takatz28/RISCY-Processor,418054847,SystemVerilog,RISCY-Processor,385,2,2022-04-27 19:08:36+00:00,"['verilog', 'processor', 'risc-processor', 'systemverilog']",None
102,https://github.com/AthulBabu232000/verilog-LCD-LAB.git,2021-10-16 17:12:18+00:00,This contains sample verilog code from eda playground. This a public repository and any coding enthusiast can contribute to our open hub,1,AthulBabu232000/verilog-LCD-LAB,417895129,SystemVerilog,verilog-LCD-LAB,5,2,2023-08-31 10:23:39+00:00,"['hacktoberfest', 'hacktoberfest2021', 'hacktoberfest-accepted']",None
103,https://github.com/Ayusummer/RISC_V_CPU_Design.git,2021-11-02 07:37:02+00:00,RISC-V Âü∫Á°Ä 5 Êù°Êåá‰ª§ÂçïÂë®ÊúüÂæÆÊû∂ÊûÑËÆæËÆ°,0,Ayusummer/RISC_V_CPU_Design,423747497,SystemVerilog,RISC_V_CPU_Design,140,2,2023-03-29 07:09:54+00:00,[],None
104,https://github.com/RevanthNandamuri1341b0/Memory_Model-Verification-Environment.git,2021-10-04 10:15:28+00:00,,0,RevanthNandamuri1341b0/Memory_Model-Verification-Environment,413370929,SystemVerilog,Memory_Model-Verification-Environment,33,2,2022-02-18 16:09:50+00:00,[],None
105,https://github.com/ycyang0508/xilinx_iic_hw_ctrl.git,2021-12-06 14:41:17+00:00,,0,ycyang0508/xilinx_iic_hw_ctrl,435532425,SystemVerilog,xilinx_iic_hw_ctrl,8,2,2022-03-16 02:38:13+00:00,[],None
106,https://github.com/Kashyappatel14/I2S_systemVerilog_Revision-1.git,2021-09-29 07:29:15+00:00,I2S protocol with some test-case. It also provide configuration in config class.  ,0,Kashyappatel14/I2S_systemVerilog_Revision-1,411573348,SystemVerilog,I2S_systemVerilog_Revision-1,29,1,2022-02-23 16:50:29+00:00,[],None
107,https://github.com/atmughrabi/AccelGraph_Express.git,2021-10-10 19:26:02+00:00,Graph Processing Framework that supports || OpenMP || CAPI,0,atmughrabi/AccelGraph_Express,415680503,SystemVerilog,AccelGraph_Express,1447702,1,2022-05-25 11:40:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
108,https://github.com/jake-is-ESD-protected/learn_HDL.git,2021-10-10 10:54:16+00:00,my HDL tests in verilog (academic),1,jake-is-ESD-protected/learn_HDL,415558459,SystemVerilog,learn_HDL,99049,1,2023-11-07 16:49:23+00:00,[],None
109,https://github.com/joshual777/Microprocesador.git,2021-11-17 15:50:53+00:00,,0,joshual777/Microprocesador,429107551,SystemVerilog,Microprocesador,22042,1,2022-06-22 21:54:22+00:00,[],None
110,https://github.com/AI-Vector-Accelerator/cv32e40x.git,2021-12-15 14:51:27+00:00,,1,AI-Vector-Accelerator/cv32e40x,438666843,SystemVerilog,cv32e40x,5639,1,2022-03-16 23:59:36+00:00,[],
111,https://github.com/StanfordAHA/Configuration.git,2021-08-12 20:33:19+00:00,,0,StanfordAHA/Configuration,395437390,SystemVerilog,Configuration,2346,1,2023-02-27 12:03:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
112,https://github.com/sushil3710/CS203project.git,2021-10-24 12:26:18+00:00,Project of CS203,0,sushil3710/CS203project,420677613,SystemVerilog,CS203project,67,1,2023-09-10 12:23:33+00:00,[],None
113,https://github.com/1009qjm/SPI.git,2021-10-01 16:30:48+00:00,,0,1009qjm/SPI,412541328,SystemVerilog,SPI,2,1,2021-12-26 06:10:47+00:00,[],None
114,https://github.com/jyoshnalakshmi/SPI_AVIP.git,2021-10-12 06:54:22+00:00,verification plan,0,jyoshnalakshmi/SPI_AVIP,416219038,SystemVerilog,SPI_AVIP,31,1,2023-02-17 11:21:21+00:00,[],None
115,https://github.com/mfkiwl/RV32I-Single-Cycle.git,2021-09-13 21:28:39+00:00,This repository contains the implementation of a single cycle  based on RISC-V ISA and implemented on `LOGISIM` ,0,mfkiwl/RV32I-Single-Cycle,406134685,,RV32I-Single-Cycle,2826,1,2021-09-22 04:13:57+00:00,[],None
116,https://github.com/fedehsq/light_hash_algorithm_aes_sbox.git,2021-09-17 04:48:37+00:00,Project of Hardware and Embedded Security course (Master's Degree in Cybersecurity at University of Pisa),1,fedehsq/light_hash_algorithm_aes_sbox,407408135,SystemVerilog,light_hash_algorithm_aes_sbox,13234,1,2021-10-05 21:08:00+00:00,[],None
117,https://github.com/Shihhaolin/Synchronous-FIFO.git,2021-08-27 06:15:10+00:00,,0,Shihhaolin/Synchronous-FIFO,400408090,SystemVerilog,Synchronous-FIFO,2,1,2021-10-31 20:58:27+00:00,[],None
118,https://github.com/khaledalics22/DCNN-Accelerator.git,2021-09-02 19:12:19+00:00,,0,khaledalics22/DCNN-Accelerator,402535510,SystemVerilog,DCNN-Accelerator,835,1,2021-09-02 19:16:10+00:00,[],None
119,https://github.com/Keio-CSG/CPU-experiment.git,2021-11-15 02:28:02+00:00,2021Âπ¥„Çª„Éü„ÉäÁî®„ÅÆCPUÂÆüÈ®ìRepo,1,Keio-CSG/CPU-experiment,428097688,SystemVerilog,CPU-experiment,10224,1,2024-01-31 12:11:32+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/byu-cpe/ecen323_student.git,2021-12-10 16:59:33+00:00,Template repository for student repositories used in ECEN 323,0,byu-cpe/ecen323_student,437052646,SystemVerilog,ecen323_student,2305,1,2024-01-01 18:13:42+00:00,[],None
121,https://github.com/syedarafia13/system-verilog.git,2021-09-10 16:26:36+00:00,,0,syedarafia13/system-verilog,405144457,SystemVerilog,system-verilog,25,1,2022-05-02 21:29:13+00:00,[],None
122,https://github.com/SteveLRojas/TRS-80_CoCo_HDMI.git,2021-09-24 05:06:14+00:00,FPGA implementation of the TRS-80 Color Computer with HDMI video output.,1,SteveLRojas/TRS-80_CoCo_HDMI,409838440,SystemVerilog,TRS-80_CoCo_HDMI,11691,1,2022-01-05 23:27:59+00:00,[],None
123,https://github.com/muhdhisham/Logic-Circuits-Lab.git,2021-10-15 04:53:27+00:00,This repository contains verilog code of Logic Circuits lab Course (KTU - ECL 213),0,muhdhisham/Logic-Circuits-Lab,417372465,SystemVerilog,Logic-Circuits-Lab,3,1,2021-10-15 18:40:25+00:00,[],None
124,https://github.com/Hotwater17/SvarogSoC.git,2021-10-29 09:13:22+00:00,,0,Hotwater17/SvarogSoC,422512241,SystemVerilog,SvarogSoC,28,1,2022-01-28 06:17:01+00:00,[],None
125,https://github.com/jara1998/8x8-Conway-s-Game-of-life.git,2021-10-21 19:30:52+00:00,,0,jara1998/8x8-Conway-s-Game-of-life,419852843,SystemVerilog,8x8-Conway-s-Game-of-life,54,1,2022-01-26 15:31:56+00:00,[],None
126,https://github.com/Shihhaolin/Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-.git,2021-11-01 16:58:19+00:00,,1,Shihhaolin/Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-,423546711,SystemVerilog,Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-,8,1,2021-11-05 20:18:22+00:00,[],None
127,https://github.com/Dr-TSNG/DigitalLogicAssignment.git,2021-11-07 01:50:34+00:00,My digital logic assignment,0,Dr-TSNG/DigitalLogicAssignment,425390002,SystemVerilog,DigitalLogicAssignment,17,1,2023-06-08 02:24:08+00:00,[],None
128,https://github.com/lampn0/uart_vlsi.git,2021-12-02 07:50:13+00:00,uart_vlsi,0,lampn0/uart_vlsi,434129000,SystemVerilog,uart_vlsi,54040,1,2023-09-10 01:57:05+00:00,[],None
129,https://github.com/tugcantopaloglu/8-bit-cpu.git,2021-09-10 09:23:33+00:00,8 Bit Processor with system verilog.,0,tugcantopaloglu/8-bit-cpu,405024963,SystemVerilog,8-bit-cpu,87,1,2024-01-28 15:49:11+00:00,[],None
130,https://github.com/0xArt/Sine_Generator_Verilog.git,2021-10-02 23:04:57+00:00,,1,0xArt/Sine_Generator_Verilog,412929931,SystemVerilog,Sine_Generator_Verilog,5674,1,2024-03-12 03:32:18+00:00,[],https://api.github.com/licenses/gpl-3.0
131,https://github.com/rillomas/riscv-alu.git,2021-10-02 13:59:10+00:00,Sample ALU of RISC-V,0,rillomas/riscv-alu,412812028,SystemVerilog,riscv-alu,5,1,2024-04-07 05:28:36+00:00,[],None
132,https://github.com/zchen665/ECE554Minilab.git,2021-09-23 21:38:59+00:00,,1,zchen665/ECE554Minilab,409750743,SystemVerilog,ECE554Minilab,21364,1,2021-10-06 03:58:20+00:00,[],None
133,https://github.com/akseltorgerson/ECE554-Capstone.git,2021-10-14 20:54:03+00:00,,1,akseltorgerson/ECE554-Capstone,417279263,SystemVerilog,ECE554-Capstone,14492,1,2021-12-26 21:39:12+00:00,[],None
134,https://github.com/chriswebbb/n-bit-unsigned-binary-sequential-multiplier.git,2021-10-27 12:43:13+00:00,,0,chriswebbb/n-bit-unsigned-binary-sequential-multiplier,421814013,SystemVerilog,n-bit-unsigned-binary-sequential-multiplier,494,1,2022-11-13 13:10:31+00:00,[],None
135,https://github.com/Shihhaolin/Basic-Reference-of-Systemverilog.git,2021-08-15 04:14:26+00:00,,0,Shihhaolin/Basic-Reference-of-Systemverilog,396211863,SystemVerilog,Basic-Reference-of-Systemverilog,24,1,2021-10-31 20:58:28+00:00,[],None
136,https://github.com/amiq-eda/example-projects-uvm-1.2_ubus.git,2021-11-05 09:59:54+00:00,,2,amiq-eda/example-projects-uvm-1.2_ubus,424901370,SystemVerilog,example-projects-uvm-1.2_ubus,38,1,2023-06-23 07:51:22+00:00,[],None
137,https://github.com/EngRaff92/APB_SLAVE.git,2021-11-20 21:17:47+00:00,APB_SLAVE with open source Full DV environment,0,EngRaff92/APB_SLAVE,430211150,SystemVerilog,APB_SLAVE,6872,1,2022-01-10 19:48:32+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/kavinxraj/IC2021.git,2021-09-19 09:02:04+00:00,System Verilog Circuits,0,kavinxraj/IC2021,408079338,SystemVerilog,IC2021,100,1,2022-05-06 06:47:48+00:00,[],None
139,https://github.com/ALI11-2000/RISC-V_Core.git,2021-09-17 08:11:04+00:00,,0,ALI11-2000/RISC-V_Core,407459325,SystemVerilog,RISC-V_Core,60536,1,2022-08-02 07:50:58+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/tishi43/pyr_down.git,2021-09-14 05:43:02+00:00,implement opencv _pyrDown(),1,tishi43/pyr_down,406239602,SystemVerilog,pyr_down,179,1,2022-05-20 04:28:04+00:00,[],None
141,https://github.com/Verdvana/Deserializer.git,2021-08-16 13:54:57+00:00,Ëß£‰∏≤Âô®,0,Verdvana/Deserializer,396817460,SystemVerilog,Deserializer,14,1,2022-06-06 06:16:05+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/daviddavo/tfg_poc_noc.git,2021-12-06 12:31:34+00:00,Proof of Concept of a simple Network on a Chip on SystemVerilog,0,daviddavo/tfg_poc_noc,435489009,SystemVerilog,tfg_poc_noc,8939,1,2022-06-14 07:33:38+00:00,[],None
143,https://github.com/sivareddykostam/Assertions.git,2021-10-12 09:08:02+00:00,,2,sivareddykostam/Assertions,416262396,SystemVerilog,Assertions,419,1,2024-02-14 10:34:01+00:00,[],None
144,https://github.com/omerb97/Digital_Sys_Comp_Org_Projects.git,2021-08-29 15:06:42+00:00,"The Project, Assignment, and Homework given in the ""Digital Systems and Computer Organization"" course in the Technion",0,omerb97/Digital_Sys_Comp_Org_Projects,401071442,SystemVerilog,Digital_Sys_Comp_Org_Projects,1454,1,2024-03-13 05:36:49+00:00,[],None
145,https://github.com/osnr/wiggly_ic_1.git,2021-10-18 22:34:16+00:00,,0,osnr/wiggly_ic_1,418689589,SystemVerilog,wiggly_ic_1,87,1,2021-12-07 08:46:25+00:00,[],None
146,https://github.com/fpgacademy/Lab_Exercises_OPAE.git,2021-10-27 02:18:14+00:00,Laboratory Exercises focusing on OPAE,0,fpgacademy/Lab_Exercises_OPAE,421648710,SystemVerilog,Lab_Exercises_OPAE,16209,1,2022-08-03 14:55:24+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/lutong-z/riscv-decoder-gen.git,2021-10-11 10:08:37+00:00,,0,lutong-z/riscv-decoder-gen,415872379,SystemVerilog,riscv-decoder-gen,30,1,2021-11-30 06:46:20+00:00,[],https://api.github.com/licenses/mit
148,https://github.com/FlexEasy/virtual-grand-piano.git,2021-12-15 15:03:28+00:00,"FPGA Board Prjoect integrating Cyclone Board, CMOS Camera, FSR(Force Sensitive Resistors)",0,FlexEasy/virtual-grand-piano,438671002,SystemVerilog,virtual-grand-piano,4583,1,2021-12-15 16:30:32+00:00,[],None
149,https://github.com/DaleAndreoli/FPGA_video_game.git,2021-12-21 04:30:55+00:00,FPGA - Verilog,0,DaleAndreoli/FPGA_video_game,440389916,SystemVerilog,FPGA_video_game,36146,1,2022-10-24 13:21:15+00:00,[],None
150,https://github.com/jmstein7/65c02_core.git,2021-11-04 14:29:07+00:00,Novel Implementation of the 65C02 ISA.  A work in progress in very early alpha.,0,jmstein7/65c02_core,424625465,SystemVerilog,65c02_core,223,1,2021-11-10 20:45:46+00:00,[],https://api.github.com/licenses/mit
151,https://github.com/skudlur/tic-tac-toe.git,2021-10-31 16:40:41+00:00,Tic-tac-toe made using SystemVerilog,0,skudlur/tic-tac-toe,423203618,SystemVerilog,tic-tac-toe,5,1,2021-11-19 10:08:55+00:00,[],None
152,https://github.com/Campo87/Verilog-FIR-Filter.git,2021-11-11 00:18:30+00:00,15 tap digital FIR filter with reprogrammable coefficients targeting the Zynq-7000 AP SoC on the Zedboard development board.,0,Campo87/Verilog-FIR-Filter,426819200,SystemVerilog,Verilog-FIR-Filter,172,1,2022-04-11 18:24:46+00:00,[],None
153,https://github.com/Leomrlin/FJoin.git,2021-08-25 02:29:34+00:00,FJoin: an FPGA-based parallel accelerator for stream join,1,Leomrlin/FJoin,399665584,SystemVerilog,FJoin,9733,1,2021-11-25 10:02:14+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/AdulisL/Processor.git,2021-09-05 00:21:55+00:00,,0,AdulisL/Processor,403181392,SystemVerilog,Processor,380,1,2022-05-06 04:28:56+00:00,[],None
155,https://github.com/ruofan-he/redpitaya_PNR.git,2021-10-12 08:10:23+00:00,RedPitaya FPGA for photon number resolving,0,ruofan-he/redpitaya_PNR,416243349,SystemVerilog,redpitaya_PNR,1206,1,2022-09-16 12:23:41+00:00,[],None
156,https://github.com/lnis-uofu/skywater_template.git,2021-09-13 23:08:03+00:00,,1,lnis-uofu/skywater_template,406155277,SystemVerilog,skywater_template,92,1,2022-10-07 08:41:09+00:00,[],None
157,https://github.com/danicax/Processor.git,2021-09-05 23:26:07+00:00,Reg-Reg ISA Processor made in Verilog.,0,danicax/Processor,403432960,SystemVerilog,Processor,2703,1,2021-10-02 21:42:33+00:00,[],None
158,https://github.com/EzraCharles/Ezra_Charles_Digital_Systems_Verification.git,2021-11-06 16:30:15+00:00,Repository of homeworks and projects of the verification class from Bootcamp Pre-Silicon at ITESO with INTEL,0,EzraCharles/Ezra_Charles_Digital_Systems_Verification,425292929,SystemVerilog,Ezra_Charles_Digital_Systems_Verification,17,1,2022-06-21 20:11:41+00:00,"['systemverilog', 'testbench', 'modelsim', 'quartus']",https://api.github.com/licenses/mit
159,https://github.com/ZHOUYong0530/FindRear.git,2021-09-15 08:40:24+00:00,a tool to construct complex rearrangements,0,ZHOUYong0530/FindRear,406679271,SystemVerilog,FindRear,2845,1,2023-02-24 05:13:15+00:00,['rearrangements'],None
160,https://github.com/ziruifu/DeepFreeze.git,2021-10-26 04:53:36+00:00,,0,ziruifu/DeepFreeze,421284741,SystemVerilog,DeepFreeze,22726,1,2021-10-26 04:57:15+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/redchenjs/hxd32.git,2021-10-24 11:36:02+00:00,A RISC-V CPU Core (HXD32 RV32I/E[C]),0,redchenjs/hxd32,420666472,SystemVerilog,hxd32,24,1,2022-06-05 07:51:50+00:00,[],None
162,https://github.com/gilbertmike/game_of_life.git,2021-10-21 23:41:48+00:00,,1,gilbertmike/game_of_life,419908292,SystemVerilog,game_of_life,4286,1,2022-05-30 19:23:37+00:00,[],None
163,https://github.com/Radiophantom/dma_controller.git,2021-08-12 15:57:50+00:00,,0,Radiophantom/dma_controller,395372426,SystemVerilog,dma_controller,8,1,2022-07-26 08:11:44+00:00,[],None
164,https://github.com/RevanthNandamuri1341b0/ALU-Verification-Environment.git,2021-08-22 13:41:49+00:00,Development UVM Verification Environment for ALU DUT,3,RevanthNandamuri1341b0/ALU-Verification-Environment,398809282,SystemVerilog,ALU-Verification-Environment,14,1,2023-04-05 10:59:27+00:00,[],None
165,https://github.com/Batucan2601/fpga_tools.git,2021-08-25 13:07:39+00:00,fpga tools ,0,Batucan2601/fpga_tools,399822553,SystemVerilog,fpga_tools,5,1,2021-08-26 10:31:36+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/MarkReedZ/SystemVerilogTutorial.git,2021-10-30 22:47:05+00:00,Hello world tutorial for SystemVerilog,1,MarkReedZ/SystemVerilogTutorial,423006088,SystemVerilog,SystemVerilogTutorial,6555,1,2024-01-22 23:25:00+00:00,[],None
167,https://github.com/brendancarr34/MIPS-CPU.git,2021-09-29 21:29:36+00:00,Full processor for MIPS language in SystemVerilog for implementation on Nexys4 FGPA board.,0,brendancarr34/MIPS-CPU,411834800,SystemVerilog,MIPS-CPU,46,1,2021-10-01 17:52:22+00:00,[],None
168,https://github.com/chinahuangyong/FpOC.git,2021-09-13 09:06:20+00:00,,0,chinahuangyong/FpOC,405903880,SystemVerilog,FpOC,106,1,2022-01-04 07:56:54+00:00,[],None
169,https://github.com/SuryaXOX/Digital-System-Design-and-Synthesis-Projects-PID.git,2021-12-03 12:00:10+00:00,,0,SuryaXOX/Digital-System-Design-and-Synthesis-Projects-PID,434580445,SystemVerilog,Digital-System-Design-and-Synthesis-Projects-PID,49,1,2023-07-29 18:39:36+00:00,[],None
170,https://github.com/KareemElozeiri/DigitalLogic.git,2021-12-18 23:01:49+00:00,Humble collection of some implementations in structural systemVerilog of some digital logic components,0,KareemElozeiri/DigitalLogic,439731992,SystemVerilog,DigitalLogic,134,1,2022-02-06 00:20:17+00:00,[],None
171,https://github.com/elviswolcott/fpga-graphics.git,2021-12-09 22:08:52+00:00,Final Project for Computer Architecture FA21 @ Olin College,0,elviswolcott/fpga-graphics,436775536,SystemVerilog,fpga-graphics,4762,1,2022-11-16 22:53:45+00:00,[],None
172,https://github.com/RoaLogic/ahb3lite_error.git,2021-11-27 13:43:34+00:00,AHB module that always generates an error response,1,RoaLogic/ahb3lite_error,432472085,SystemVerilog,ahb3lite_error,3,1,2022-02-17 23:13:22+00:00,[],https://api.github.com/licenses/bsd-2-clause
173,https://github.com/123deepikap/spi_avip-1.git,2021-10-19 05:52:08+00:00,Accelerated Verification IP for SPI,1,123deepikap/spi_avip-1,418788877,SystemVerilog,spi_avip-1,495,1,2022-03-02 01:39:06+00:00,[],None
174,https://github.com/jayantsakhare/ASYNCHRONOUS-FIFO-SVTB.git,2021-09-12 14:20:11+00:00,My attempt to verify asynchronous FIFO using systemverilog testbench.,1,jayantsakhare/ASYNCHRONOUS-FIFO-SVTB,405662172,SystemVerilog,ASYNCHRONOUS-FIFO-SVTB,32,1,2021-11-27 10:43:48+00:00,[],https://api.github.com/licenses/agpl-3.0
175,https://github.com/TimothyBaalman/Hardware-AI-Digit-Detection.git,2021-09-16 18:35:14+00:00,Project for Digital Integrated Circuit Design using PyTorch to train and Verilog for hardware coding. ,0,TimothyBaalman/Hardware-AI-Digit-Detection,407275608,SystemVerilog,Hardware-AI-Digit-Detection,78461,1,2023-04-25 06:01:33+00:00,[],None
176,https://github.com/ray0426/Pac-Man.git,2021-12-17 07:24:36+00:00,"2021 Fall, DCLab final project",2,ray0426/Pac-Man,439246236,SystemVerilog,Pac-Man,252,1,2023-12-04 07:14:28+00:00,[],None
177,https://github.com/hypernyan/ecc_vlg.git,2021-09-16 19:14:20+00:00,SystemVerilog elliptic curve cryptography implementation,0,hypernyan/ecc_vlg,407286678,SystemVerilog,ecc_vlg,4,1,2024-03-22 13:07:20+00:00,[],None
178,https://github.com/OYounis/RTLblocks.git,2021-08-20 16:15:21+00:00,Common RTL blocks I use,0,OYounis/RTLblocks,398334135,SystemVerilog,RTLblocks,35,1,2023-05-14 00:56:30+00:00,"['hdl', 'verilog', 'systemverilog', 'hardware']",None
179,https://github.com/snowtothemax/ece554-minilab5.git,2021-09-28 20:41:58+00:00,,0,snowtothemax/ece554-minilab5,411432592,SystemVerilog,ece554-minilab5,4132,1,2021-09-30 00:34:12+00:00,[],None
180,https://github.com/OmarElsakka1/Stop-Watch.git,2021-09-09 22:58:02+00:00,,0,OmarElsakka1/Stop-Watch,404892097,SystemVerilog,Stop-Watch,11698,1,2023-11-07 10:53:01+00:00,[],None
181,https://github.com/osovv/mpsis-labs.git,2021-12-20 10:53:55+00:00,,0,osovv/mpsis-labs,440136473,SystemVerilog,mpsis-labs,4,1,2023-03-07 03:12:04+00:00,[],https://api.github.com/licenses/mit
182,https://github.com/raytroop/vlsiverify.git,2021-11-11 14:11:17+00:00,download from https://vlsiverify.com/,1,raytroop/vlsiverify,427024919,SystemVerilog,vlsiverify,22,1,2022-04-04 00:22:03+00:00,[],None
183,https://github.com/nwkrix/FA_UVM_Testbench.git,2021-11-03 09:22:29+00:00,,0,nwkrix/FA_UVM_Testbench,424160470,SystemVerilog,FA_UVM_Testbench,32,1,2021-11-04 01:35:46+00:00,[],None
184,https://github.com/Shehab-Naga/Gray-Code-Counter.git,2021-09-05 19:46:55+00:00,"This project involved designing a digital circuit for a gray code representation on a seven-segment display, then using Quartus Prime and Altera‚Äôs FPGA to implement the counter.",0,Shehab-Naga/Gray-Code-Counter,403399201,SystemVerilog,Gray-Code-Counter,5228,1,2023-11-08 03:04:54+00:00,[],None
185,https://github.com/egeroglu/BilkentCS223Labs.git,2021-08-27 06:35:00+00:00,,0,egeroglu/BilkentCS223Labs,400412568,SystemVerilog,BilkentCS223Labs,4106,1,2023-10-01 23:05:30+00:00,[],None
186,https://github.com/aabotaleb/SNAPE-FP.git,2021-10-23 01:09:43+00:00,SNAPE-FP: SqueezeNet CNN with Accelerated Pooling Layers Extension based on IEEE-754 Floating Point Implementation through SW/HW Partitioning On ZYNQ SoC,0,aabotaleb/SNAPE-FP,420282556,SystemVerilog,SNAPE-FP,14,1,2023-07-03 04:41:06+00:00,[],https://api.github.com/licenses/bsd-3-clause
187,https://github.com/saw235/sv_common_components.git,2021-08-14 14:40:19+00:00,Common (and maybe generic) components for SystemVerilog with FuseSoc support,0,saw235/sv_common_components,396036190,SystemVerilog,sv_common_components,24,1,2023-01-28 06:29:26+00:00,[],None
188,https://github.com/Khadija411/RV32I.git,2021-10-13 11:52:26+00:00,RISC-V (RV32-I) is single cycle  processor in system verilog ,0,Khadija411/RV32I,416720998,SystemVerilog,RV32I,26,1,2023-07-17 20:22:23+00:00,[],None
189,https://github.com/GustavoRuedaEnriquez/bin-2c-decoder-sv.git,2021-10-01 02:51:53+00:00,,1,GustavoRuedaEnriquez/bin-2c-decoder-sv,412303607,SystemVerilog,bin-2c-decoder-sv,7,1,2022-01-27 05:19:24+00:00,[],None
190,https://github.com/permissiondhr/ResNet.git,2021-11-05 12:22:01+00:00,,1,permissiondhr/ResNet,424938582,SystemVerilog,ResNet,79,1,2021-11-26 04:17:26+00:00,[],None
191,https://github.com/GianlucaDagostino/Trabajo_Titulo_SoC-RiscV.git,2021-09-16 22:15:53+00:00,Dise√±o e Implementaci√≥n de un SoC en un FPGA basado en el ISA de Risc-V: Memoria para optar al t√≠tulo de Ingeniero Civil El√©ctrico,1,GianlucaDagostino/Trabajo_Titulo_SoC-RiscV,407329262,SystemVerilog,Trabajo_Titulo_SoC-RiscV,102748,1,2022-03-22 16:21:00+00:00,[],https://api.github.com/licenses/gpl-3.0
192,https://github.com/nikoschatzi/Connect-Four.git,2021-08-24 19:34:16+00:00,Connect Four game in SystemVerilog,1,nikoschatzi/Connect-Four,399583325,SystemVerilog,Connect-Four,488,1,2021-08-24 21:42:11+00:00,[],None
193,https://github.com/Fabelifer2797/Vector-ASIP-for-image-encryption.git,2021-10-09 03:00:25+00:00,,0,Fabelifer2797/Vector-ASIP-for-image-encryption,415185822,SystemVerilog,Vector-ASIP-for-image-encryption,107,1,2022-06-22 22:19:04+00:00,[],None
194,https://github.com/Momelez-Mchunu/EEE-WorkPackage6.git,2021-11-01 20:59:03+00:00,,0,Momelez-Mchunu/EEE-WorkPackage6,423614483,SystemVerilog,EEE-WorkPackage6,3,1,2022-04-10 18:30:24+00:00,[],None
195,https://github.com/PratikNarkhede20/DMA_Controller_Assertion_Based_Verification.git,2021-11-14 11:04:09+00:00,,0,PratikNarkhede20/DMA_Controller_Assertion_Based_Verification,427904967,SystemVerilog,DMA_Controller_Assertion_Based_Verification,3339,1,2022-01-25 15:41:29+00:00,[],None
196,https://github.com/LordKanelsnegle/CrossyRobbers.git,2021-11-19 18:22:05+00:00,,0,LordKanelsnegle/CrossyRobbers,429895726,SystemVerilog,CrossyRobbers,543532,1,2022-12-12 23:55:03+00:00,[],None
197,https://github.com/elYuma/miri-pd-Cores-SweRV-EH2-2.git,2021-10-02 13:57:44+00:00,,0,elYuma/miri-pd-Cores-SweRV-EH2-2,412811671,SystemVerilog,miri-pd-Cores-SweRV-EH2-2,8910,1,2023-07-17 09:33:15+00:00,[],https://api.github.com/licenses/apache-2.0
198,https://github.com/dbli2000/6.111_Acoustic_Levitator.git,2021-12-08 10:16:17+00:00,Repo for 6.111 Final Project F21 Team 11 - William Luo and David Li,0,dbli2000/6.111_Acoustic_Levitator,436202772,SystemVerilog,6.111_Acoustic_Levitator,159,1,2023-03-08 01:13:44+00:00,[],None
199,https://github.com/RoaLogic/apb_error.git,2021-11-27 13:41:58+00:00,APB module that always generates an error response,1,RoaLogic/apb_error,432471668,SystemVerilog,apb_error,3,1,2022-02-17 23:13:10+00:00,[],https://api.github.com/licenses/bsd-2-clause
200,https://github.com/ignacioFernandez1/mips-final-arqui.git,2021-11-28 20:36:10+00:00,,0,ignacioFernandez1/mips-final-arqui,432819113,SystemVerilog,mips-final-arqui,828,1,2022-06-08 21:34:58+00:00,[],None
201,https://github.com/MenaMishriky/Pong-FPGA.git,2021-12-13 20:00:19+00:00,Repository for an FPGA implementation of the game Pong,0,MenaMishriky/Pong-FPGA,438007961,SystemVerilog,Pong-FPGA,173,1,2023-12-07 03:27:15+00:00,[],None
202,https://github.com/kitune-san/KFSDRAM.git,2021-10-03 13:48:31+00:00,Simple SDRAM controller written in SystemVerilog ,0,kitune-san/KFSDRAM,413090642,SystemVerilog,KFSDRAM,204,1,2023-10-12 12:13:21+00:00,"['sdram', 'fpga', 'systemverilog']",https://api.github.com/licenses/mit
203,https://github.com/zzhang681/MLP-Hand-written-Pattern-Classifier-Model-on-DE-10-Lite-FPGA.git,2021-11-21 02:04:09+00:00,EE297,0,zzhang681/MLP-Hand-written-Pattern-Classifier-Model-on-DE-10-Lite-FPGA,430252207,SystemVerilog,MLP-Hand-written-Pattern-Classifier-Model-on-DE-10-Lite-FPGA,1106,1,2023-01-09 09:54:09+00:00,[],None
204,https://github.com/R2D2Power/UVM.git,2021-12-16 19:43:58+00:00,Labs And Assignments from UVM,0,R2D2Power/UVM,439108387,SystemVerilog,UVM,19,1,2021-12-20 23:39:26+00:00,[],None
205,https://github.com/AI-Vector-Accelerator/cv32e40x-soc.git,2021-12-15 14:51:59+00:00,,1,AI-Vector-Accelerator/cv32e40x-soc,438667025,SystemVerilog,cv32e40x-soc,756,1,2022-03-16 23:59:11+00:00,[],https://api.github.com/licenses/isc
206,https://github.com/Yantom1/digitation_course.git,2021-10-26 11:13:05+00:00,Technion Course- Digital Systems and Computer Structure,0,Yantom1/digitation_course,421391987,SystemVerilog,digitation_course,588,1,2024-03-13 05:37:00+00:00,[],None
207,https://github.com/haberme42/arbiter_verification.git,2021-09-12 10:50:00+00:00,UVM verification plan for arbiter DUT,0,haberme42/arbiter_verification,405615327,SystemVerilog,arbiter_verification,22,1,2023-07-22 08:25:44+00:00,[],https://api.github.com/licenses/apache-2.0
208,https://github.com/jradding10/YouShallNotPass.git,2021-08-27 01:49:43+00:00,A Basys 3 digital lock box,0,jradding10/YouShallNotPass,400356922,SystemVerilog,YouShallNotPass,418,1,2021-12-22 19:58:42+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/UDXS/hdl-vlsi-exprs.git,2021-10-21 04:26:24+00:00,A collection of select Verilog/Innovus (GDS2-only) experiments,0,UDXS/hdl-vlsi-exprs,419579962,SystemVerilog,hdl-vlsi-exprs,540,1,2022-06-23 19:34:46+00:00,[],None
210,https://github.com/alerner-6502/NoC_partitioner.git,2021-12-23 21:20:06+00:00,,1,alerner-6502/NoC_partitioner,441298087,SystemVerilog,NoC_partitioner,1185,1,2022-06-01 22:20:05+00:00,[],None
211,https://github.com/skudlur/riscv-learn.git,2021-11-19 04:44:35+00:00,This repo consists of some RISC-V instructions written in SystemVerilog. They are definitely not to be compared to the real IS as I am just trying to understand them at this point.,0,skudlur/riscv-learn,429672211,SystemVerilog,riscv-learn,3,1,2021-11-19 10:08:14+00:00,[],None
212,https://github.com/ff1211/FPGA.git,2021-12-11 10:58:40+00:00,,0,ff1211/FPGA,437257148,SystemVerilog,FPGA,255,1,2022-05-24 04:14:27+00:00,[],None
213,https://github.com/chonein/Catch-me-if-You-Can-DigitalDesign.git,2021-08-18 04:43:35+00:00,,1,chonein/Catch-me-if-You-Can-DigitalDesign,397474834,SystemVerilog,Catch-me-if-You-Can-DigitalDesign,6521,1,2021-11-17 03:48:03+00:00,[],None
214,https://github.com/SteveLRojas/TRS-80_MC-10_DragonBoard.git,2021-12-17 23:46:04+00:00,TRS-80 model MC-10 implementation for DragonBoard FPGA boards.,0,SteveLRojas/TRS-80_MC-10_DragonBoard,439487426,SystemVerilog,TRS-80_MC-10_DragonBoard,20015,1,2023-11-21 18:30:19+00:00,[],None
215,https://github.com/Dragon-Git/Design_Pattern.git,2021-09-11 04:38:38+00:00,Implement design patterns with Systemverilog,0,Dragon-Git/Design_Pattern,405284225,SystemVerilog,Design_Pattern,32,1,2024-01-13 14:12:04+00:00,"['design-patterns', 'systemverilog']",None
216,https://github.com/eigenco/OPL3SPDIF.git,2021-10-20 11:20:32+00:00,PCI/ISA/RPi -> FPGA: OPL3 -> FPGA: SPDIF (TOSLINK) on Terasic DE0-CV.,0,eigenco/OPL3SPDIF,419299007,SystemVerilog,OPL3SPDIF,447,1,2024-03-24 15:29:47+00:00,[],None
217,https://github.com/HT12D/AXI_SPI_SLAVE.git,2021-10-03 06:33:53+00:00,,0,HT12D/AXI_SPI_SLAVE,412996804,SystemVerilog,AXI_SPI_SLAVE,43,1,2022-06-22 02:03:35+00:00,[],
218,https://github.com/bigdot123456/vlogRun.git,2021-09-03 02:17:36+00:00,systemverilog and vhdl text parse,0,bigdot123456/vlogRun,402620724,SystemVerilog,vlogRun,52,1,2022-06-04 21:09:06+00:00,[],None
219,https://github.com/jiru1997/design-and-verification-of-MCDF-phase2.git,2021-11-17 07:58:19+00:00,design-and-verification-of-MCDF-phase2,0,jiru1997/design-and-verification-of-MCDF-phase2,428956306,SystemVerilog,design-and-verification-of-MCDF-phase2,15,1,2022-11-07 16:28:40+00:00,[],None
220,https://github.com/AdulisL/CSE-141L.git,2021-08-30 03:25:57+00:00,,0,AdulisL/CSE-141L,401204169,SystemVerilog,CSE-141L,8574,1,2021-09-23 03:50:48+00:00,[],None
221,https://github.com/tapegun/Simple-SLC-3-CPU-Processor.git,2021-09-28 22:02:34+00:00,,0,tapegun/Simple-SLC-3-CPU-Processor,411450684,SystemVerilog,Simple-SLC-3-CPU-Processor,83,1,2024-02-05 06:15:18+00:00,[],None
222,https://github.com/N-O-O-B-Coder/State-Machine-based-Controller-For-Traffic-Signal.git,2021-08-19 14:36:47+00:00,This repository provides a Verilog code for a state machine based Traffic Signal Controller,0,N-O-O-B-Coder/State-Machine-based-Controller-For-Traffic-Signal,397974139,SystemVerilog,State-Machine-based-Controller-For-Traffic-Signal,376,1,2024-02-11 04:20:52+00:00,"['statemachine', 'mealy-machine', 'systemverilog', 'verilog', 'hdl']",None
223,https://github.com/jehosuaa/sc_proc.git,2021-10-08 15:50:53+00:00,,0,jehosuaa/sc_proc,415044875,SystemVerilog,sc_proc,7,0,2021-10-08 15:52:28+00:00,[],None
224,https://github.com/sondip18/Verlog-Stopwatch.git,2021-09-15 08:05:20+00:00,,0,sondip18/Verlog-Stopwatch,406667543,SystemVerilog,Verlog-Stopwatch,3,0,2021-09-15 08:07:41+00:00,[],None
225,https://github.com/4Kamei/verilog_sources.git,2021-09-04 20:17:18+00:00,,0,4Kamei/verilog_sources,403148641,SystemVerilog,verilog_sources,196,0,2021-09-04 20:19:17+00:00,[],https://api.github.com/licenses/mit
226,https://github.com/marwanibrahim546/Relu.git,2021-09-17 09:03:07+00:00,Relu Activation Function ,0,marwanibrahim546/Relu,407474735,SystemVerilog,Relu,29,0,2021-09-17 09:36:26+00:00,[],None
227,https://github.com/rhemm23/ece-554.git,2021-09-20 04:56:58+00:00,,0,rhemm23/ece-554,408315136,SystemVerilog,ece-554,512,0,2021-09-22 18:51:00+00:00,[],None
228,https://github.com/Sampsonksw/Avenger.git,2021-09-28 07:22:52+00:00,A min-soc ,0,Sampsonksw/Avenger,411178021,SystemVerilog,Avenger,1703,0,2021-11-04 06:27:53+00:00,[],https://api.github.com/licenses/apache-2.0
229,https://github.com/miguel100398/radix4_booth_multiplier.git,2021-10-04 00:20:39+00:00,Radix4 booth multiplier,0,miguel100398/radix4_booth_multiplier,413228831,SystemVerilog,radix4_booth_multiplier,35,0,2021-10-05 02:09:10+00:00,[],https://api.github.com/licenses/gpl-3.0
230,https://github.com/NermeenMohammed-M/Verification.git,2021-08-24 20:30:51+00:00,,1,NermeenMohammed-M/Verification,399596995,SystemVerilog,Verification,49,0,2021-10-12 16:28:17+00:00,[],None
231,https://github.com/harkerrussell/ECE111_Russell_Del-Torro.git,2021-08-26 00:07:07+00:00,Final Project Repo for ECE111 SS21 Final Project,0,harkerrussell/ECE111_Russell_Del-Torro,399989169,SystemVerilog,ECE111_Russell_Del-Torro,5063,0,2021-08-26 00:10:43+00:00,[],None
232,https://github.com/Shwetapatil05/avip_slave.git,2021-10-12 16:47:25+00:00,,1,Shwetapatil05/avip_slave,416420784,SystemVerilog,avip_slave,640,0,2021-12-14 09:16:47+00:00,[],None
233,https://github.com/taka30/fpga.git,2021-08-25 21:46:07+00:00,sandbox,0,taka30/fpga,399964640,SystemVerilog,fpga,9,0,2021-08-25 22:01:23+00:00,[],None
234,https://github.com/zipotron/ulx3s_sdram8.git,2021-10-09 11:26:19+00:00,,0,zipotron/ulx3s_sdram8,415289248,SystemVerilog,ulx3s_sdram8,11,0,2021-10-12 15:47:56+00:00,[],None
235,https://github.com/imbasmd/ARIMA-Hardware-Implementaion.git,2021-11-15 09:04:36+00:00,,0,imbasmd/ARIMA-Hardware-Implementaion,428191913,SystemVerilog,ARIMA-Hardware-Implementaion,8,0,2021-11-15 09:04:49+00:00,[],None
236,https://github.com/Tal-Ko/Digital-Systems-Simulation1.git,2021-11-27 10:46:17+00:00,Implementation of basic logic circuits up to a 64bit ALU,0,Tal-Ko/Digital-Systems-Simulation1,432433817,SystemVerilog,Digital-Systems-Simulation1,8,0,2021-11-29 12:39:27+00:00,[],None
237,https://github.com/pmanthu/SV.git,2021-12-16 22:43:51+00:00,,0,pmanthu/SV,439146354,SystemVerilog,SV,102,0,2021-12-16 22:51:08+00:00,[],None
238,https://github.com/cwirzenm/3002CEM_MipsSingleCycleMicroprocessor.git,2021-11-17 11:57:49+00:00,,0,cwirzenm/3002CEM_MipsSingleCycleMicroprocessor,429027546,SystemVerilog,3002CEM_MipsSingleCycleMicroprocessor,84,0,2021-11-17 12:03:21+00:00,[],None
239,https://github.com/js4ngu/Dang9_FPGA.git,2021-11-22 09:52:15+00:00,,1,js4ngu/Dang9_FPGA,430649676,SystemVerilog,Dang9_FPGA,57678,0,2021-12-23 15:12:35+00:00,[],None
240,https://github.com/rag1404/magicsquare_parametrization.git,2021-10-20 05:15:33+00:00,A program to demonstrate magic square with parameterization,0,rag1404/magicsquare_parametrization,419194169,SystemVerilog,magicsquare_parametrization,3,0,2021-10-20 05:23:35+00:00,[],None
241,https://github.com/dtrich2/ee271-project.git,2021-11-01 16:38:41+00:00,Project for Stanford EE271 Fall 2021,1,dtrich2/ee271-project,423540417,SystemVerilog,ee271-project,99431,0,2021-11-28 03:01:06+00:00,[],None
242,https://github.com/harihitode/ecliptic.git,2021-10-31 11:04:42+00:00,,0,harihitode/ecliptic,423123557,SystemVerilog,ecliptic,7,0,2021-10-31 16:09:18+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/rhit-davidsjt/ECE433_PongVGA.git,2021-10-25 18:28:18+00:00,,0,rhit-davidsjt/ECE433_PongVGA,421140379,SystemVerilog,ECE433_PongVGA,23509,0,2022-01-07 15:04:04+00:00,[],None
244,https://github.com/vk5-pdx/hamming_code.git,2021-10-20 03:24:18+00:00,Hamming encoder decoder in system verilog,0,vk5-pdx/hamming_code,419171350,SystemVerilog,hamming_code,4,0,2021-10-21 07:55:21+00:00,[],None
245,https://github.com/isa-Lai/Image_Processor.git,2021-12-20 03:33:05+00:00,FPGA Image Processor: Decode information from mic15 file.,0,isa-Lai/Image_Processor,440032452,SystemVerilog,Image_Processor,1634,0,2021-12-20 03:44:07+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/kenjo78/swerv_eh1_fpga.git,2021-08-15 11:29:25+00:00,,0,kenjo78/swerv_eh1_fpga,396328919,SystemVerilog,swerv_eh1_fpga,3877,0,2021-08-15 12:05:41+00:00,[],https://api.github.com/licenses/apache-2.0
247,https://github.com/AI-SBU/Hardware-Generation-Tool.git,2021-08-18 04:20:47+00:00,,0,AI-SBU/Hardware-Generation-Tool,397470750,SystemVerilog,Hardware-Generation-Tool,666,0,2021-12-26 01:55:58+00:00,[],None
248,https://github.com/robertstar/AGC.git,2021-10-19 13:37:10+00:00,,0,robertstar/AGC,418939668,SystemVerilog,AGC,5,0,2021-10-19 13:38:09+00:00,[],None
249,https://github.com/pilipovicn/fv.git,2021-10-28 16:29:17+00:00,,0,pilipovicn/fv,422277742,SystemVerilog,fv,1,0,2021-10-28 16:31:22+00:00,[],None
250,https://github.com/ThymeTraveler/3096_prac6.git,2021-11-03 12:09:49+00:00,,0,ThymeTraveler/3096_prac6,424209011,SystemVerilog,3096_prac6,3,0,2021-11-03 17:32:43+00:00,[],None
251,https://github.com/emanu1004/Quiz_UVM.git,2021-10-27 03:57:09+00:00,Ambiente de pruebas en UVM para un detector de patrones,0,emanu1004/Quiz_UVM,421669897,SystemVerilog,Quiz_UVM,180,0,2021-10-27 04:44:08+00:00,[],None
252,https://github.com/vinmarbey/Prozessor.git,2021-11-05 09:53:15+00:00,,0,vinmarbey/Prozessor,424899584,SystemVerilog,Prozessor,95755,0,2021-11-10 12:36:43+00:00,[],None
253,https://github.com/ducall/redix8_unsigned8mul1.0.0.git,2021-12-10 08:27:12+00:00,,0,ducall/redix8_unsigned8mul1.0.0,436904662,SystemVerilog,redix8_unsigned8mul1.0.0,454,0,2021-12-10 08:30:45+00:00,[],None
254,https://github.com/prvbharadwaj1731/ACA_final_Project.git,2021-12-08 02:55:17+00:00,Performance of Branch Prediction on SweRV EH1 core,1,prvbharadwaj1731/ACA_final_Project,436096678,SystemVerilog,ACA_final_Project,2632,0,2021-12-14 05:51:58+00:00,[],None
255,https://github.com/muresant18/LAB5_DE_STM21.git,2021-12-12 13:21:54+00:00,,0,muresant18/LAB5_DE_STM21,437551474,SystemVerilog,LAB5_DE_STM21,4525,0,2021-12-12 13:25:54+00:00,[],None
256,https://github.com/AnishVipperla/riscvprocessorformulticoresystem.git,2021-12-12 17:52:23+00:00,,0,AnishVipperla/riscvprocessorformulticoresystem,437616610,SystemVerilog,riscvprocessorformulticoresystem,343,0,2021-12-12 17:56:05+00:00,[],None
257,https://github.com/sabbirshibli/Verilog_EDA-Playground.git,2021-10-03 09:23:50+00:00,Some verilog code examples for EDA Playground Simulator,0,sabbirshibli/Verilog_EDA-Playground,413031166,SystemVerilog,Verilog_EDA-Playground,7,0,2024-01-10 11:36:54+00:00,[],None
258,https://github.com/Ashley-Ratau/EEE3096S-Group-Work.git,2021-11-01 19:05:25+00:00,,0,Ashley-Ratau/EEE3096S-Group-Work,423584371,SystemVerilog,EEE3096S-Group-Work,295,0,2021-11-05 21:25:16+00:00,[],None
259,https://github.com/yink12138/DigitalLogicAssignment.git,2021-11-18 09:19:43+00:00,My digital logic assignment,0,yink12138/DigitalLogicAssignment,429366767,,DigitalLogicAssignment,8,0,2021-11-29 11:38:59+00:00,[],None
260,https://github.com/sufyankhan97/Knight-s-tour.git,2021-11-18 14:30:42+00:00,,0,sufyankhan97/Knight-s-tour,429461694,SystemVerilog,Knight-s-tour,5467,0,2023-04-02 02:53:00+00:00,[],None
261,https://github.com/parajk1/KTNE-CPE200L.git,2021-11-16 02:13:05+00:00,"CPE200L Final Project, it's a simplified version of Keep Talking and Nobody Explodes",0,parajk1/KTNE-CPE200L,428486905,SystemVerilog,KTNE-CPE200L,256,0,2021-12-05 17:58:24+00:00,[],None
262,https://github.com/sweet12prof/ComProtocols.git,2021-11-17 09:24:47+00:00,"hardware implementation of communication protocol, SPI, UART, PCI",0,sweet12prof/ComProtocols,428981809,SystemVerilog,ComProtocols,5,0,2021-11-21 07:39:07+00:00,[],None
263,https://github.com/pausalv/MIDIReceiver.git,2021-10-14 06:02:10+00:00,,0,pausalv/MIDIReceiver,417007578,SystemVerilog,MIDIReceiver,141,0,2023-08-08 08:16:21+00:00,[],None
264,https://github.com/calvinyao00/ECE437.git,2021-10-20 22:26:07+00:00,Source code and test bench designs for ECE437 lab,0,calvinyao00/ECE437,419507325,SystemVerilog,ECE437,4298,0,2023-06-20 11:03:43+00:00,[],None
265,https://github.com/crgrace/madcap.git,2021-10-26 17:46:51+00:00,Multiplexer ASIC for  Data and Clock Aggregation and Propagation,0,crgrace/madcap,421527527,SystemVerilog,madcap,502,0,2022-01-08 00:08:01+00:00,[],None
266,https://github.com/ulloazhector/arquitectura.git,2021-11-10 23:48:14+00:00,,1,ulloazhector/arquitectura,426813140,SystemVerilog,arquitectura,382,0,2023-02-13 15:17:34+00:00,[],None
267,https://github.com/imamura-slab/DPRs_test.git,2021-10-12 02:34:22+00:00,Ë§áÊï∞DPR„Çí„ÇÑ„Å£„Å¶„Åø„ÇãÔºà„Åß„Åç„Çã„Åã„Å©„ÅÜ„ÅãÔºâ,0,imamura-slab/DPRs_test,416156176,SystemVerilog,DPRs_test,8,0,2021-11-02 02:08:57+00:00,[],None
268,https://github.com/mattsini1/udma_camera-master.git,2021-10-11 13:29:40+00:00,,1,mattsini1/udma_camera-master,415938943,SystemVerilog,udma_camera-master,39,0,2021-10-11 13:34:27+00:00,[],
269,https://github.com/akseltorgerson/ECE554-MP5-TPU-Control-Unit.git,2021-09-30 19:38:43+00:00,Control unit for the TPU MAC,1,akseltorgerson/ECE554-MP5-TPU-Control-Unit,412202764,SystemVerilog,ECE554-MP5-TPU-Control-Unit,12,0,2021-09-30 20:03:50+00:00,[],None
270,https://github.com/thechosenone98/IL2203-Seminar-2.git,2021-10-03 15:12:41+00:00,,0,thechosenone98/IL2203-Seminar-2,413113189,SystemVerilog,IL2203-Seminar-2,44,0,2021-10-07 12:47:37+00:00,[],None
271,https://github.com/JordanUFlores/VerificacionJU.git,2021-11-04 01:03:34+00:00,Class activities repository,0,JordanUFlores/VerificacionJU,424429445,SystemVerilog,VerificacionJU,6,0,2021-11-19 22:56:51+00:00,[],None
272,https://github.com/emanu1004/quiz_uvm_fifo.git,2021-10-29 16:10:23+00:00,Traslada a la metodolog√≠a UVM un ambiente de verificaci√≥n por capas para una FIFO,0,emanu1004/quiz_uvm_fifo,422638259,SystemVerilog,quiz_uvm_fifo,11,0,2021-10-29 16:20:49+00:00,[],None
273,https://github.com/doraviv02/RTLDonkeyKongJR.git,2021-11-30 16:20:32+00:00,,0,doraviv02/RTLDonkeyKongJR,433501071,SystemVerilog,RTLDonkeyKongJR,815,0,2021-12-02 09:58:28+00:00,[],None
274,https://github.com/myreliavilla/4-bit-Johnson-Counter.git,2021-11-21 19:35:11+00:00,Synthesize Johnson counter using negation operator,0,myreliavilla/4-bit-Johnson-Counter,430462000,SystemVerilog,4-bit-Johnson-Counter,1,0,2021-11-21 19:37:03+00:00,[],None
275,https://github.com/Smattacus/carp.git,2021-09-06 18:41:08+00:00,ARP Block with testbench,0,Smattacus/carp,403725822,SystemVerilog,carp,2152,0,2022-08-08 20:58:03+00:00,[],None
276,https://github.com/nimra471/systemverilog-practice.git,2021-09-11 19:39:50+00:00,Practice codes of SystemVerilog.,0,nimra471/systemverilog-practice,405468039,SystemVerilog,systemverilog-practice,2,0,2021-09-14 10:38:55+00:00,['systemverilog'],None
277,https://github.com/sompally12/interface_bhaskar.git,2021-09-22 12:53:50+00:00,Interface execution code,0,sompally12/interface_bhaskar,409203706,SystemVerilog,interface_bhaskar,1,0,2021-09-22 12:54:33+00:00,[],None
278,https://github.com/RoraChen/Adder-Tree.git,2021-09-20 09:11:56+00:00,Using recursive modules in system verilog to implement a binary adder tree.,0,RoraChen/Adder-Tree,408377915,SystemVerilog,Adder-Tree,2,0,2023-06-22 07:55:19+00:00,[],None
279,https://github.com/sairamesh1973/OpenTitan.git,2021-09-08 11:00:51+00:00,,3,sairamesh1973/OpenTitan,404313801,SystemVerilog,OpenTitan,38871,0,2022-09-29 06:48:23+00:00,[],https://api.github.com/licenses/apache-2.0
280,https://github.com/Radiophantom/i2c_controller.git,2021-08-20 11:43:41+00:00,,0,Radiophantom/i2c_controller,398257523,SystemVerilog,i2c_controller,10,0,2021-10-29 14:01:14+00:00,[],None
281,https://github.com/Vilanya/SIT329-Week_5.git,2021-08-22 12:01:05+00:00,,0,Vilanya/SIT329-Week_5,398788725,SystemVerilog,SIT329-Week_5,0,0,2021-08-22 12:01:30+00:00,[],None
282,https://github.com/mrreider/ece554_miniproject.git,2021-09-09 20:48:31+00:00,ECE554 ,0,mrreider/ece554_miniproject,404865633,SystemVerilog,ece554_miniproject,3849,0,2021-09-09 23:25:47+00:00,[],None
283,https://github.com/T-Szymk/timing_constraints_testbed.git,2021-09-10 13:38:23+00:00,project to practise defining timing constraints on FPGA,0,T-Szymk/timing_constraints_testbed,405093250,SystemVerilog,timing_constraints_testbed,6,0,2021-09-15 15:31:16+00:00,[],None
284,https://github.com/parthoBhoumk/VLSI2.git,2021-12-02 14:39:20+00:00,,0,parthoBhoumk/VLSI2,434256920,SystemVerilog,VLSI2,11,0,2021-12-03 14:01:52+00:00,[],None
285,https://github.com/HR1025/verilator_hr10255.git,2021-12-05 01:29:17+00:00,,1,HR1025/verilator_hr10255,435047336,SystemVerilog,verilator_hr10255,31731,0,2022-01-09 14:12:48+00:00,[],https://api.github.com/licenses/lgpl-3.0
286,https://github.com/EzraCharles/MIPS_Single_Cycle_Charles_Ezra.git,2021-12-06 04:33:25+00:00,MIPS implementation of computer architecture from Bootcamp Pre-Silicon Validation by ITESO and INTEL,0,EzraCharles/MIPS_Single_Cycle_Charles_Ezra,435360606,SystemVerilog,MIPS_Single_Cycle_Charles_Ezra,12,0,2021-12-06 04:49:49+00:00,[],https://api.github.com/licenses/mit
287,https://github.com/huicongxu/cpuDesign.git,2021-12-05 08:03:40+00:00,,0,huicongxu/cpuDesign,435107938,SystemVerilog,cpuDesign,9,0,2021-12-05 08:11:36+00:00,[],None
288,https://github.com/ajbeaulier/System-Verilog-Code.git,2021-12-16 21:11:53+00:00,Contains all System Verilog Modules,0,ajbeaulier/System-Verilog-Code,439128129,SystemVerilog,System-Verilog-Code,8451,0,2021-12-16 21:12:18+00:00,[],None
289,https://github.com/Aleksa98Stojkovic/Formal-Verification.git,2021-12-09 16:12:51+00:00,Small examples of formal verification application,0,Aleksa98Stojkovic/Formal-Verification,436680663,SystemVerilog,Formal-Verification,21,0,2022-02-14 13:11:12+00:00,[],None
290,https://github.com/anniejchu/i2scontroller.git,2021-12-09 20:16:37+00:00,,0,anniejchu/i2scontroller,436749453,SystemVerilog,i2scontroller,48185,0,2021-12-23 04:31:25+00:00,[],None
291,https://github.com/bren11/470proj.git,2021-12-12 00:08:11+00:00,,0,bren11/470proj,437416030,SystemVerilog,470proj,31866,0,2021-12-21 18:04:35+00:00,[],None
292,https://github.com/dpenebac/ece270.git,2021-12-14 19:20:55+00:00,,1,dpenebac/ece270,438373436,SystemVerilog,ece270,10,0,2021-12-14 19:25:15+00:00,[],None
293,https://github.com/jakefreeman/AD7476A_fpga_intf.git,2021-08-22 06:26:43+00:00,"Systemverilog implementation of a receiver for receiving data from an AD7476A ADC chip,",0,jakefreeman/AD7476A_fpga_intf,398730345,SystemVerilog,AD7476A_fpga_intf,18,0,2021-09-13 05:54:06+00:00,[],https://api.github.com/licenses/gpl-3.0
294,https://github.com/zieglershai/space_invaders.git,2021-09-01 13:51:46+00:00,,0,zieglershai/space_invaders,402078635,SystemVerilog,space_invaders,325642,0,2021-12-22 21:56:19+00:00,[],None
295,https://github.com/ArsicAntonijo/procesor.git,2021-08-17 17:22:08+00:00,,0,ArsicAntonijo/procesor,397337737,SystemVerilog,procesor,112,0,2021-10-29 20:06:44+00:00,[],None
296,https://github.com/bmegyesi/swegram-v2.git,2021-12-15 14:06:37+00:00,SWEGRAM: Annotation and Analysis of English and Swedish Texts,1,bmegyesi/swegram-v2,438652006,SystemVerilog,swegram-v2,86974,0,2023-05-01 16:52:36+00:00,[],https://api.github.com/licenses/mit
297,https://github.com/DivyeshMakwana12599/SystemVerilog.git,2021-08-24 07:26:22+00:00,,0,DivyeshMakwana12599/SystemVerilog,399373855,SystemVerilog,SystemVerilog,28,0,2021-08-24 07:43:32+00:00,[],None
298,https://github.com/egeroglu/BilkentCS223Project.git,2021-08-26 15:20:01+00:00,,0,egeroglu/BilkentCS223Project,400215084,SystemVerilog,BilkentCS223Project,1507,0,2022-11-15 14:11:13+00:00,[],None
299,https://github.com/linh97abc/uC-OS.git,2021-09-03 07:03:37+00:00,,0,linh97abc/uC-OS,402678109,SystemVerilog,uC-OS,36061,0,2021-09-03 07:06:14+00:00,[],None
300,https://github.com/TapiwaFaith/EEE3096S-.git,2021-08-21 13:53:54+00:00,,0,TapiwaFaith/EEE3096S-,398570480,SystemVerilog,EEE3096S-,4,0,2021-11-03 18:07:57+00:00,[],None
301,https://github.com/waynarbocangel/cse141LProcessor.git,2021-08-19 09:56:20+00:00,,0,waynarbocangel/cse141LProcessor,397895346,SystemVerilog,cse141LProcessor,41,0,2021-09-05 20:09:37+00:00,[],None
302,https://github.com/sltm-14/MIPS.git,2021-08-18 02:56:18+00:00,,0,sltm-14/MIPS,397454384,SystemVerilog,MIPS,4066,0,2021-08-19 03:27:50+00:00,[],None
303,https://github.com/raja-aadhithan/UVM.git,2021-09-04 13:36:25+00:00,"UVM Drivers to Scoreboards... this repository has the codes split up and spilled up, assemble those and you get a RAM UVM test bench ",0,raja-aadhithan/UVM,403065315,SystemVerilog,UVM,18,0,2023-10-24 07:35:49+00:00,[],None
304,https://github.com/kallmi28/1CPU_Tester.git,2021-09-28 14:39:45+00:00,,0,kallmi28/1CPU_Tester,411320411,SystemVerilog,1CPU_Tester,9,0,2021-09-28 14:44:33+00:00,[],None
305,https://github.com/zumahun/ARMV4S.git,2021-09-29 08:15:48+00:00,,0,zumahun/ARMV4S,411587176,SystemVerilog,ARMV4S,75,0,2021-09-29 08:18:21+00:00,[],None
306,https://github.com/GCET231/fpga_labs_21_1.git,2021-09-23 22:10:20+00:00,,0,GCET231/fpga_labs_21_1,409757165,SystemVerilog,fpga_labs_21_1,3282,0,2021-12-06 21:41:51+00:00,[],None
307,https://github.com/Liuxingyan-verify/TEST.git,2021-09-24 02:59:21+00:00,,0,Liuxingyan-verify/TEST,409813124,SystemVerilog,TEST,3,0,2021-09-24 03:19:20+00:00,[],None
308,https://github.com/Celtyee/ECE385.git,2021-09-23 02:25:25+00:00,ECE385: Digital Systems Laboratory,0,Celtyee/ECE385,409420537,SystemVerilog,ECE385,69764,0,2023-03-04 07:46:11+00:00,[],None
309,https://github.com/za1nrkhan/riscv-core.git,2021-09-22 20:22:02+00:00,,0,za1nrkhan/riscv-core,409345276,SystemVerilog,riscv-core,17,0,2021-09-27 08:57:49+00:00,[],None
310,https://github.com/jtalbert123/AXIS-I2C-Bridge.git,2021-09-12 17:19:05+00:00,,0,jtalbert123/AXIS-I2C-Bridge,405706055,SystemVerilog,AXIS-I2C-Bridge,260,0,2021-09-13 02:44:23+00:00,[],None
311,https://github.com/kanungoramakrishna/branch_predictors.git,2021-09-12 20:28:47+00:00,,0,kanungoramakrishna/branch_predictors,405746471,SystemVerilog,branch_predictors,211,0,2022-12-27 07:01:29+00:00,[],None
312,https://github.com/marwanibrahim546/AES_MONITOR.git,2021-09-09 17:53:22+00:00,the monitor of the AES project ,0,marwanibrahim546/AES_MONITOR,404819223,SystemVerilog,AES_MONITOR,40,0,2021-09-20 17:52:03+00:00,[],None
313,https://github.com/snowtothemax/ece554_miniproject.git,2021-09-09 20:37:09+00:00,,0,snowtothemax/ece554_miniproject,404862943,SystemVerilog,ece554_miniproject,563,0,2021-09-10 20:25:53+00:00,[],None
314,https://github.com/dwiti9494/Verilog_SystemVerilog.git,2021-09-18 21:04:37+00:00,Basic Verilog and System Verilog Practice,0,dwiti9494/Verilog_SystemVerilog,407967449,SystemVerilog,Verilog_SystemVerilog,2,0,2021-09-18 21:53:28+00:00,[],None
315,https://github.com/hopnets/vertigo_scheduler_fpga_implementation.git,2021-09-19 18:20:11+00:00,,0,hopnets/vertigo_scheduler_fpga_implementation,408203815,SystemVerilog,vertigo_scheduler_fpga_implementation,12,0,2021-11-01 23:26:08+00:00,[],None
316,https://github.com/BerthaBrenesB/Taller-de-Dise-oDigital.git,2021-08-15 02:00:37+00:00,Repositorio para el codigo de los laboratorios del curso de Taller de Dise√±o Digital,0,BerthaBrenesB/Taller-de-Dise-oDigital,396186129,SystemVerilog,Taller-de-Dise-oDigital,42110,0,2021-09-07 07:04:11+00:00,[],None
317,https://github.com/lampn0/riscv_pipeline.github.io.git,2021-08-28 07:56:08+00:00,RISC-V Pipeline,0,lampn0/riscv_pipeline.github.io,400735827,SystemVerilog,riscv_pipeline.github.io,9381,0,2021-08-30 08:18:26+00:00,[],None
318,https://github.com/fmodesto/nand2tetris_fpga.git,2021-10-16 23:24:03+00:00,,0,fmodesto/nand2tetris_fpga,417971503,SystemVerilog,nand2tetris_fpga,7,0,2021-10-17 13:02:02+00:00,[],None
319,https://github.com/ptapa1/VDIC_ptapa.git,2021-10-16 13:39:21+00:00,,0,ptapa1/VDIC_ptapa,417839117,SystemVerilog,VDIC_ptapa,2374,0,2021-12-11 11:34:34+00:00,[],None
320,https://github.com/valmyr/Solutions-HDLBits-Verilog-Practice.git,2021-10-19 23:29:02+00:00,Reposit√≥rio destinado a solu√ß√µes dos problemas propostos do site: https://hdlbits.01xz.net/wiki/Main_Page,0,valmyr/Solutions-HDLBits-Verilog-Practice,419121571,SystemVerilog,Solutions-HDLBits-Verilog-Practice,13,0,2021-10-27 23:45:59+00:00,[],None
321,https://github.com/ruofan-he/redpitaya_fpga.git,2021-10-10 10:57:21+00:00,,0,ruofan-he/redpitaya_fpga,415559091,SystemVerilog,redpitaya_fpga,236,0,2021-11-03 06:06:13+00:00,[],None
322,https://github.com/lukhanyoVena808/prac6_final_destination_vnxluk001_kzwvuy001.git,2021-10-31 13:38:59+00:00,,0,lukhanyoVena808/prac6_final_destination_vnxluk001_kzwvuy001,423158247,SystemVerilog,prac6_final_destination_vnxluk001_kzwvuy001,7,0,2021-11-03 21:17:59+00:00,[],None
323,https://github.com/shpegun60/open_std_fpga.git,2021-10-31 16:41:16+00:00,This std libraries on fpga,0,shpegun60/open_std_fpga,423203760,SystemVerilog,open_std_fpga,1164,0,2021-12-19 21:06:56+00:00,"['fpga-std', 'verilog', 'standard-library-fpga']",https://api.github.com/licenses/gpl-3.0
324,https://github.com/PrajaktaPsu/PrajaktaPsu.git,2021-11-10 03:52:17+00:00,Config files for my GitHub profile.,0,PrajaktaPsu/PrajaktaPsu,426476564,SystemVerilog,PrajaktaPsu,382,0,2021-12-13 18:17:18+00:00,"['config', 'github-config']",None
325,https://github.com/testeous-co/mpsis_2021.git,2021-11-30 10:48:01+00:00,,0,testeous-co/mpsis_2021,433393109,SystemVerilog,mpsis_2021,1,0,2021-11-30 10:52:10+00:00,[],None
326,https://github.com/Shr3yash/VerilogHDL.git,2021-11-24 04:44:50+00:00,,0,Shr3yash/VerilogHDL,431349456,SystemVerilog,VerilogHDL,2,0,2021-12-17 11:18:16+00:00,[],None
327,https://github.com/nextDesignd/fpga-programming.git,2021-11-28 16:12:05+00:00,,0,nextDesignd/fpga-programming,432760765,SystemVerilog,fpga-programming,1,0,2021-11-28 16:12:15+00:00,[],None
328,https://github.com/Quantumlyy/fpga-learning.git,2021-12-17 22:10:16+00:00,,0,Quantumlyy/fpga-learning,439472321,SystemVerilog,fpga-learning,8,0,2021-12-19 21:30:14+00:00,[],None
329,https://github.com/MoisesPerez2305/LAB4_calvar_mperz.git,2021-12-18 22:26:29+00:00,Verification_FIFO,0,MoisesPerez2305/LAB4_calvar_mperz,439727115,SystemVerilog,LAB4_calvar_mperz,90,0,2022-01-11 03:25:19+00:00,[],None
330,https://github.com/prajwalp98/bubblesort.git,2021-11-07 04:01:14+00:00,,0,prajwalp98/bubblesort,425408099,SystemVerilog,bubblesort,1,0,2021-11-07 04:02:40+00:00,[],None
331,https://github.com/Josem9718/aFIFO_Verification_Alba_Castro-Miguel_Benavides.git,2021-12-10 02:06:43+00:00,aFIFO verification environment,2,Josem9718/aFIFO_Verification_Alba_Castro-Miguel_Benavides,436820793,SystemVerilog,aFIFO_Verification_Alba_Castro-Miguel_Benavides,10,0,2022-01-07 23:32:41+00:00,[],None
332,https://github.com/stultusverus/SystemVerilog-Practices.git,2021-11-29 07:57:04+00:00,This repository contains SystemVerilog code examples for beginners.,0,stultusverus/SystemVerilog-Practices,432951425,SystemVerilog,SystemVerilog-Practices,18,0,2021-11-30 18:06:33+00:00,"['systemverilog', 'fpga', 'hdl', 'hdlbits', 'verilog']",https://api.github.com/licenses/mit
333,https://github.com/tem-str/Lab1_nov2021.git,2021-11-29 14:40:58+00:00,,0,tem-str/Lab1_nov2021,433079089,SystemVerilog,Lab1_nov2021,10536,0,2021-11-29 14:53:29+00:00,[],https://api.github.com/licenses/apache-2.0
334,https://github.com/asinghani/ice40-wearable.git,2021-12-23 01:29:39+00:00,iCE40 FPGA boards in wearable form-factors,0,asinghani/ice40-wearable,441028770,SystemVerilog,ice40-wearable,7744,0,2021-12-23 07:10:22+00:00,[],None
335,https://github.com/danigarzon268/risc-v-arch.git,2021-11-15 00:12:42+00:00,üõ† El repositorio contiene la construcci√≥n de un procesador basado en la arquitectura Risc-V,0,danigarzon268/risc-v-arch,428072758,SystemVerilog,risc-v-arch,904,0,2021-12-15 19:04:13+00:00,"['verilog', 'architecture', 'risc-v']",None
336,https://github.com/knyuchen/fir_accelerator.git,2021-11-22 20:51:38+00:00,Implementation of Programmable FIR Accelerator,0,knyuchen/fir_accelerator,430861288,SystemVerilog,fir_accelerator,24,0,2021-11-23 01:49:25+00:00,"['accelerator', 'filter', 'systemverilog', 'python']",None
337,https://github.com/kbotteon/fpga.git,2021-12-16 04:51:19+00:00,Assorted FPGA things,0,kbotteon/fpga,438863605,SystemVerilog,fpga,35,0,2023-10-15 19:47:27+00:00,[],https://api.github.com/licenses/mit
338,https://github.com/kleberfsobrinho/loac.git,2021-10-15 18:48:12+00:00,Reposit√≥rio destinado ao armazenamento das atividades realizadas durante a disciplina de LOAC.,0,kleberfsobrinho/loac,417603294,SystemVerilog,loac,3153,0,2021-11-01 18:53:40+00:00,[],https://api.github.com/licenses/mit
339,https://github.com/JoashCWK/fir-filter.git,2021-10-17 12:40:05+00:00,An individual university project where digital filters for audio were designed and tested on an FPGA,0,JoashCWK/fir-filter,418127436,SystemVerilog,fir-filter,3,0,2021-10-17 12:44:29+00:00,[],None
340,https://github.com/Verdvana/AXI_Lite_FIFO.git,2021-10-13 13:03:58+00:00,AXI4-Lite FIFO,0,Verdvana/AXI_Lite_FIFO,416745712,SystemVerilog,AXI_Lite_FIFO,2555,0,2023-04-10 10:14:26+00:00,[],https://api.github.com/licenses/apache-2.0
341,https://github.com/tyee2/ta_ece551project.git,2021-10-17 17:53:12+00:00,Project for ECE 551 Fall 2021 at University of Wisconsin-Madison,0,tyee2/ta_ece551project,418212034,SystemVerilog,ta_ece551project,213,0,2022-02-05 00:08:44+00:00,[],None
342,https://github.com/Lim-Calculus/System-Verilog-Testbench.git,2021-09-22 07:31:54+00:00,Group 20 Assignment ,0,Lim-Calculus/System-Verilog-Testbench,409106596,SystemVerilog,System-Verilog-Testbench,6,0,2021-09-22 07:49:57+00:00,[],None
343,https://github.com/phuong27102000/NTRU_HRSS_KEM_SV.git,2021-09-25 16:13:21+00:00,RTL for NTRU-HRSS-KEM by System Verilog,0,phuong27102000/NTRU_HRSS_KEM_SV,410319713,SystemVerilog,NTRU_HRSS_KEM_SV,18934,0,2021-11-17 12:39:08+00:00,[],https://api.github.com/licenses/mit
344,https://github.com/ducall/FixAmul_8_redix16.git,2021-11-01 09:34:41+00:00,,0,ducall/FixAmul_8_redix16,423408548,SystemVerilog,FixAmul_8_redix16,227,0,2021-11-16 01:59:37+00:00,[],None
345,https://github.com/sumanth102/design_compiler.git,2021-10-19 16:31:47+00:00,,0,sumanth102/design_compiler,419006499,SystemVerilog,design_compiler,9,0,2021-10-19 17:09:01+00:00,[],None
346,https://github.com/joaniwan/VDIC-2021.git,2021-10-19 18:41:21+00:00,This repository contains the lab results from VDIC classes.,0,joaniwan/VDIC-2021,419050456,SystemVerilog,VDIC-2021,1335,0,2021-10-24 15:01:52+00:00,[],None
347,https://github.com/jschj/ice40-graphics.git,2021-10-21 22:05:11+00:00,,0,jschj/ice40-graphics,419889934,SystemVerilog,ice40-graphics,7,0,2021-10-26 14:32:57+00:00,[],None
348,https://github.com/Waxpple/open_hardware_repo.git,2021-09-14 07:49:00+00:00,,0,Waxpple/open_hardware_repo,406274081,SystemVerilog,open_hardware_repo,4,0,2021-09-23 09:01:31+00:00,[],None
349,https://github.com/thequantizer/fpga_quickstart_pynq_z1.git,2021-09-13 08:04:37+00:00,FPGA Quick Start - PYNQ Z1 (Xilinx Vivado),0,thequantizer/fpga_quickstart_pynq_z1,405885560,SystemVerilog,fpga_quickstart_pynq_z1,68,0,2022-06-05 03:27:26+00:00,[],None
350,https://github.com/Dvorak17/ece554_miniproject.git,2021-09-09 21:25:10+00:00,,0,Dvorak17/ece554_miniproject,404874190,SystemVerilog,ece554_miniproject,798,0,2021-10-05 05:44:48+00:00,[],None
351,https://github.com/akseltorgerson/ECE554-MP2-TPU-MAC.git,2021-09-14 20:50:48+00:00,Minilab 2: TPU MAC Unit Design and Test,1,akseltorgerson/ECE554-MP2-TPU-MAC,406517417,SystemVerilog,ECE554-MP2-TPU-MAC,4,0,2021-10-07 17:39:02+00:00,[],None
352,https://github.com/NisaMercan/single-cycle-processor.git,2021-10-09 16:53:45+00:00,"This was a  Logic Circuits and Design project.  Although I'm not fond of this project right now, this was a huge success a while back ago as a second-grader. And I got an AA for that. So nostalgia yay!",0,NisaMercan/single-cycle-processor,415368478,SystemVerilog,single-cycle-processor,354,0,2021-10-09 17:08:54+00:00,[],None
353,https://github.com/CWerberger/viterbi.git,2021-10-06 08:36:49+00:00,,0,CWerberger/viterbi,414132757,SystemVerilog,viterbi,30,0,2021-11-07 12:00:45+00:00,[],None
354,https://github.com/jyoshnalakshmi/JYO.git,2021-10-26 08:04:28+00:00,,0,jyoshnalakshmi/JYO,421335103,SystemVerilog,JYO,551,0,2021-10-26 08:08:32+00:00,[],None
355,https://github.com/TheNikitaD/test.git,2021-10-27 15:06:13+00:00,,0,TheNikitaD/test,421865106,SystemVerilog,test,3090,0,2021-10-27 15:14:33+00:00,[],
356,https://github.com/oz-ben-zaken/arbiter.git,2021-10-27 20:50:44+00:00,,0,oz-ben-zaken/arbiter,421969923,SystemVerilog,arbiter,10,0,2021-10-27 20:53:01+00:00,[],None
357,https://github.com/zchen665/ece554_miniproject.git,2021-09-09 21:00:50+00:00,project folder for ece554,0,zchen665/ece554_miniproject,404868589,SystemVerilog,ece554_miniproject,514,0,2021-09-11 21:36:19+00:00,[],None
358,https://github.com/vtkhatri/hamming_code.git,2021-10-22 17:04:22+00:00,Hamming Encoder and Decoder in System Verilog,0,vtkhatri/hamming_code,420179860,SystemVerilog,hamming_code,4,0,2021-10-22 17:16:31+00:00,[],None
359,https://github.com/sltm-14/HDL.git,2021-08-12 15:40:16+00:00,,0,sltm-14/HDL,395367525,SystemVerilog,HDL,413,0,2021-08-12 17:43:11+00:00,[],None
360,https://github.com/zedianzhang/Simple-9-bit-Processor.git,2021-08-21 06:34:09+00:00,,0,zedianzhang/Simple-9-bit-Processor,398485474,SystemVerilog,Simple-9-bit-Processor,1721,0,2021-08-31 02:14:02+00:00,[],None
361,https://github.com/MrWonder323/8bit_Counter-UVM.git,2021-08-18 11:51:13+00:00,,0,MrWonder323/8bit_Counter-UVM,397582167,SystemVerilog,8bit_Counter-UVM,2,0,2021-08-24 14:40:27+00:00,[],None
362,https://github.com/lalfredoaa/Morse_Code_FPGA.git,2021-09-01 04:49:30+00:00,,0,lalfredoaa/Morse_Code_FPGA,401934375,SystemVerilog,Morse_Code_FPGA,3935,0,2021-09-01 05:04:20+00:00,[],None
363,https://github.com/NawafSwe/verilog-full-adder.git,2021-12-18 20:14:18+00:00,,0,NawafSwe/verilog-full-adder,439706342,SystemVerilog,verilog-full-adder,0,0,2021-12-18 20:15:57+00:00,[],None
364,https://github.com/wzf2000/MazeDigitalDesign.git,2021-12-19 11:52:01+00:00,digital design project,0,wzf2000/MazeDigitalDesign,439850060,SystemVerilog,MazeDigitalDesign,375,0,2021-12-19 12:15:36+00:00,[],None
365,https://github.com/786ammar/Barrel-Shifter.git,2021-11-10 04:07:54+00:00,Barrel Shifter in System Verilog,0,786ammar/Barrel-Shifter,426479746,SystemVerilog,Barrel-Shifter,3,0,2021-11-10 04:13:00+00:00,[],https://api.github.com/licenses/mit
366,https://github.com/myreliavilla/1-bit-ALU-to-4-bit-ALU.git,2021-11-21 19:32:05+00:00,"Convert 1-bit ALU to 4-bit ALU and change ALU module instantiation in ALU top module from explicit  name port connection to dot-star port connection  ‚ñ™ Port name of module alu in alu.sv can be changed when converting explicit name port  connection to dot-star port connection for alu instantiation in module alu_top.sv  ‚ñ™ Synthesize alu_top and alu module  ‚ñ™ Using provided alu testbench, run simulation for dot-star based alu instantiation in alu_top  ‚ñ™ Review synthesis results (FPGA resource usage and RTL netlist/schematic)  ‚ñ™ Review input and output signals in simulation waveform ",0,myreliavilla/1-bit-ALU-to-4-bit-ALU,430461411,SystemVerilog,1-bit-ALU-to-4-bit-ALU,2,0,2021-11-21 19:32:53+00:00,[],None
367,https://github.com/chrisl212/mips.git,2021-12-05 06:32:20+00:00,,0,chrisl212/mips,435092270,SystemVerilog,mips,17923,0,2022-03-15 19:11:20+00:00,[],None
368,https://github.com/Arima9/Task3_FIFO_Veri.git,2021-12-05 20:20:18+00:00,,0,Arima9/Task3_FIFO_Veri,435269785,SystemVerilog,Task3_FIFO_Veri,22,0,2021-12-20 05:30:21+00:00,[],None
369,https://github.com/riser44/ECE751_Embedded_Computing_Systems.git,2021-12-25 04:45:06+00:00,Contains all the details about the final project we completed in ECE 751 course in the Fall 2021 semester at UW-Madison.,0,riser44/ECE751_Embedded_Computing_Systems,441605381,SystemVerilog,ECE751_Embedded_Computing_Systems,13426,0,2021-12-25 04:57:35+00:00,[],None
370,https://github.com/Evgeny17387/DigitalSystems.git,2021-11-26 13:06:18+00:00,,0,Evgeny17387/DigitalSystems,432181935,SystemVerilog,DigitalSystems,861,0,2022-11-11 10:03:49+00:00,[],None
371,https://github.com/tim433/Logic-Design.git,2021-11-28 16:08:25+00:00,,0,tim433/Logic-Design,432759796,SystemVerilog,Logic-Design,6491,0,2021-12-08 15:37:33+00:00,[],None
372,https://github.com/miezekatzendompteur/pong.git,2021-11-12 13:21:26+00:00,pong game in VHDL for Digilent Nexys 4 ,0,miezekatzendompteur/pong,427367620,SystemVerilog,pong,94,0,2021-11-12 13:24:01+00:00,[],None
373,https://github.com/tomsmolin/Digital_Systems_and_Computer_Structure_Course.git,2021-11-02 20:17:45+00:00,,0,tomsmolin/Digital_Systems_and_Computer_Structure_Course,423986597,SystemVerilog,Digital_Systems_and_Computer_Structure_Course,680,0,2021-11-30 10:41:55+00:00,[],None
374,https://github.com/butter9scotch/SoC-MNIST.git,2021-11-26 19:10:56+00:00,,0,butter9scotch/SoC-MNIST,432278198,SystemVerilog,SoC-MNIST,21,0,2021-12-12 04:06:13+00:00,[],None
375,https://github.com/gnosthas/CVA6-Contest.git,2021-11-29 13:31:09+00:00,,0,gnosthas/CVA6-Contest,433054612,SystemVerilog,CVA6-Contest,41740,0,2022-05-27 08:07:09+00:00,[],
376,https://github.com/esromneb/ovp-ip.git,2021-11-16 01:43:15+00:00,,0,esromneb/ovp-ip,428480303,SystemVerilog,ovp-ip,0,0,2021-11-16 01:45:23+00:00,[],None
377,https://github.com/luiseduardo8899/SVMiniParser.git,2021-10-06 19:10:08+00:00,Python scripts for SystemVerilog parsing tasks and function and creating VSCode hover tips,0,luiseduardo8899/SVMiniParser,414339831,SystemVerilog,SVMiniParser,550,0,2021-12-22 18:21:48+00:00,[],https://api.github.com/licenses/mit
378,https://github.com/miguel100398/UART.git,2021-10-05 01:27:19+00:00,Full duplex UART,0,miguel100398/UART,413635740,SystemVerilog,UART,45,0,2021-10-19 02:09:38+00:00,[],https://api.github.com/licenses/gpl-3.0
379,https://github.com/ee19m047/systemVerilog.git,2021-10-07 13:46:47+00:00,,0,ee19m047/systemVerilog,414619238,SystemVerilog,systemVerilog,24,0,2021-10-09 08:36:26+00:00,[],None
380,https://github.com/eAlmonte21/clase_verificacion.git,2021-11-10 00:56:12+00:00,,0,eAlmonte21/clase_verificacion,426436609,SystemVerilog,clase_verificacion,10,0,2022-01-10 17:06:31+00:00,[],None
381,https://github.com/alextkoch/385-Final-Project.git,2021-11-16 21:24:22+00:00,Final Project for ECE 385,0,alextkoch/385-Final-Project,428818060,SystemVerilog,385-Final-Project,246,0,2021-12-12 21:57:33+00:00,[],None
382,https://github.com/jwadehyun/SystemVerilog.git,2021-08-13 02:23:48+00:00,SystemVerilog Projects,0,jwadehyun/SystemVerilog,395497518,SystemVerilog,SystemVerilog,10878,0,2021-08-13 05:38:24+00:00,[],None
383,https://github.com/Skanda-Prasad/BareBones.git,2021-10-15 08:13:03+00:00,,1,Skanda-Prasad/BareBones,417420317,,BareBones,21,0,2021-10-15 11:19:55+00:00,[],None
384,https://github.com/MukulTomar1/avip_p1.git,2021-10-15 10:39:23+00:00,,1,MukulTomar1/avip_p1,417461979,SystemVerilog,avip_p1,645,0,2021-11-07 16:58:37+00:00,[],None
385,https://github.com/HasnaaMahmoud/Asic.git,2021-09-29 17:25:08+00:00,,0,HasnaaMahmoud/Asic,411767905,SystemVerilog,Asic,5,0,2021-11-13 19:28:19+00:00,[],None
386,https://github.com/efebeydogan01/CS223.git,2021-10-03 14:16:22+00:00,Lab assignments from second year Bilkent CS223 (Digital Design) course.,0,efebeydogan01/CS223,413097830,SystemVerilog,CS223,26798,0,2022-11-27 10:15:42+00:00,[],None
387,https://github.com/YosysHQ-Docs/Blog-Async-Load-FFs.git,2021-10-07 16:17:13+00:00,,0,YosysHQ-Docs/Blog-Async-Load-FFs,414673639,SystemVerilog,Blog-Async-Load-FFs,8,0,2022-12-19 16:12:06+00:00,[],None
388,https://github.com/wengmaochi/FPGA_Random_Num_Generator.git,2021-10-06 16:09:39+00:00,,0,wengmaochi/FPGA_Random_Num_Generator,414282576,SystemVerilog,FPGA_Random_Num_Generator,18,0,2021-11-21 18:20:16+00:00,[],None
389,https://github.com/rooged/611-Labs.git,2021-10-13 21:03:15+00:00,,0,rooged/611-Labs,416897151,SystemVerilog,611-Labs,706,0,2023-09-14 16:51:49+00:00,[],None
390,https://github.com/tslotboom/cme435-prelab_2.git,2021-09-28 15:40:08+00:00,,0,tslotboom/cme435-prelab_2,411342580,SystemVerilog,cme435-prelab_2,650,0,2021-10-03 23:51:58+00:00,[],None
391,https://github.com/funnybr0ther/LELEC2531-Labs.git,2021-09-23 19:34:53+00:00,Digital design labs for the LELEC2531 course,0,funnybr0ther/LELEC2531-Labs,409721306,SystemVerilog,LELEC2531-Labs,8016,0,2021-09-24 08:44:47+00:00,[],None
392,https://github.com/jintaos2/sword4.git,2021-09-29 15:42:02+00:00,,0,jintaos2/sword4,411733959,SystemVerilog,sword4,37,0,2022-01-07 14:24:48+00:00,[],None
393,https://github.com/hego2022/aes-scoreboard.git,2021-09-26 14:00:48+00:00,,0,hego2022/aes-scoreboard,410567119,SystemVerilog,aes-scoreboard,19,0,2023-10-22 19:18:05+00:00,[],None
394,https://github.com/ZeviYS/EEE3095S-WorkPackage6.git,2021-10-29 17:33:21+00:00,Tutorial 6 and Practical 6 for EEE3095S 2021,0,ZeviYS/EEE3095S-WorkPackage6,422661749,SystemVerilog,EEE3095S-WorkPackage6,2,0,2021-10-29 17:34:26+00:00,[],None
395,https://github.com/MSD-Group-19/Checkpoint1-2.git,2021-10-30 18:13:10+00:00,,0,MSD-Group-19/Checkpoint1-2,422957527,SystemVerilog,Checkpoint1-2,1,0,2021-10-30 18:15:21+00:00,[],None
396,https://github.com/dannyg919/Pokemodules.git,2021-11-07 23:15:10+00:00,Contains the files for our pokemodules project,0,dannyg919/Pokemodules,425638822,SystemVerilog,Pokemodules,221,0,2021-12-11 00:09:37+00:00,[],None
397,https://github.com/calvar122/Cesar_Alvarado.git,2021-11-08 05:57:53+00:00,Verification of Digital Systems repository,0,calvar122/Cesar_Alvarado,425715437,SystemVerilog,Cesar_Alvarado,11,0,2022-01-10 07:12:43+00:00,[],None
398,https://github.com/Arima9/Verificacion_T1.git,2021-11-08 02:26:03+00:00,,0,Arima9/Verificacion_T1,425673121,SystemVerilog,Verificacion_T1,15,0,2021-12-13 22:08:20+00:00,[],None
399,https://github.com/JRivera131313/RiveraJ_MatrixAdd.git,2021-11-09 18:41:53+00:00,,0,JRivera131313/RiveraJ_MatrixAdd,426346198,SystemVerilog,RiveraJ_MatrixAdd,1123,0,2021-11-17 22:31:08+00:00,[],None
400,https://github.com/isabellabunnell/FGPAprojects.git,2021-11-25 23:39:23+00:00,A repository full of FGPA projects that I have built,0,isabellabunnell/FGPAprojects,432003117,SystemVerilog,FGPAprojects,23,0,2021-11-25 23:43:47+00:00,[],None
401,https://github.com/Aadil-Eyasim/Prac6_ASMABU002_EYSMUH002.git,2021-11-03 20:52:07+00:00,EEE3096S-2021-WorkPackage6,0,Aadil-Eyasim/Prac6_ASMABU002_EYSMUH002,424376893,SystemVerilog,Prac6_ASMABU002_EYSMUH002,4,0,2021-11-03 20:55:03+00:00,[],None
402,https://github.com/awojty/6.111_final_project.git,2021-11-05 17:33:45+00:00,,0,awojty/6.111_final_project,425033564,SystemVerilog,6.111_final_project,32537,0,2021-12-10 17:46:42+00:00,[],None
403,https://github.com/lalfredoaa/MIPS_Pipeline_SV.git,2021-09-01 04:41:45+00:00,,0,lalfredoaa/MIPS_Pipeline_SV,401932893,SystemVerilog,MIPS_Pipeline_SV,277,0,2021-09-01 04:42:10+00:00,[],None
404,https://github.com/guyarad7/Arbiter-Verification.git,2021-09-11 12:52:20+00:00,A comprehensive testbench for a round-robin arbiter.,1,guyarad7/Arbiter-Verification,405378239,SystemVerilog,Arbiter-Verification,626,0,2021-10-09 00:23:45+00:00,[],None
405,https://github.com/ClaytonJPayne/IntDivider.git,2021-09-12 04:05:22+00:00,RTL design that performs long division on two integers,0,ClaytonJPayne/IntDivider,405542292,SystemVerilog,IntDivider,7,0,2022-06-18 06:03:47+00:00,[],None
406,https://github.com/mustafaberktaskin/RISCV_design.git,2021-09-08 13:52:00+00:00,,0,mustafaberktaskin/RISCV_design,404366053,SystemVerilog,RISCV_design,2752,0,2021-09-08 13:53:13+00:00,[],None
407,https://github.com/Ramsesuct/EEE3096F.git,2021-08-15 14:16:16+00:00,Repository for 3096,0,Ramsesuct/EEE3096F,396374678,SystemVerilog,EEE3096F,5,0,2021-10-24 19:58:02+00:00,[],https://api.github.com/licenses/mit
408,https://github.com/AvaniLaghate/AMBA-AHB.git,2021-08-15 17:29:30+00:00,,0,AvaniLaghate/AMBA-AHB,396433505,SystemVerilog,AMBA-AHB,234,0,2021-08-29 12:34:33+00:00,[],https://api.github.com/licenses/gpl-3.0
409,https://github.com/jlschole/System-Synthesis.git,2021-08-18 16:22:14+00:00,System Synthesis Circuit Lab Work,0,jlschole/System-Synthesis,397665687,SystemVerilog,System-Synthesis,7,0,2021-08-21 15:04:47+00:00,[],None
410,https://github.com/ardaOnal/CS223.git,2021-08-25 12:53:56+00:00,Digital design and FPGA (Basys3) programming.,0,ardaOnal/CS223,399818334,SystemVerilog,CS223,4713,0,2021-09-12 20:15:57+00:00,[],None
411,https://github.com/TheKalty/Minilab1.git,2021-09-09 20:05:19+00:00,,0,TheKalty/Minilab1,404855350,SystemVerilog,Minilab1,640,0,2021-12-17 19:27:28+00:00,[],None
412,https://github.com/randyma01/CE3201-Proyecto-Final.git,2021-11-19 19:05:14+00:00,Proyecto Final del curso de CE3201 - Taller de Dise√±o Digital.,1,randyma01/CE3201-Proyecto-Final,429906524,SystemVerilog,CE3201-Proyecto-Final,19806,0,2021-12-11 17:21:51+00:00,[],None
413,https://github.com/myreliavilla/N-bit-gray-code-to-binary-value-conversion.git,2021-11-21 19:46:09+00:00,"Given a number N=4, generate bit patterns from 0 to 2^N-1 such that successive patterns differ by one bit. ",0,myreliavilla/N-bit-gray-code-to-binary-value-conversion,430464291,SystemVerilog,N-bit-gray-code-to-binary-value-conversion,1,0,2021-11-21 19:46:38+00:00,[],None
414,https://github.com/antonyctyung/sha256.git,2021-11-24 06:27:09+00:00,,0,antonyctyung/sha256,431371722,SystemVerilog,sha256,639,0,2021-12-03 23:53:37+00:00,[],https://api.github.com/licenses/gpl-3.0
415,https://github.com/manikant-cisma/counter.git,2021-12-23 06:05:48+00:00,,0,manikant-cisma/counter,441079794,SystemVerilog,counter,2,0,2021-12-24 06:23:49+00:00,[],None
416,https://github.com/pabloreyesrobles/ipd432-tarea2.git,2021-12-11 04:09:41+00:00,,0,pabloreyesrobles/ipd432-tarea2,437184223,SystemVerilog,ipd432-tarea2,74,0,2022-01-10 03:25:41+00:00,[],None
417,https://github.com/sama18-meet/sifratiot01.git,2021-12-10 12:35:26+00:00,,0,sama18-meet/sifratiot01,436973447,SystemVerilog,sifratiot01,20,0,2021-12-14 13:26:44+00:00,[],None
418,https://github.com/shrutiverma13/Single-Port-RAM.git,2021-12-06 11:22:16+00:00,"Built a 128 byte single port RAM using verilog. 7 bit data can be inputed and outputed in one go. When read and write operations are not selected, the RAM is tristated.",0,shrutiverma13/Single-Port-RAM,435468663,SystemVerilog,Single-Port-RAM,3,0,2021-12-09 13:56:29+00:00,[],None
419,https://github.com/MasterPlayer/sys-mng-drp-ctrlr.git,2021-12-02 14:44:42+00:00,System Monitor/Manager DRP controller for reading data from IP core over DRP protocol,0,MasterPlayer/sys-mng-drp-ctrlr,434258879,SystemVerilog,sys-mng-drp-ctrlr,50,0,2021-12-02 14:44:49+00:00,[],https://api.github.com/licenses/mit
420,https://github.com/RyanHunter-DV/advanceUVM.git,2021-12-02 15:05:23+00:00,examples of UVM usage,0,RyanHunter-DV/advanceUVM,434266538,SystemVerilog,advanceUVM,11903,0,2023-01-13 15:21:28+00:00,[],None
421,https://github.com/jseguisa/SAP1Computer.git,2021-11-30 15:09:34+00:00,,0,jseguisa/SAP1Computer,433476688,SystemVerilog,SAP1Computer,11,0,2022-02-03 10:45:49+00:00,[],None
422,https://github.com/aangelakis/Super-Mario-FPGA-VGA.git,2021-09-22 15:24:54+00:00,,0,aangelakis/Super-Mario-FPGA-VGA,409256744,SystemVerilog,Super-Mario-FPGA-VGA,50203,0,2021-09-23 12:01:48+00:00,[],None
423,https://github.com/akseltorgerson/ECE554-MP3-Systolic-Array.git,2021-09-21 19:52:18+00:00,Systolic Array,1,akseltorgerson/ECE554-MP3-Systolic-Array,408955656,SystemVerilog,ECE554-MP3-Systolic-Array,4,0,2021-10-07 17:39:33+00:00,[],None
424,https://github.com/pabloreyesrobles/ipd432-tarea1.git,2021-10-22 04:30:02+00:00,,0,pabloreyesrobles/ipd432-tarea1,419965693,SystemVerilog,ipd432-tarea1,51097,0,2021-12-01 22:56:50+00:00,[],None
425,https://github.com/wiresboy/ctf-writeups.git,2021-10-11 04:07:25+00:00,,0,wiresboy/ctf-writeups,415774122,SystemVerilog,ctf-writeups,251,0,2021-10-12 03:28:32+00:00,[],None
426,https://github.com/robertstar/BFSK_DEMOD.git,2021-10-19 13:39:52+00:00,,0,robertstar/BFSK_DEMOD,418940721,SystemVerilog,BFSK_DEMOD,30,0,2021-10-19 13:40:52+00:00,[],None
427,https://github.com/anatoli-hancharou/simd-alu-256.git,2021-10-24 17:32:42+00:00,,0,anatoli-hancharou/simd-alu-256,420750888,SystemVerilog,simd-alu-256,32,0,2023-08-25 19:13:03+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/apareakash/Arithmatic-and-logical-unit-with-application-using-verilog.git,2021-08-24 12:26:38+00:00,,0,apareakash/Arithmatic-and-logical-unit-with-application-using-verilog,399456241,SystemVerilog,Arithmatic-and-logical-unit-with-application-using-verilog,3,0,2021-08-24 12:44:45+00:00,[],None
429,https://github.com/emiliomarquez/Sixteen-Instructions-Per-Second-ISA.git,2021-09-06 19:45:14+00:00,Instruction Set Architecture,0,emiliomarquez/Sixteen-Instructions-Per-Second-ISA,403741114,SystemVerilog,Sixteen-Instructions-Per-Second-ISA,28767,0,2021-09-06 19:48:16+00:00,[],None
430,https://github.com/OscarAraya18/EL3307.git,2021-09-17 23:25:03+00:00,"Repositorio del curso EL3307 (Dise√±o L√≥gico), utilizado para compartir el c√≥digo escrito en SystemVerilog con los estudiantes del IIS-2021.",0,OscarAraya18/EL3307,407703727,SystemVerilog,EL3307,3222,0,2021-10-17 22:06:13+00:00,[],None
431,https://github.com/uscope-platform/uscope_hdl.git,2021-09-18 07:14:06+00:00,,1,uscope-platform/uscope_hdl,407786324,SystemVerilog,uscope_hdl,2900,0,2021-12-29 15:23:57+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/akseltorgerson/ECE554-MP1-FIFO.git,2021-09-09 20:57:09+00:00,ECE 554 Capstone Miniproject,1,akseltorgerson/ECE554-MP1-FIFO,404867696,SystemVerilog,ECE554-MP1-FIFO,581,0,2021-09-29 03:44:24+00:00,[],None
433,https://github.com/rejoymathews32/Async_FIFO_Verif.git,2021-10-26 15:56:10+00:00,In this project I will be designing an Asynchronous FIFO with Grey Code Synchronizers. This is my first attempt at UVM based verification for the FIFO.,0,rejoymathews32/Async_FIFO_Verif,421490615,SystemVerilog,Async_FIFO_Verif,52,0,2021-11-15 03:18:06+00:00,[],https://api.github.com/licenses/gpl-3.0
434,https://github.com/ClssEdmilson/16_Bits_Multiplier.git,2021-10-31 16:51:49+00:00,16 bits multiplier module and testbench verification with SystemVerilog,0,ClssEdmilson/16_Bits_Multiplier,423206359,SystemVerilog,16_Bits_Multiplier,3,0,2021-10-31 17:43:09+00:00,[],None
435,https://github.com/chriswebbb/Microprocessor_Design_SystemVerilog.git,2021-10-27 12:05:04+00:00,,0,chriswebbb/Microprocessor_Design_SystemVerilog,421801150,SystemVerilog,Microprocessor_Design_SystemVerilog,814,0,2021-10-28 06:53:49+00:00,[],https://api.github.com/licenses/mit
436,https://github.com/platinum95/NesMulator.git,2021-09-27 02:08:21+00:00,NES Emulator in SystemVerilog targeting Zynq SoC,0,platinum95/NesMulator,410713005,SystemVerilog,NesMulator,90,0,2021-11-09 05:58:17+00:00,[],None
437,https://github.com/bharatgohil/motion_ctrl_card.git,2021-10-14 16:41:34+00:00,,0,bharatgohil/motion_ctrl_card,417208480,SystemVerilog,motion_ctrl_card,3,0,2021-10-14 16:56:32+00:00,[],None
438,https://github.com/SamMahara/Workpackage-5.git,2021-10-13 22:43:18+00:00,,0,SamMahara/Workpackage-5,416918505,SystemVerilog,Workpackage-5,7,0,2021-10-16 20:40:53+00:00,[],None
439,https://github.com/David-Solorzano/Quiz-Clase.git,2021-10-12 22:19:17+00:00,,0,David-Solorzano/Quiz-Clase,416514691,SystemVerilog,Quiz-Clase,16,0,2021-10-18 20:57:06+00:00,[],None
440,https://github.com/chiaaaaaaa/eth-proj.git,2021-10-12 11:17:15+00:00,,0,chiaaaaaaa/eth-proj,416305220,SystemVerilog,eth-proj,63,0,2021-12-08 09:29:08+00:00,[],https://api.github.com/licenses/gpl-3.0
441,https://github.com/PascalZh/MIHPR_SoC.git,2021-10-15 13:44:04+00:00,,0,PascalZh/MIHPR_SoC,417514326,SystemVerilog,MIHPR_SoC,5915,0,2021-11-17 16:16:47+00:00,[],None
442,https://github.com/TraitorablePL/VDIC.git,2021-10-14 12:16:18+00:00,Repository for Verification of Digital Integrated Circuits,0,TraitorablePL/VDIC,417117646,SystemVerilog,VDIC,502,0,2022-01-06 18:35:06+00:00,[],None
443,https://github.com/99Angelrm/SAD.git,2021-09-06 01:45:34+00:00,,0,99Angelrm/SAD,403453565,SystemVerilog,SAD,20,0,2021-09-06 01:48:13+00:00,[],None
444,https://github.com/TapiwaFaith/EEE3096S_PRAC6.git,2021-11-03 18:09:29+00:00,,0,TapiwaFaith/EEE3096S_PRAC6,424332207,SystemVerilog,EEE3096S_PRAC6,6,0,2021-11-03 18:12:43+00:00,[],None
445,https://github.com/cdlavila/unicycle-processor-risc-v-rv32i.git,2021-08-18 15:06:28+00:00,This is a SystemVerilog implementation of the Unicycle RISC-V RV32I processor and this was the final project for Computer Architecture class.,0,cdlavila/unicycle-processor-risc-v-rv32i,397642766,SystemVerilog,unicycle-processor-risc-v-rv32i,11,0,2022-09-16 04:09:23+00:00,[],https://api.github.com/licenses/mit
446,https://github.com/abisai-iteso/sv_verif.git,2021-11-16 22:16:56+00:00,This repository contains shared files and solved problems of SV for verification.,0,abisai-iteso/sv_verif,428830744,SystemVerilog,sv_verif,16,0,2021-12-07 00:54:50+00:00,[],https://api.github.com/licenses/cc0-1.0
447,https://github.com/Amaanmmn/Lab4.git,2021-11-06 04:27:35+00:00,cpen 311 lab 4 stuff,0,Amaanmmn/Lab4,425155125,SystemVerilog,Lab4,1,0,2021-11-06 04:29:44+00:00,[],None
448,https://github.com/fuanruisu/digSystemsVerification.git,2021-11-07 03:16:57+00:00,,0,fuanruisu/digSystemsVerification,425401999,SystemVerilog,digSystemsVerification,8,0,2022-01-06 16:02:42+00:00,[],None
449,https://github.com/v-p-chavan/my_linux_git.git,2021-11-14 15:04:18+00:00,,0,v-p-chavan/my_linux_git,427959844,SystemVerilog,my_linux_git,20,0,2021-12-09 07:51:12+00:00,[],None
450,https://github.com/MSD-Group-19/Checkpoint-3.git,2021-11-15 17:15:31+00:00,,0,MSD-Group-19/Checkpoint-3,428355123,SystemVerilog,Checkpoint-3,2,0,2021-11-15 17:16:13+00:00,[],None
451,https://github.com/Sasank39/EE271.git,2021-11-09 21:53:48+00:00,Digital Circuits and Systems,0,Sasank39/EE271,426398180,SystemVerilog,EE271,39,0,2022-03-02 03:33:26+00:00,[],None
452,https://github.com/chrisskiberg/TFE4152-Project-SPICE.git,2021-11-09 21:45:43+00:00,SPICE code for the project in the course TFE4152. With the implemented design of the analog circuit. And a testbench for the design.,1,chrisskiberg/TFE4152-Project-SPICE,426396306,SystemVerilog,TFE4152-Project-SPICE,21,0,2021-11-19 08:10:14+00:00,[],None
453,https://github.com/dschaefer/fpga-bounce.git,2021-11-13 16:34:22+00:00,Example fpga bounce with Yosys simulation.,0,dschaefer/fpga-bounce,427717420,SystemVerilog,fpga-bounce,7,0,2021-11-13 17:00:41+00:00,[],None
454,https://github.com/Dragon201701/ECE551.git,2021-11-14 17:21:44+00:00,,0,Dragon201701/ECE551,427993215,SystemVerilog,ECE551,139493,0,2021-11-14 17:36:46+00:00,[],None
455,https://github.com/myreliavilla/Synthesize-2to1-Multiplexer-MUX-SystemVerilog.git,2021-11-21 19:15:33+00:00,"Understand 2to1 MUX systemverilog behavioral level, dataflow level and gatelevel  code ÔÇ∑ Synthesize each of these representations of 2to1 MUX using Altera Quartus Prime ÔÇ∑ Using Netlist viewer in Quartus Altera review RTL Viewer and Post technology mapping and  fitting schematics. ",0,myreliavilla/Synthesize-2to1-Multiplexer-MUX-SystemVerilog,430458014,SystemVerilog,Synthesize-2to1-Multiplexer-MUX-SystemVerilog,2150,0,2021-11-21 19:26:05+00:00,[],None
456,https://github.com/ManuelG28/uvm-hello-world.git,2021-11-08 14:17:50+00:00,,0,ManuelG28/uvm-hello-world,425866035,SystemVerilog,uvm-hello-world,533,0,2021-11-08 14:18:13+00:00,[],None
457,https://github.com/jmat97/RPD22.git,2021-12-06 13:43:44+00:00,R-peak detector,1,jmat97/RPD22,435512404,SystemVerilog,RPD22,106344,0,2021-12-20 21:05:41+00:00,[],None
458,https://github.com/alon-hartman/044252.git,2021-12-11 09:18:15+00:00,,0,alon-hartman/044252,437237111,SystemVerilog,044252,4617,0,2022-04-16 07:13:18+00:00,[],None
459,https://github.com/Izziabby/Amp-lified.git,2021-12-11 22:33:22+00:00,,0,Izziabby/Amp-lified,437402659,SystemVerilog,Amp-lified,21668,0,2021-12-20 04:41:25+00:00,[],None
460,https://github.com/lilanka/kythera.git,2021-12-11 18:03:47+00:00,32 bit CPU,0,lilanka/kythera,437353967,SystemVerilog,kythera,2851,0,2022-06-21 18:19:34+00:00,[],None
461,https://github.com/gmanojkumarr/avsdtcaml.git,2021-12-13 17:53:09+00:00,Tensor Core Accelerator for Machine Learning,0,gmanojkumarr/avsdtcaml,437971445,SystemVerilog,avsdtcaml,6,0,2023-01-09 09:54:26+00:00,[],None
462,https://github.com/mirayayerdem/Simple-Processor-CS223-Lab-Project-.git,2021-11-28 18:09:19+00:00,"It is a simple processor written with System Verilog. This simple processor supports four instructions which are load, store, add and subtract.",0,mirayayerdem/Simple-Processor-CS223-Lab-Project-,432788437,SystemVerilog,Simple-Processor-CS223-Lab-Project-,474,0,2022-02-16 10:49:54+00:00,[],None
463,https://github.com/muresant18/LAB4_DE_STM21.git,2021-11-29 22:46:24+00:00,PWM signal generator and FSM for a Vending Machine,0,muresant18/LAB4_DE_STM21,433220107,SystemVerilog,LAB4_DE_STM21,21651,0,2021-12-05 22:58:50+00:00,[],None
464,https://github.com/ivana17/VLSI-Project.git,2021-12-22 18:20:43+00:00,,0,ivana17/VLSI-Project,440948043,SystemVerilog,VLSI-Project,112,0,2021-12-22 18:21:57+00:00,[],None
465,https://github.com/Enock21/LOAC.git,2021-12-22 11:30:57+00:00,Exerc√≠cios em Systemverilog para a disciplina de Laborat√≥rio de Organiza√ß√£o e Arquitetura de Computadores,0,Enock21/LOAC,440835923,SystemVerilog,LOAC,300,0,2021-12-22 15:24:14+00:00,[],None
466,https://github.com/r-vazquez/roberto_vazquez.git,2021-11-04 01:35:17+00:00,Digital System Verification,0,r-vazquez/roberto_vazquez,424436222,SystemVerilog,roberto_vazquez,10,0,2021-11-19 22:30:29+00:00,[],None
467,https://github.com/marcospazianibrunella/project-zero.git,2021-09-22 08:30:32+00:00,,0,marcospazianibrunella/project-zero,409123801,SystemVerilog,project-zero,11,0,2024-02-14 15:29:58+00:00,[],None
468,https://github.com/andmiele/SystemVerilogUtils.git,2021-10-05 02:48:22+00:00,System Verilog implementation of memory other utility modules,0,andmiele/SystemVerilogUtils,413652546,SystemVerilog,SystemVerilogUtils,20,0,2022-01-02 05:28:57+00:00,[],https://api.github.com/licenses/apache-2.0
469,https://github.com/seekaddo/ape_core.git,2021-12-13 21:24:43+00:00,APE ( Authenticated Permutation-Based Encryption for Lightweight Cryptography ),0,seekaddo/ape_core,438029305,SystemVerilog,ape_core,302,0,2021-12-13 22:12:53+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/4DV4NC3M3N7/complex-number-multiplier.git,2021-12-02 12:20:31+00:00,"i built a 16bits signed complex number multiplier, the multiplier comprise of 32 adders 32bits signed that are use for multiplication and two adder for extending the sign of the multiplicant and multiplier.",0,4DV4NC3M3N7/complex-number-multiplier,434209845,SystemVerilog,complex-number-multiplier,8,0,2021-12-02 13:03:59+00:00,[],None
471,https://github.com/saw235/lowrisc_prim.git,2021-09-11 16:52:32+00:00,lowRISC primitives separated out in its own repository for reuse in other projects,0,saw235/lowrisc_prim,405433223,SystemVerilog,lowrisc_prim,760,0,2021-09-11 16:54:02+00:00,[],None
472,https://github.com/Flickman1/UnderSea-Laboratory.git,2021-09-29 00:55:47+00:00,Bachelor of Electrical Engineering Capstone,0,Flickman1/UnderSea-Laboratory,411484150,SystemVerilog,UnderSea-Laboratory,3,0,2021-10-04 02:03:21+00:00,[],None
473,https://github.com/samschiedermayer/ECE551-Project.git,2021-11-15 18:12:05+00:00,This project is systemverilog code to run on a cyclone iv fpga to control a robot through an obstacle course.,0,samschiedermayer/ECE551-Project,428372561,SystemVerilog,ECE551-Project,2130,0,2021-12-11 19:53:48+00:00,[],https://api.github.com/licenses/mit
474,https://github.com/zeeshandildar-rs/zeeshandildar-rs.git,2021-09-29 11:44:41+00:00,Config files for my GitHub profile.,0,zeeshandildar-rs/zeeshandildar-rs,411651235,SystemVerilog,zeeshandildar-rs,1,0,2021-12-06 11:08:58+00:00,"['config', 'github-config']",None
475,https://github.com/KapilKumar05/CS203-PROJECT.git,2021-10-26 06:42:45+00:00,,0,KapilKumar05/CS203-PROJECT,421310658,SystemVerilog,CS203-PROJECT,20,0,2023-05-12 07:11:15+00:00,[],None
476,https://github.com/nwkrix/FullAdder_UVM_1.git,2021-10-29 07:28:13+00:00,,0,nwkrix/FullAdder_UVM_1,422481057,SystemVerilog,FullAdder_UVM_1,3,0,2021-10-29 08:18:02+00:00,[],None
477,https://github.com/rinr2602/tictactoe.git,2021-11-01 17:15:34+00:00,,0,rinr2602/tictactoe,423552115,SystemVerilog,tictactoe,8,0,2021-11-01 17:16:34+00:00,[],None
478,https://github.com/vjabarca/Advanced-Peripheral-Bus-APB-.git,2021-11-11 07:35:45+00:00,,0,vjabarca/Advanced-Peripheral-Bus-APB-,426910808,SystemVerilog,Advanced-Peripheral-Bus-APB-,10,0,2021-11-11 07:46:28+00:00,[],None
479,https://github.com/anithasamanthula/spi_avip_testcases.git,2021-11-10 04:13:01+00:00,,0,anithasamanthula/spi_avip_testcases,426480753,SystemVerilog,spi_avip_testcases,48,0,2021-11-10 05:28:52+00:00,[],None
480,https://github.com/MacPCH/Proyecto_3_VFCI.git,2021-11-24 00:38:05+00:00,"Proyecto 3 del curso de verificacion funcional de circuitos intregados delkk Instfituto Tecnol√≥gico de Costa Rica, se comprueba un multiplicador de 32 bits usando UVM",0,MacPCH/Proyecto_3_VFCI,431298887,SystemVerilog,Proyecto_3_VFCI,53,0,2021-11-24 00:49:35+00:00,[],https://api.github.com/licenses/gpl-3.0
481,https://github.com/gilbertmike/sorting-machine.git,2021-11-21 02:00:32+00:00,Soring with FPGA for fun.,0,gilbertmike/sorting-machine,430251724,SystemVerilog,sorting-machine,29,0,2021-11-30 22:22:47+00:00,[],https://api.github.com/licenses/mit
482,https://github.com/calvar122/Reg_File_Alvarado_1_Cesar.git,2021-11-23 03:48:04+00:00,Repository for Register file by Cesar Alvarado,0,calvar122/Reg_File_Alvarado_1_Cesar,430950110,SystemVerilog,Reg_File_Alvarado_1_Cesar,653,0,2021-11-23 04:07:47+00:00,[],None
483,https://github.com/ShangchengXu/wavlet_in_fpga.git,2021-12-08 05:04:53+00:00,,1,ShangchengXu/wavlet_in_fpga,436122900,SystemVerilog,wavlet_in_fpga,13,0,2021-12-10 10:05:28+00:00,[],None
484,https://github.com/sams-santos/digital-circuits.git,2021-12-11 14:24:35+00:00,Some Digital Circuit projects,0,sams-santos/digital-circuits,437303282,SystemVerilog,digital-circuits,728,0,2021-12-13 19:14:47+00:00,[],None
485,https://github.com/hayekr/MIPS_Architecture.git,2021-12-07 19:33:43+00:00,32-bit MIPS Architecture,0,hayekr/MIPS_Architecture,436003777,SystemVerilog,MIPS_Architecture,7,0,2021-12-07 19:37:27+00:00,[],None
486,https://github.com/JPShen-UWM/ece554_miniproject.git,2021-09-11 05:06:13+00:00,,0,JPShen-UWM/ece554_miniproject,405288712,SystemVerilog,ece554_miniproject,2592,0,2021-09-30 06:08:17+00:00,[],None
487,https://github.com/abirhossen786/comp_arch_course.git,2021-09-30 18:59:41+00:00,,0,abirhossen786/comp_arch_course,412189664,SystemVerilog,comp_arch_course,19,0,2021-09-30 19:00:33+00:00,[],None
488,https://github.com/alonso9v9/TFG_UVM_BUS.git,2021-10-03 22:37:13+00:00,,0,alonso9v9/TFG_UVM_BUS,413212685,SystemVerilog,TFG_UVM_BUS,298,0,2021-11-11 15:13:52+00:00,[],None
489,https://github.com/shaikaikov/Verification_final_project.git,2021-09-14 11:42:53+00:00,,0,shaikaikov/Verification_final_project,406343336,SystemVerilog,Verification_final_project,225,0,2021-09-14 22:47:16+00:00,[],None
490,https://github.com/ryoaqswde/MIPS.git,2021-08-15 00:52:30+00:00,,0,ryoaqswde/MIPS,396174093,SystemVerilog,MIPS,4,0,2021-08-17 08:45:28+00:00,[],None
491,https://github.com/rillomas/nine_segment_led.git,2021-08-23 06:43:56+00:00,Sample for nine segment LED blinking with Cyclone 10 LP,0,rillomas/nine_segment_led,399000246,SystemVerilog,nine_segment_led,36,0,2021-09-19 02:07:06+00:00,[],None
492,https://github.com/iremnurcolak/AXI4-lite-Interconnect.git,2021-08-25 10:39:12+00:00,,0,iremnurcolak/AXI4-lite-Interconnect,399781259,SystemVerilog,AXI4-lite-Interconnect,7,0,2022-01-14 05:58:38+00:00,[],None
493,https://github.com/HourunLi/Mips-Processor-Design.git,2021-12-21 09:28:02+00:00,"Computor organization and design course lab, including single cycle for 10 inst and pipeline for 50 inst",3,HourunLi/Mips-Processor-Design,440460303,SystemVerilog,Mips-Processor-Design,662,0,2022-03-29 13:10:55+00:00,[],None
494,https://github.com/Elias-Rosales/MIPSMulticycleProcessor.git,2021-12-21 21:12:25+00:00,Hardware description of a MIPS Multi-Cycle Microprocessor,0,Elias-Rosales/MIPSMulticycleProcessor,440651644,SystemVerilog,MIPSMulticycleProcessor,5,0,2021-12-21 21:28:13+00:00,[],None
495,https://github.com/calvar122/MIPS_Multi_Alvarado_Cesar.git,2021-12-06 05:00:51+00:00,Repository for MIPS Multicycle Processor,0,calvar122/MIPS_Multi_Alvarado_Cesar,435365859,SystemVerilog,MIPS_Multi_Alvarado_Cesar,1719,0,2021-12-06 10:32:21+00:00,[],None
496,https://github.com/LeQuangHung00/Riscv_pineline.git,2021-12-05 08:50:27+00:00,,0,LeQuangHung00/Riscv_pineline,435116460,SystemVerilog,Riscv_pineline,6457,0,2022-01-04 15:05:17+00:00,[],None
497,https://github.com/rhemm23/minilab5-temp.git,2021-09-29 23:18:51+00:00,,0,rhemm23/minilab5-temp,411856941,SystemVerilog,minilab5-temp,76,0,2021-10-05 21:21:47+00:00,[],None
498,https://github.com/MohamedAli25/SPI.git,2021-09-06 18:25:09+00:00,,0,MohamedAli25/SPI,403722013,SystemVerilog,SPI,7,0,2021-09-24 07:21:20+00:00,[],None
499,https://github.com/akseltorgerson/ECE554-MP4-Systolic-Array-Memory.git,2021-09-29 17:08:46+00:00,Systolic array memory implementation,1,akseltorgerson/ECE554-MP4-Systolic-Array-Memory,411762685,SystemVerilog,ECE554-MP4-Systolic-Array-Memory,6,0,2021-09-29 17:10:35+00:00,[],None
500,https://github.com/ALAN-Hu-1999/ELEC402_project1.git,2021-09-26 23:59:26+00:00,,0,ALAN-Hu-1999/ELEC402_project1,410690062,SystemVerilog,ELEC402_project1,1976,0,2021-10-01 03:21:35+00:00,[],None
501,https://github.com/IanJiangICT/uart-monitor.git,2021-12-22 08:02:27+00:00,Monitor the UART data.,0,IanJiangICT/uart-monitor,440780275,SystemVerilog,uart-monitor,3,0,2022-01-07 06:47:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
502,https://github.com/fenc1022/finn_mvau_rtl.git,2021-12-06 23:19:07+00:00,,0,fenc1022/finn_mvau_rtl,435678296,SystemVerilog,finn_mvau_rtl,35,0,2022-01-08 05:48:17+00:00,[],None
503,https://github.com/ManuelG28/pulpino.git,2021-11-24 14:45:31+00:00,,0,ManuelG28/pulpino,431521153,SystemVerilog,pulpino,2475,0,2021-11-24 14:47:29+00:00,[],
504,https://github.com/FelixH316/SystemVerilog_AGC_2021.git,2021-11-23 05:39:05+00:00,This repository has some examples using SystemVerilog,0,FelixH316/SystemVerilog_AGC_2021,430974114,SystemVerilog,SystemVerilog_AGC_2021,30,0,2021-11-23 06:00:42+00:00,[],None
505,https://github.com/rhemm23/verilog-temp.git,2021-11-28 04:06:59+00:00,,0,rhemm23/verilog-temp,432614948,SystemVerilog,verilog-temp,13,0,2021-11-28 08:36:09+00:00,[],None
506,https://github.com/siddhantsingh14/RV32IM-OOO.git,2021-11-25 20:51:56+00:00,,0,siddhantsingh14/RV32IM-OOO,431974113,SystemVerilog,RV32IM-OOO,657,0,2021-12-22 19:44:47+00:00,[],None
507,https://github.com/chang-chih-yao/audio_data_path.git,2021-10-11 09:28:02+00:00,audio_data_path,0,chang-chih-yao/audio_data_path,415859758,SystemVerilog,audio_data_path,1579,0,2021-10-12 16:30:28+00:00,[],None
508,https://github.com/harshapatnala/Functional-Verification-of-LC3-with-UVM.git,2021-10-12 03:32:55+00:00,"This project deals with the chip-level functional verification of pipelined LC3 microprocessor with UVM. The project is split into parts based on the five block stages of the design. Currently, I am working at the block-level verification of the decode stage of the processor. At this point, the test environment is built for the decode stage based on UVM component hierarchy.  Part of this sub-project is executed using the UVMF code generator.",0,harshapatnala/Functional-Verification-of-LC3-with-UVM,416169916,SystemVerilog,Functional-Verification-of-LC3-with-UVM,80,0,2022-08-27 00:00:27+00:00,[],None
509,https://github.com/ralfgad/Multiplicador_2021.git,2021-10-06 09:29:04+00:00,Multiplicador con el algoritmo de Booth modificado,0,ralfgad/Multiplicador_2021,414148541,SystemVerilog,Multiplicador_2021,245,0,2021-10-06 09:32:10+00:00,[],None
510,https://github.com/vtkhatri/dram-controller.git,2021-10-14 19:05:05+00:00,Repository for keeping track of Final Project for ECE 585 Fall 2021 at PSU,2,vtkhatri/dram-controller,417251492,SystemVerilog,dram-controller,371,0,2022-02-04 06:12:57+00:00,[],None
511,https://github.com/robertstar/BUKS2.git,2021-10-19 11:54:49+00:00,,0,robertstar/BUKS2,418903189,SystemVerilog,BUKS2,24472,0,2021-10-19 11:56:52+00:00,[],None
512,https://github.com/zwystar/rvv_vector.git,2021-10-17 13:04:09+00:00,risc-v vector,0,zwystar/rvv_vector,418133431,SystemVerilog,rvv_vector,91,0,2021-11-23 15:11:37+00:00,[],None
513,https://github.com/mcardona94/QUIZ_UVM.git,2021-10-19 02:40:09+00:00,,0,mcardona94/QUIZ_UVM,418744028,SystemVerilog,QUIZ_UVM,76,0,2021-10-19 02:41:29+00:00,[],None
514,https://github.com/mitchell-fanger/uart-tx-rx.git,2021-09-13 22:55:34+00:00,,0,mitchell-fanger/uart-tx-rx,406152879,SystemVerilog,uart-tx-rx,13,0,2021-09-13 22:57:36+00:00,[],None
515,https://github.com/Radiophantom/avalon_lib.git,2021-09-04 16:38:45+00:00,,0,Radiophantom/avalon_lib,403106817,SystemVerilog,avalon_lib,14,0,2021-09-24 14:20:52+00:00,[],None
516,https://github.com/samuelmi/lab8.git,2021-11-03 20:53:01+00:00,Comp 541 Lab 8,0,samuelmi/lab8,424377100,SystemVerilog,lab8,260,0,2021-11-03 20:55:15+00:00,[],None
517,https://github.com/Ubospica/Hummingbird.git,2021-11-14 15:40:13+00:00,A RISC-V simulator written in Verilog.,1,Ubospica/Hummingbird,427968653,SystemVerilog,Hummingbird,48132,0,2022-04-19 06:59:06+00:00,[],None
518,https://github.com/yasho2249/ece_571_hw3.git,2021-11-21 12:35:20+00:00,hw3 soln_files,0,yasho2249/ece_571_hw3,430361478,SystemVerilog,ece_571_hw3,4169,0,2021-11-23 02:36:08+00:00,[],None
519,https://github.com/myreliavilla/Clock-divide-by-3.git,2021-11-21 19:51:11+00:00,‚ñ™ Input clkin (input faster clock which needs to be divided)  ‚ñ™ Input reset (synchronous reset and high reset)  ‚ñ™ Output clkout (3 times divided clkout signal) ,0,myreliavilla/Clock-divide-by-3,430465352,SystemVerilog,Clock-divide-by-3,1,0,2021-11-21 19:52:25+00:00,[],None
520,https://github.com/RDCerdas/proyecto3.git,2021-11-05 03:07:10+00:00,,0,RDCerdas/proyecto3,424812343,SystemVerilog,proyecto3,203,0,2021-11-16 02:11:56+00:00,[],None
521,https://github.com/jquinonezb/JOSE_QUINONEZ_VERIFICATION.git,2021-11-06 16:32:15+00:00,This repository is a place where all my digital systems verification practices will be.,0,jquinonezb/JOSE_QUINONEZ_VERIFICATION,425293388,SystemVerilog,JOSE_QUINONEZ_VERIFICATION,36,0,2022-01-10 17:01:32+00:00,[],None
522,https://github.com/animesh0123/My_project_synchronous_FIFO.git,2021-11-05 12:04:49+00:00,I have written design in Verilog HDL and verify the same using testbench,0,animesh0123/My_project_synchronous_FIFO,424934092,SystemVerilog,My_project_synchronous_FIFO,243,0,2021-11-05 12:09:01+00:00,[],https://api.github.com/licenses/mit
523,https://github.com/calvar122/Sistema_Mem_Alvarado_Cesar.git,2021-11-30 20:56:20+00:00,Repository for Memory system of MIPS microprocesor by Cesar Alvarado,0,calvar122/Sistema_Mem_Alvarado_Cesar,433583581,SystemVerilog,Sistema_Mem_Alvarado_Cesar,2,0,2021-11-30 21:12:11+00:00,[],None
524,https://github.com/EzraCharles/Sistema_Mem_Charles_Ezra.git,2021-12-01 03:33:30+00:00,Memory System of MIPS processor,0,EzraCharles/Sistema_Mem_Charles_Ezra,433670729,SystemVerilog,Sistema_Mem_Charles_Ezra,5,0,2021-12-01 03:36:32+00:00,[],https://api.github.com/licenses/mit
525,https://github.com/grantminer/keep-it-synth-le-stupid.git,2021-12-02 22:22:45+00:00,,0,grantminer/keep-it-synth-le-stupid,434392227,SystemVerilog,keep-it-synth-le-stupid,1043,0,2021-12-22 04:14:30+00:00,[],None
526,https://github.com/momoph46/VLSI2021_HW1.git,2021-12-02 18:04:16+00:00,,0,momoph46/VLSI2021_HW1,434324631,SystemVerilog,VLSI2021_HW1,9,0,2021-12-02 18:05:40+00:00,[],None
527,https://github.com/khyamling/Vexrsicv_as_afu_in_PAC.git,2021-11-03 16:06:32+00:00,Implementation of Vexrsciv core as afu in Intel PAC card using OPAE,0,khyamling/Vexrsicv_as_afu_in_PAC,424292456,SystemVerilog,Vexrsicv_as_afu_in_PAC,327377,0,2021-11-03 16:12:57+00:00,[],None
528,https://github.com/doraviv02/Lab-1a.git,2021-11-29 09:09:25+00:00,We do things,0,doraviv02/Lab-1a,432973601,SystemVerilog,Lab-1a,72655,0,2021-11-30 15:26:33+00:00,[],None
529,https://github.com/amuupup/gitfile.git,2021-09-07 03:44:29+00:00,,0,amuupup/gitfile,403831358,SystemVerilog,gitfile,36,0,2021-09-07 06:15:43+00:00,[],None
530,https://github.com/NithishSindhe/DeepLearning-Accelerator.git,2021-09-02 05:59:09+00:00,,0,NithishSindhe/DeepLearning-Accelerator,402307380,SystemVerilog,DeepLearning-Accelerator,12,0,2021-09-02 06:33:05+00:00,[],https://api.github.com/licenses/mit
531,https://github.com/mcardona94/Verificaci-n-Funcional-de-CI.git,2021-09-15 04:16:14+00:00,,0,mcardona94/Verificaci-n-Funcional-de-CI,406610816,SystemVerilog,Verificaci-n-Funcional-de-CI,309,0,2021-09-30 21:31:10+00:00,[],None
532,https://github.com/bot020196/EEE3095S-Tutorial_6.git,2021-10-22 18:32:45+00:00,Repo for code required in tutorial 6,0,bot020196/EEE3095S-Tutorial_6,420204663,SystemVerilog,EEE3095S-Tutorial_6,317,0,2021-10-23 21:25:42+00:00,[],None
533,https://github.com/wagler/ProtoBuffASIC.git,2021-10-25 20:44:26+00:00,,0,wagler/ProtoBuffASIC,421179133,SystemVerilog,ProtoBuffASIC,172,0,2021-12-11 03:11:05+00:00,[],None
534,https://github.com/Caitlynn-Jones/CSCE611.git,2021-10-28 04:02:24+00:00,Advanced Digital Design,0,Caitlynn-Jones/CSCE611,422058786,SystemVerilog,CSCE611,8,0,2022-10-28 15:09:49+00:00,[],None
535,https://github.com/emanu1004/Quiz_2_Fifo_modified.git,2021-10-27 04:10:11+00:00,Modificaci√≥n al ambiente de pruebas por capas con aleatorizaci√≥n controlada para una FiFo,0,emanu1004/Quiz_2_Fifo_modified,421672543,SystemVerilog,Quiz_2_Fifo_modified,136,0,2021-10-27 04:11:06+00:00,[],None
536,https://github.com/SalvatoreDiGirolamo/pspin-snitch.git,2021-10-11 14:24:05+00:00,,0,SalvatoreDiGirolamo/pspin-snitch,415960262,SystemVerilog,pspin-snitch,8283,0,2021-10-25 11:19:38+00:00,[],
537,https://github.com/sweet12prof/Training.git,2021-09-07 07:56:57+00:00,source files from my eda training,0,sweet12prof/Training,403891560,SystemVerilog,Training,43,0,2021-11-14 11:18:41+00:00,[],None
538,https://github.com/vramo002/random.git,2021-09-08 05:55:32+00:00,,0,vramo002/random,404227984,SystemVerilog,random,30,0,2021-12-06 06:19:36+00:00,[],None
539,https://github.com/MSD-Project-PDX/MSD.git,2021-10-30 00:05:21+00:00,,0,MSD-Project-PDX/MSD,422742814,SystemVerilog,MSD,730,0,2021-12-08 02:05:52+00:00,[],None
540,https://github.com/rakesh271/spi_avip_29.git,2021-10-29 08:31:14+00:00,,0,rakesh271/spi_avip_29,422499426,SystemVerilog,spi_avip_29,92,0,2021-10-29 08:37:40+00:00,[],None
541,https://github.com/MariamVad/SDSU_BUS.git,2021-10-21 21:11:22+00:00,,0,MariamVad/SDSU_BUS,419877979,SystemVerilog,SDSU_BUS,342,0,2021-10-31 14:09:17+00:00,[],None
542,https://github.com/ClssEdmilson/8_Bit_Adder.git,2021-10-30 20:30:10+00:00,8 bit adder verilog module and SystemVerilog testbench,0,ClssEdmilson/8_Bit_Adder,422984424,SystemVerilog,8_Bit_Adder,3,0,2021-10-30 21:53:15+00:00,[],None
543,https://github.com/tudortimi-unsorted/param_svunit_tests.git,2021-08-17 20:42:00+00:00,,0,tudortimi-unsorted/param_svunit_tests,397386164,SystemVerilog,param_svunit_tests,5,0,2021-08-17 20:59:45+00:00,[],None
544,https://github.com/lukewhuang/MicrowaveController.git,2021-08-16 20:26:18+00:00,,0,lukewhuang/MicrowaveController,396960139,SystemVerilog,MicrowaveController,125,0,2021-08-16 20:29:01+00:00,[],None
545,https://github.com/maxmakovskiy/hw.git,2021-08-14 06:27:57+00:00,Digital electronics educational tasks,0,maxmakovskiy/hw,395914289,SystemVerilog,hw,236,0,2021-10-27 19:27:22+00:00,[],None
546,https://github.com/zheedong/Korea-Univ.-COSE222-2_2.git,2021-08-30 04:55:10+00:00,Í≥†Î†§ÎåÄÌïôÍµê Ïª¥Ìì®ÌÑ∞Íµ¨Ï°∞ (Íµ¨Í±¥Ïû¨ ÍµêÏàòÎãò) 2ÌïôÎÖÑ 2ÌïôÍ∏∞ 2020ÎÖÑ,0,zheedong/Korea-Univ.-COSE222-2_2,401220475,SystemVerilog,Korea-Univ.-COSE222-2_2,16825,0,2021-08-31 06:57:52+00:00,['cpu'],https://api.github.com/licenses/mit
547,https://github.com/Erickson-Eng/VerificacaoSistemaDigitais.git,2021-09-06 16:59:14+00:00,,0,Erickson-Eng/VerificacaoSistemaDigitais,403698914,SystemVerilog,VerificacaoSistemaDigitais,4,0,2024-01-02 12:57:01+00:00,[],None
548,https://github.com/samoei-ftw/Simple-CPU.git,2021-10-30 10:59:52+00:00,,0,samoei-ftw/Simple-CPU,422856138,SystemVerilog,Simple-CPU,1124,0,2021-11-02 08:20:19+00:00,[],None
549,https://github.com/rahmay1/Hardware-Implementation-of-an-Image-Decompressor.git,2021-09-16 01:16:18+00:00,Implemented a custom 320x240 Image Decompressor using hardware (System Verilog).,1,rahmay1/Hardware-Implementation-of-an-Image-Decompressor,406973706,SystemVerilog,Hardware-Implementation-of-an-Image-Decompressor,1855,0,2021-09-16 01:35:27+00:00,[],None
550,https://github.com/Asmer-Hamid-Ali/Verilog.git,2021-09-16 01:23:04+00:00,,0,Asmer-Hamid-Ali/Verilog,406975260,SystemVerilog,Verilog,7,0,2021-09-18 04:50:34+00:00,[],None
551,https://github.com/EuphoricCatface/fpga4fun_pong_vivado.git,2021-08-29 05:22:12+00:00,,0,EuphoricCatface/fpga4fun_pong_vivado,400957861,SystemVerilog,fpga4fun_pong_vivado,107,0,2021-08-29 09:47:17+00:00,[],None
552,https://github.com/astorga02/VFCI_Proyecto1.git,2021-08-31 23:01:06+00:00,,0,astorga02/VFCI_Proyecto1,401865337,SystemVerilog,VFCI_Proyecto1,290,0,2021-09-21 21:45:46+00:00,[],None
553,https://github.com/sinsin1324/EEE3096S-Practicals.git,2021-08-21 19:01:19+00:00,Practical assignments for EEE3096S,0,sinsin1324/EEE3096S-Practicals,398636162,SystemVerilog,EEE3096S-Practicals,28,0,2021-11-03 17:29:28+00:00,[],None
554,https://github.com/linh97abc/unit_test_dev0_sdram.git,2021-08-26 07:26:40+00:00,,0,linh97abc/unit_test_dev0_sdram,400079675,SystemVerilog,unit_test_dev0_sdram,16646,0,2021-08-26 07:31:54+00:00,[],None
555,https://github.com/RaviSingh700/newrepository.git,2021-08-22 10:40:50+00:00,practice,0,RaviSingh700/newrepository,398774145,SystemVerilog,newrepository,2,0,2021-08-23 03:56:37+00:00,[],None
556,https://github.com/pratikpawar27/Test-1.git,2021-08-24 17:11:57+00:00,Verilog testing,0,pratikpawar27/Test-1,399546331,SystemVerilog,Test-1,1,0,2021-08-25 18:13:39+00:00,[],None
557,https://github.com/SparkyNZ/FixReset.git,2021-11-26 21:12:59+00:00,,0,SparkyNZ/FixReset,432302295,SystemVerilog,FixReset,141,0,2021-12-07 02:32:59+00:00,[],None
558,https://github.com/kuan2jiu99/digital-circuit-lab.git,2021-11-26 05:27:19+00:00,"2021 Fall, Digit Circuit Lab (DCLAB)",0,kuan2jiu99/digital-circuit-lab,432064075,SystemVerilog,digital-circuit-lab,57,0,2023-06-08 13:57:25+00:00,[],None
559,https://github.com/indrajeetpande/sv_tb.git,2021-11-19 03:56:20+00:00,,0,indrajeetpande/sv_tb,429663437,SystemVerilog,sv_tb,91,0,2021-11-19 05:47:18+00:00,[],None
560,https://github.com/hhuynh000/FlappyBird.git,2021-12-02 17:35:14+00:00,,0,hhuynh000/FlappyBird,434316104,SystemVerilog,FlappyBird,10173,0,2021-12-30 03:56:37+00:00,[],None
561,https://github.com/evgeniyBolnov/qtt.git,2021-11-26 09:33:31+00:00,,0,evgeniyBolnov/qtt,432123735,SystemVerilog,qtt,16864,0,2021-11-30 11:14:07+00:00,[],None
562,https://github.com/MasterPlayer/axi-lite-register-file.git,2021-12-03 15:23:43+00:00,AXI Lite register file for registers with configurable count of registers,0,MasterPlayer/axi-lite-register-file,434642568,SystemVerilog,axi-lite-register-file,4,0,2021-12-03 15:54:34+00:00,[],https://api.github.com/licenses/mit
563,https://github.com/Kikyoko/EP4CE10.git,2021-12-17 07:41:01+00:00,Ê≠£ÁÇπÂéüÂ≠êÊñ∞Ëµ∑ÁÇπÂºÄÂèëÊùøÁöÑÂ∑•Á®ã,0,Kikyoko/EP4CE10,439250046,SystemVerilog,EP4CE10,36,0,2021-12-17 07:45:26+00:00,[],None
564,https://github.com/alxcode-x/aFIFO.git,2021-12-09 16:40:26+00:00,Verification environment for aFIFO. ,0,alxcode-x/aFIFO,436689048,SystemVerilog,aFIFO,39,0,2022-01-08 03:59:54+00:00,[],None
565,https://github.com/willijay17/processor.git,2021-12-14 14:29:00+00:00,256 ALU Proccesor. ,0,willijay17/processor,438283962,SystemVerilog,processor,8,0,2021-12-14 14:30:17+00:00,[],None
566,https://github.com/mamizu-git/RISCV-core.git,2021-12-14 13:50:24+00:00,,0,mamizu-git/RISCV-core,438270670,SystemVerilog,RISCV-core,16,0,2021-12-14 15:56:28+00:00,[],None
567,https://github.com/alamjitchoat/TugOfWar-LSFRs.git,2021-12-02 07:48:48+00:00,FPGA Project designed in SystemVerilog for the University of Washington,0,alamjitchoat/TugOfWar-LSFRs,434128611,SystemVerilog,TugOfWar-LSFRs,602,0,2021-12-02 07:50:19+00:00,[],None
568,https://github.com/zhewen404/HW_FC.git,2021-11-13 22:53:36+00:00,,0,zhewen404/HW_FC,427789767,SystemVerilog,HW_FC,2954,0,2021-11-13 23:22:37+00:00,[],None
569,https://github.com/mysoreanoop/schwellenangst.git,2021-11-07 06:23:20+00:00,469,0,mysoreanoop/schwellenangst,425429284,SystemVerilog,schwellenangst,2700,0,2021-12-11 01:15:07+00:00,[],None
570,https://github.com/nnistelrooij/NeuroEng.git,2021-10-23 21:24:34+00:00,Project repository for Neuromorphic Engineering 2021,0,nnistelrooij/NeuroEng,420526293,SystemVerilog,NeuroEng,1548,0,2021-11-07 20:23:05+00:00,[],None
571,https://github.com/astorga02/Proyecto3_VFCI.git,2021-11-01 23:14:36+00:00,,0,astorga02/Proyecto3_VFCI,423643868,SystemVerilog,Proyecto3_VFCI,1206,0,2021-11-16 07:12:38+00:00,[],None
572,https://github.com/Aarun2/ICG.git,2021-10-16 14:31:19+00:00,A Verilog ICG module,0,Aarun2/ICG,417853212,SystemVerilog,ICG,1,0,2021-10-16 14:35:04+00:00,[],None
573,https://github.com/robertstar/BFSK_MOD.git,2021-10-19 14:27:48+00:00,,0,robertstar/BFSK_MOD,418959913,SystemVerilog,BFSK_MOD,55,0,2021-10-19 14:34:59+00:00,[],None
574,https://github.com/anithasamanthula/SPI_TB_ARCHI.git,2021-10-21 03:22:06+00:00,,0,anithasamanthula/SPI_TB_ARCHI,419566982,SystemVerilog,SPI_TB_ARCHI,22,0,2022-07-27 08:56:37+00:00,[],None
575,https://github.com/patrick-chen-98/Dataflow-RTL-Design-of-the-Pipelined-Multimedia-with-SystemVerilog-.git,2021-09-24 20:10:02+00:00,,0,patrick-chen-98/Dataflow-RTL-Design-of-the-Pipelined-Multimedia-with-SystemVerilog-,410089540,SystemVerilog,Dataflow-RTL-Design-of-the-Pipelined-Multimedia-with-SystemVerilog-,17,0,2021-09-24 20:11:32+00:00,[],None
576,https://github.com/VijayAT123/AdvancedDigitalDesign.git,2021-09-29 19:57:52+00:00,,0,VijayAT123/AdvancedDigitalDesign,411812066,SystemVerilog,AdvancedDigitalDesign,8037,0,2022-12-13 18:56:01+00:00,[],None
577,https://github.com/rhemm23/minilab4-temp.git,2021-09-28 23:05:48+00:00,,0,rhemm23/minilab4-temp,411462865,SystemVerilog,minilab4-temp,12,0,2021-09-29 00:45:38+00:00,[],None
578,https://github.com/EpiqPhale/16-Bit_Processor_Verilog.git,2021-09-11 04:29:06+00:00,"16-Bit Processor designed using System Verilog for Digital Systems Design, Spring 2021",0,EpiqPhale/16-Bit_Processor_Verilog,405282778,SystemVerilog,16-Bit_Processor_Verilog,5394,0,2021-09-11 04:29:13+00:00,[],None
579,https://github.com/iamiranjbar/Pipelined-Processor.git,2021-09-18 09:57:55+00:00,,0,iamiranjbar/Pipelined-Processor,407822232,SystemVerilog,Pipelined-Processor,1110,0,2021-09-18 10:00:45+00:00,[],None
580,https://github.com/SamMahara/Workpackage6.git,2021-10-25 18:47:01+00:00,Contains files for the register memory code,0,SamMahara/Workpackage6,421146076,SystemVerilog,Workpackage6,4,0,2021-10-25 18:54:10+00:00,[],None
581,https://github.com/alex2kameboss/PDE_semphore.git,2021-10-21 17:45:48+00:00,,0,alex2kameboss/PDE_semphore,419822496,SystemVerilog,PDE_semphore,2,0,2021-10-21 17:46:34+00:00,[],None
582,https://github.com/avinashkpai12/BNNVerilog.git,2021-10-26 18:05:53+00:00,Convolution in an ll binary neural netrwork,0,avinashkpai12/BNNVerilog,421533472,SystemVerilog,BNNVerilog,22,0,2022-03-04 00:19:36+00:00,[],None
583,https://github.com/chriswebbb/Finite_Impusle_Response.git,2021-10-27 22:52:20+00:00,,0,chriswebbb/Finite_Impusle_Response,421996078,SystemVerilog,Finite_Impusle_Response,48,0,2021-10-27 23:05:38+00:00,[],https://api.github.com/licenses/mit
584,https://github.com/Radiophantom/comba_mult.git,2021-08-27 13:43:24+00:00,,0,Radiophantom/comba_mult,400522347,SystemVerilog,comba_mult,2,0,2021-08-27 13:48:10+00:00,[],None
585,https://github.com/jiru1997/Counter-Detection-design-and-test-bench.git,2021-08-23 16:52:26+00:00,Counter Detection design and test bench,0,jiru1997/Counter-Detection-design-and-test-bench,399181283,SystemVerilog,Counter-Detection-design-and-test-bench,10,0,2021-11-17 06:25:50+00:00,[],None
586,https://github.com/OnurErtunc/SystemVerilog.git,2021-08-27 09:13:45+00:00,,0,OnurErtunc/SystemVerilog,400453294,SystemVerilog,SystemVerilog,5,0,2021-11-17 19:34:07+00:00,[],None
587,https://github.com/p3da/wide_alu_ipV2.git,2021-10-13 09:52:29+00:00,,0,p3da/wide_alu_ipV2,416680127,SystemVerilog,wide_alu_ipV2,9,0,2021-10-13 16:36:23+00:00,[],None
588,https://github.com/ducall/FIX_AMUL_8sel1.git,2021-11-01 13:14:04+00:00,redix_16_8bit_booth_8sel1,0,ducall/FIX_AMUL_8sel1,423470495,SystemVerilog,FIX_AMUL_8sel1,5,0,2021-11-01 13:27:39+00:00,[],None
589,https://github.com/MSD-Project1/code_memory_controller.git,2021-10-30 01:10:12+00:00,,0,MSD-Project1/code_memory_controller,422752270,SystemVerilog,code_memory_controller,162,0,2022-01-20 04:31:39+00:00,[],None
590,https://github.com/mfkiwl/rvc_cmp.git,2021-10-06 21:35:42+00:00,RISCV CORE CAMP,0,mfkiwl/rvc_cmp,414376249,,rvc_cmp,2767,0,2021-10-25 20:52:42+00:00,[],https://api.github.com/licenses/mit
591,https://github.com/viceol/Quadric.io-RTL-Assessment.git,2021-10-12 10:40:35+00:00,All the code I managed to write for my RTL Assessment,0,viceol/Quadric.io-RTL-Assessment,416293769,SystemVerilog,Quadric.io-RTL-Assessment,4,0,2021-10-12 10:45:53+00:00,[],None
592,https://github.com/Aarun2/554_Final.git,2021-10-08 04:39:14+00:00,"554 Capstone project by Aditya Arun, Nathan Kaltenbrun, Chris Dupont and Colt Raymond",0,Aarun2/554_Final,414847547,SystemVerilog,554_Final,3765,0,2021-12-18 03:22:14+00:00,[],None
593,https://github.com/Paleface101/ad9643_sim.git,2021-08-16 10:00:51+00:00,,0,Paleface101/ad9643_sim,396731660,SystemVerilog,ad9643_sim,21,0,2021-09-14 16:20:42+00:00,[],None
594,https://github.com/areusch/verilog-test.git,2021-08-16 17:40:14+00:00,,0,areusch/verilog-test,396903673,SystemVerilog,verilog-test,0,0,2021-08-16 17:40:34+00:00,[],None
595,https://github.com/Kristopher38/LuaCPU.git,2021-12-09 11:35:20+00:00,CPU natively running Lua bytecode,0,Kristopher38/LuaCPU,436593466,SystemVerilog,LuaCPU,170402,0,2022-01-06 01:21:01+00:00,[],https://api.github.com/licenses/mit
596,https://github.com/darpanchoudhary/1x3-Router-UVM-TestBench.git,2021-08-19 17:38:30+00:00,Router UVM Testbench,0,darpanchoudhary/1x3-Router-UVM-TestBench,398026257,SystemVerilog,1x3-Router-UVM-TestBench,79,0,2023-10-04 23:54:53+00:00,[],None
597,https://github.com/eldstal/desynk.git,2021-09-10 19:29:49+00:00,An iCEBreaker FPGA project for clock glitching,0,eldstal/desynk,405192143,SystemVerilog,desynk,267,0,2021-12-06 22:00:41+00:00,[],None
598,https://github.com/p3da/pulpissimo-wide-alu.git,2021-10-03 13:21:56+00:00,,0,p3da/pulpissimo-wide-alu,413084129,SystemVerilog,pulpissimo-wide-alu,16,0,2021-10-03 15:41:03+00:00,[],None
599,https://github.com/EMDCYY/Interlock-control-8X8.git,2021-09-06 03:16:40+00:00,,1,EMDCYY/Interlock-control-8X8,403471094,SystemVerilog,Interlock-control-8X8,3992,0,2021-10-19 19:31:11+00:00,[],None
600,https://github.com/tyee2/ece554_miniproject.git,2021-09-09 20:53:12+00:00,,0,tyee2/ece554_miniproject,404866746,SystemVerilog,ece554_miniproject,532,0,2021-09-15 03:15:26+00:00,[],None
601,https://github.com/Radiophantom/common_lib.git,2021-09-24 09:16:59+00:00,,0,Radiophantom/common_lib,409903720,SystemVerilog,common_lib,1,0,2021-09-24 14:19:56+00:00,[],None
602,https://github.com/CloudNomad/github.io.git,2021-08-12 16:03:24+00:00,FPGA 100% Hardware Synthesized Galaga (2D Arcade Game) - ECE 385,0,CloudNomad/github.io,395374015,SystemVerilog,github.io,24716,0,2021-08-12 20:38:47+00:00,[],None
603,https://github.com/DayuanTan/ComputerArchitecture.git,2021-10-15 05:31:48+00:00,Design an instruction set and overall architecture for a special-purpose reduced instruction set (RISC) processor. Design the hardware for the processor core. ,0,DayuanTan/ComputerArchitecture,417379355,SystemVerilog,ComputerArchitecture,10506,0,2021-10-28 10:33:45+00:00,[],https://api.github.com/licenses/gpl-3.0
604,https://github.com/Vamshidharreddymirafra/AVIP.git,2021-10-21 08:50:23+00:00,,0,Vamshidharreddymirafra/AVIP,419648320,SystemVerilog,AVIP,376,0,2022-07-27 08:59:40+00:00,[],None
605,https://github.com/tillabendum/uvm.git,2021-10-19 14:17:52+00:00,,0,tillabendum/uvm,418956070,SystemVerilog,uvm,195,0,2021-12-28 09:46:02+00:00,[],None
606,https://github.com/vtkhatri/fifo.git,2021-10-24 06:45:36+00:00,,0,vtkhatri/fifo,420608703,SystemVerilog,fifo,7,0,2021-11-30 23:38:48+00:00,[],None
607,https://github.com/Liz-cloud-zz/EEE3095S_TUT6.git,2021-10-21 22:38:09+00:00,Use of Belana,0,Liz-cloud-zz/EEE3095S_TUT6,419896468,SystemVerilog,EEE3095S_TUT6,214,0,2021-10-22 18:30:27+00:00,[],None
608,https://github.com/smithandrewk/AU.git,2021-10-24 23:01:35+00:00,"Arithmetic Unit in System Verilog with adder, subtractor, multiplier, and divider",0,smithandrewk/AU,420815865,SystemVerilog,AU,12,0,2021-10-24 23:10:49+00:00,[],None
609,https://github.com/SuryaXOX/Digital-System-Design-and-Synthesis---Knights-Tour.git,2021-12-14 15:38:01+00:00,,0,SuryaXOX/Digital-System-Design-and-Synthesis---Knights-Tour,438307346,SystemVerilog,Digital-System-Design-and-Synthesis---Knights-Tour,351,0,2023-07-29 18:36:45+00:00,[],None
610,https://github.com/knyuchen/parallel_pipeline.git,2021-11-03 01:36:33+00:00,,0,knyuchen/parallel_pipeline,424054894,SystemVerilog,parallel_pipeline,6,0,2021-11-03 18:37:36+00:00,[],None
611,https://github.com/Tagegronli/DigitalPixelSensor_DIC.git,2021-11-12 13:53:29+00:00,Files necessary recreating Digital Pixel Sensor. This reposetory is made for the project in TFE4152 - Design av integrerte kretser. ,0,Tagegronli/DigitalPixelSensor_DIC,427377234,SystemVerilog,DigitalPixelSensor_DIC,145,0,2021-11-17 18:25:53+00:00,[],None
612,https://github.com/smithandrewk/singleCycleMIPS.git,2021-11-11 17:50:16+00:00,A single cycle MIPS processor without pipelining in System Verilog,0,smithandrewk/singleCycleMIPS,427092733,SystemVerilog,singleCycleMIPS,69,0,2021-11-22 00:30:24+00:00,[],None
613,https://github.com/StefanDue/FHV_WT21_HDL.git,2021-11-14 20:17:46+00:00,Hardware Description Language - FHV 5. Semester - Lectures and Assignments,0,StefanDue/FHV_WT21_HDL,428031669,SystemVerilog,FHV_WT21_HDL,36810,0,2021-12-14 10:47:04+00:00,[],None
614,https://github.com/21oglethorpe/DSD-Lab7.git,2021-11-18 17:36:19+00:00,,0,21oglethorpe/DSD-Lab7,429522554,SystemVerilog,DSD-Lab7,22,0,2021-11-19 19:29:03+00:00,[],None
615,https://github.com/samuelmi/lab7.git,2021-11-03 20:50:43+00:00,Comp 541 Lab 7,0,samuelmi/lab7,424376526,SystemVerilog,lab7,20102,0,2021-11-03 20:51:37+00:00,[],None
616,https://github.com/AlexandrosPanag/My_SystemVerilog_Projects.git,2021-11-27 13:58:07+00:00,My SystemVerilog Projects.,0,AlexandrosPanag/My_SystemVerilog_Projects,432475526,SystemVerilog,My_SystemVerilog_Projects,31,0,2023-08-23 15:53:24+00:00,"['fpga', 'hardware', 'systemverilog']",
617,https://github.com/jerome-cmd/385.git,2021-12-02 01:56:20+00:00,385 final project repository,0,jerome-cmd/385,434048511,SystemVerilog,385,12,0,2021-12-16 00:54:37+00:00,[],None
618,https://github.com/Brandon451/FIR_synthesis.git,2021-12-02 17:47:15+00:00,,0,Brandon451/FIR_synthesis,434319546,SystemVerilog,FIR_synthesis,106,0,2021-12-10 05:08:18+00:00,[],None
619,https://github.com/raytroop/clone-uvm-tutorial-for-candy-lovers.git,2021-11-18 11:22:59+00:00,clone from https://github.com/cluelogic/uvm-tutorial-for-candy-lovers,0,raytroop/clone-uvm-tutorial-for-candy-lovers,429401991,SystemVerilog,clone-uvm-tutorial-for-candy-lovers,143,0,2021-11-21 14:19:46+00:00,[],None
620,https://github.com/dev-adriano-lira/loac.git,2021-11-22 21:08:26+00:00,,0,dev-adriano-lira/loac,430865397,SystemVerilog,loac,1326,0,2021-11-22 23:02:44+00:00,[],None
621,https://github.com/tslotboom/cme_433_lab2.git,2021-10-12 01:27:59+00:00,,0,tslotboom/cme_433_lab2,416141009,SystemVerilog,cme_433_lab2,1088,0,2021-10-16 01:35:23+00:00,[],None
622,https://github.com/ZoharMilman/DonkeyKongJR.git,2021-11-30 13:44:20+00:00,,0,ZoharMilman/DonkeyKongJR,433446587,SystemVerilog,DonkeyKongJR,1022,0,2021-12-20 14:04:19+00:00,[],None
623,https://github.com/mcandre/shifty.git,2021-10-05 19:41:42+00:00,FPGA password cracker,0,mcandre/shifty,413956617,SystemVerilog,shifty,87,0,2023-07-25 14:50:21+00:00,[],
624,https://github.com/randyma01/CE3201-Laboratorio-3.git,2021-08-26 17:36:12+00:00,Laboratorio 3: L√≥gica Combinacional y Aritm√©tica.,1,randyma01/CE3201-Laboratorio-3,400254331,SystemVerilog,CE3201-Laboratorio-3,17708,0,2021-09-12 16:52:29+00:00,[],None
625,https://github.com/99Angelrm/simpleCPU2.git,2021-09-11 19:11:35+00:00,,0,99Angelrm/simpleCPU2,405462965,SystemVerilog,simpleCPU2,42,0,2021-09-12 15:20:05+00:00,[],None
626,https://github.com/GustavoRuedaEnriquez/mdr-sv.git,2021-11-09 01:10:02+00:00,"10-bit MDR (Multiplication, division and square root calculator) implemented for the FPGA DE2-115 and for a ModelSim simulation. Coded in System Verilog ‚öôÔ∏è",0,GustavoRuedaEnriquez/mdr-sv,426046791,SystemVerilog,mdr-sv,136,0,2022-04-11 00:18:46+00:00,"['systemverilog', 'alu', 'booths-algorithm']",None
627,https://github.com/ae2079/CAD_CA1.git,2021-11-18 21:14:36+00:00,first project of CAD course,0,ae2079/CAD_CA1,429581707,SystemVerilog,CAD_CA1,40,0,2022-01-30 14:15:07+00:00,[],None
628,https://github.com/dpdms529/SchoolSeatingSystem.git,2021-12-03 09:45:37+00:00,,0,dpdms529/SchoolSeatingSystem,434543251,SystemVerilog,SchoolSeatingSystem,25,0,2021-12-08 09:17:12+00:00,[],None
629,https://github.com/LandonOverclocked/SeniorProject.git,2021-12-02 19:09:25+00:00,,0,LandonOverclocked/SeniorProject,434343225,SystemVerilog,SeniorProject,14151,0,2021-12-02 23:39:06+00:00,[],None
630,https://github.com/HaiyiZhang/Traffic-Signal-Controller.git,2021-12-13 01:14:05+00:00,,0,HaiyiZhang/Traffic-Signal-Controller,437696827,SystemVerilog,Traffic-Signal-Controller,156,0,2021-12-13 01:16:24+00:00,[],None
631,https://github.com/gabrielchin96/rtl_basics.git,2021-09-18 07:50:11+00:00,Refreshing basics for writing RTL and Testbench in Verilog,0,gabrielchin96/rtl_basics,407794119,SystemVerilog,rtl_basics,1,0,2021-09-18 16:01:06+00:00,[],None
632,https://github.com/maaz-siddiqui/2BitFsm.git,2021-10-01 18:32:56+00:00,2 bit Fsm (lift concept implemented),0,maaz-siddiqui/2BitFsm,412579143,SystemVerilog,2BitFsm,80,0,2021-10-01 19:08:33+00:00,[],None
633,https://github.com/AlejandroIbarraC/PhraseToImageCPU.git,2021-10-14 19:59:33+00:00,Compiler for the Spasm programming language,1,AlejandroIbarraC/PhraseToImageCPU,417265929,SystemVerilog,PhraseToImageCPU,64886,0,2021-10-27 01:28:55+00:00,[],None
634,https://github.com/31415pi/PSU_ECE485_585_Group_14_Project_Memorystars.git,2021-10-19 23:17:13+00:00,,1,31415pi/PSU_ECE485_585_Group_14_Project_Memorystars,419119413,SystemVerilog,PSU_ECE485_585_Group_14_Project_Memorystars,14207,0,2021-12-10 07:48:24+00:00,[],None
635,https://github.com/priyankabekal/MSD_PROJECT.git,2021-10-20 03:02:27+00:00,,0,priyankabekal/MSD_PROJECT,419166668,SystemVerilog,MSD_PROJECT,721,0,2021-12-08 16:00:33+00:00,[],None
636,https://github.com/ishfaqahmed29/Cache_L1_L2.git,2021-10-12 22:12:52+00:00,Fully Associative Read-Only Cache Memory Interface,0,ishfaqahmed29/Cache_L1_L2,416513410,SystemVerilog,Cache_L1_L2,10,0,2021-11-24 13:11:03+00:00,[],https://api.github.com/licenses/mit
637,https://github.com/dhruvv2/ECE-385-Lab-5.git,2021-11-24 17:22:40+00:00,,0,dhruvv2/ECE-385-Lab-5,431571285,SystemVerilog,ECE-385-Lab-5,29,0,2022-05-18 23:54:16+00:00,[],None
638,https://github.com/ece571f21/Group1.git,2021-11-28 04:09:29+00:00,"AXI4 Lite Pradeep, Srinivas, Naveen",0,ece571f21/Group1,432615334,SystemVerilog,Group1,8736,0,2021-12-16 04:36:54+00:00,[],None
639,https://github.com/KeremSahin22/SimpleProcessor.git,2021-11-28 18:02:01+00:00,This is a simple processor made on SystemVerilog that has a basic architecture which simulates the basic needs of a processor.,0,KeremSahin22/SimpleProcessor,432786681,SystemVerilog,SimpleProcessor,3258,0,2021-11-28 18:23:48+00:00,[],None
640,https://github.com/JoshiAks/SVcode.git,2021-12-01 07:26:31+00:00,,0,JoshiAks/SVcode,433725555,SystemVerilog,SVcode,1796,0,2021-12-01 07:31:10+00:00,[],None
641,https://github.com/wiszeto/Mock-Vending-Machine.git,2021-11-21 20:03:45+00:00,,0,wiszeto/Mock-Vending-Machine,430467825,SystemVerilog,Mock-Vending-Machine,9,0,2021-11-27 08:45:08+00:00,[],None
642,https://github.com/Fa1zanSaeed/RV32I.git,2021-11-23 08:09:38+00:00,,0,Fa1zanSaeed/RV32I,431013580,SystemVerilog,RV32I,230,0,2021-12-23 06:52:35+00:00,[],None
643,https://github.com/sl-engineer/trial_task_2021.git,2021-11-15 05:32:10+00:00,It has done trial task for job interview.,0,sl-engineer/trial_task_2021,428134868,SystemVerilog,trial_task_2021,254,0,2021-12-08 11:10:21+00:00,[],None
644,https://github.com/apatern0/arcadia_uvm.git,2021-11-03 14:54:49+00:00,,0,apatern0/arcadia_uvm,424266714,SystemVerilog,arcadia_uvm,27,0,2021-11-03 14:56:55+00:00,[],None
645,https://github.com/AkisParousis/Writing_SystemVerilog.git,2021-12-23 00:23:29+00:00,Various test codes for SystemVerilog practice,0,AkisParousis/Writing_SystemVerilog,441017903,SystemVerilog,Writing_SystemVerilog,156,0,2021-12-28 14:25:09+00:00,[],None
646,https://github.com/thatoddmailbox/infinite-run.git,2021-11-10 22:37:13+00:00,6.111 final project,0,thatoddmailbox/infinite-run,426798378,SystemVerilog,infinite-run,162,0,2021-12-11 04:58:40+00:00,[],None
647,https://github.com/AlejandroOrozco-ITESO/Alejandro_Orozco_SV.git,2021-11-08 02:32:09+00:00,,0,AlejandroOrozco-ITESO/Alejandro_Orozco_SV,425674316,SystemVerilog,Alejandro_Orozco_SV,3,0,2021-11-08 02:34:51+00:00,[],None
648,https://github.com/green4free/advent_of_code_2021.git,2021-12-02 16:26:52+00:00,,0,green4free/advent_of_code_2021,434294704,SystemVerilog,advent_of_code_2021,12,0,2021-12-04 20:22:09+00:00,[],None
649,https://github.com/alamjitchoat/Runway-Landing-Lights.git,2021-12-02 07:44:57+00:00,FPGA Project designed in SystemVerilog for the University of Washington,0,alamjitchoat/Runway-Landing-Lights,434127523,SystemVerilog,Runway-Landing-Lights,470,0,2021-12-02 07:46:13+00:00,[],None
650,https://github.com/RuS76/test_cocotb.git,2021-12-07 13:52:27+00:00,,0,RuS76/test_cocotb,435899314,SystemVerilog,test_cocotb,2,0,2022-08-19 07:50:59+00:00,[],None
651,https://github.com/EleanorJiang/atmt.git,2021-12-07 03:22:59+00:00,,0,EleanorJiang/atmt,435728867,SystemVerilog,atmt,30111,0,2022-09-21 03:57:01+00:00,[],https://api.github.com/licenses/mit
652,https://github.com/AsaGrote/Blink.git,2021-08-19 18:59:34+00:00,SystemVerilog game implemented on FPGA Basys 3 Board,0,AsaGrote/Blink,398046427,SystemVerilog,Blink,20,0,2021-08-23 18:59:33+00:00,[],None
653,https://github.com/naftali10/Samll-SV-Projects.git,2021-08-17 12:18:38+00:00,Small SystemVerilog Projects,0,naftali10/Samll-SV-Projects,397244512,SystemVerilog,Samll-SV-Projects,121,0,2021-08-19 17:29:53+00:00,[],None
654,https://github.com/Advaith-RN/TicTacToeSystemVerilog.git,2021-10-31 12:38:06+00:00,A simple tic tac toe machine made using SystemVerilog,0,Advaith-RN/TicTacToeSystemVerilog,423143853,SystemVerilog,TicTacToeSystemVerilog,8,0,2021-10-31 12:42:59+00:00,[],None
655,https://github.com/MSDprojectpsu/Project.git,2021-11-01 17:10:51+00:00,,0,MSDprojectpsu/Project,423550651,SystemVerilog,Project,12,0,2022-02-12 07:19:49+00:00,[],None
656,https://github.com/sthd/Dangerous-Dave-FPGA.git,2021-10-28 13:30:56+00:00,The nostalgic 2D video game programmed on a DE-10 Standard. ,0,sthd/Dangerous-Dave-FPGA,422216107,SystemVerilog,Dangerous-Dave-FPGA,32467,0,2022-01-10 11:35:11+00:00,[],None
657,https://github.com/VirajPDX/MSD_Project_Group20.git,2021-10-29 07:30:24+00:00,,2,VirajPDX/MSD_Project_Group20,422481623,SystemVerilog,MSD_Project_Group20,224,0,2021-11-15 19:01:45+00:00,[],None
658,https://github.com/ignacioFernandez1/ALU-tp1-arqui.git,2021-08-29 14:55:17+00:00,,0,ignacioFernandez1/ALU-tp1-arqui,401068753,SystemVerilog,ALU-tp1-arqui,325,0,2021-09-30 21:59:04+00:00,[],None
659,https://github.com/saw235/riscv-core-dev.git,2021-09-05 18:52:51+00:00,RISCV core under development,0,saw235/riscv-core-dev,403388687,SystemVerilog,riscv-core-dev,743,0,2021-09-20 04:16:08+00:00,[],None
660,https://github.com/maruthivangalli/slave_avip.git,2021-10-11 17:42:23+00:00,,0,maruthivangalli/slave_avip,416028606,SystemVerilog,slave_avip,24,0,2022-02-22 06:11:08+00:00,[],None
661,https://github.com/anjanchetan/Practice-axi.git,2021-09-23 13:37:50+00:00,,0,anjanchetan/Practice-axi,409607074,SystemVerilog,Practice-axi,3,0,2021-09-23 14:07:21+00:00,[],None
662,https://github.com/MitchGG/I2C-Subordinate-Interface.git,2021-09-14 23:51:08+00:00,,0,MitchGG/I2C-Subordinate-Interface,406554092,SystemVerilog,I2C-Subordinate-Interface,1456,0,2021-11-16 04:16:47+00:00,[],None
663,https://github.com/FardeenFindora/BLS12_381_RTL.git,2021-08-23 20:32:50+00:00,,0,FardeenFindora/BLS12_381_RTL,399240362,SystemVerilog,BLS12_381_RTL,22,0,2021-08-23 20:40:12+00:00,[],None
664,https://github.com/JessicaAndrew/EEE3096S-ANDJES006_ZVXSKY001.git,2021-08-21 19:59:01+00:00,,0,JessicaAndrew/EEE3096S-ANDJES006_ZVXSKY001,398645718,SystemVerilog,EEE3096S-ANDJES006_ZVXSKY001,392,0,2021-11-03 19:20:14+00:00,[],None
665,https://github.com/hereisk/Hardware-Design.git,2021-09-16 20:01:58+00:00,,0,hereisk/Hardware-Design,407298918,SystemVerilog,Hardware-Design,648,0,2021-09-16 20:03:41+00:00,[],None
666,https://github.com/MichaelLuna1/Island.git,2021-12-16 06:15:54+00:00,Sensor logic design project in Verilog used to determine how many cars enter and leave and island via bridge,0,MichaelLuna1/Island,438880771,SystemVerilog,Island,4,0,2021-12-16 06:22:14+00:00,[],https://api.github.com/licenses/mit
667,https://github.com/JulianCamacho/Proyecto_Dise-o_Logico.git,2021-11-04 05:05:24+00:00,,0,JulianCamacho/Proyecto_Dise-o_Logico,424478119,SystemVerilog,Proyecto_Dise-o_Logico,12972,0,2021-11-15 03:34:14+00:00,[],None
668,https://github.com/AmitFr7/8-bit-Simplified-Router.git,2021-09-17 10:41:17+00:00,Verilog HDL and Logisim implementations of an 8-bit simplified router.,0,AmitFr7/8-bit-Simplified-Router,407502650,SystemVerilog,8-bit-Simplified-Router,180,0,2021-09-20 07:33:25+00:00,[],None
669,https://github.com/susmithaREDDY94/sram-forked.git,2021-09-18 17:00:51+00:00,should be edited,0,susmithaREDDY94/sram-forked,407918556,SystemVerilog,sram-forked,0,0,2021-09-18 17:05:39+00:00,[],None
670,https://github.com/shemadolev/Verilog-Prefetcher.git,2021-09-18 18:11:34+00:00,,0,shemadolev/Verilog-Prefetcher,407934304,SystemVerilog,Verilog-Prefetcher,539,0,2022-11-02 20:05:42+00:00,[],None
671,https://github.com/Dvorak17/minilab2.git,2021-09-14 22:23:01+00:00,,0,Dvorak17/minilab2,406537803,SystemVerilog,minilab2,4,0,2021-09-20 05:04:07+00:00,[],None
672,https://github.com/Kare-Benjamin/RTL_Designs.git,2021-09-21 11:55:33+00:00,Experimental for the sake of education,0,Kare-Benjamin/RTL_Designs,408800863,SystemVerilog,RTL_Designs,8,0,2021-09-29 19:27:09+00:00,[],None
673,https://github.com/Sirokujira/rvcorep.git,2021-11-10 00:52:54+00:00,ultra96v2 ,0,Sirokujira/rvcorep,426435953,SystemVerilog,rvcorep,2492,0,2021-11-23 04:23:06+00:00,[],https://api.github.com/licenses/mit
674,https://github.com/Vamshidharreddymirafra/SPI-AVIP.git,2021-10-17 05:03:11+00:00,,0,Vamshidharreddymirafra/SPI-AVIP,418025248,SystemVerilog,SPI-AVIP,9,0,2022-07-27 09:01:35+00:00,[],None
675,https://github.com/David-Solorzano/Quiz-UVM2.git,2021-10-21 21:27:40+00:00,,0,David-Solorzano/Quiz-UVM2,419881575,SystemVerilog,Quiz-UVM2,30,0,2021-10-25 22:23:28+00:00,[],None
676,https://github.com/delaOrouen/FlappybirdSV.git,2021-10-22 00:06:56+00:00,,0,delaOrouen/FlappybirdSV,419912961,SystemVerilog,FlappybirdSV,2666,0,2021-11-01 00:18:16+00:00,[],None
677,https://github.com/khumodiatla/Tut6_MTLKHU004_MKNSIB003.git,2021-10-22 16:59:04+00:00,EEE3096S - Tutorial 6,0,khumodiatla/Tut6_MTLKHU004_MKNSIB003,420178202,SystemVerilog,Tut6_MTLKHU004_MKNSIB003,4,0,2021-10-22 17:00:22+00:00,[],None
678,https://github.com/Tal-Brandeis/Projects.git,2021-11-13 16:14:59+00:00,,0,Tal-Brandeis/Projects,427712745,SystemVerilog,Projects,4268,0,2023-01-28 05:18:38+00:00,[],None
679,https://github.com/rhemm23/capstone.git,2021-11-18 22:00:07+00:00,,0,rhemm23/capstone,429591812,SystemVerilog,capstone,3166,0,2021-12-19 06:37:22+00:00,[],None
680,https://github.com/KTH-IL2232/ARIMA.git,2021-11-15 09:08:18+00:00,,0,KTH-IL2232/ARIMA,428193038,SystemVerilog,ARIMA,10604,0,2022-01-15 21:52:03+00:00,[],None
681,https://github.com/faberc/ece581.git,2021-10-27 00:45:33+00:00,,0,faberc/ece581,421628947,SystemVerilog,ece581,25643,0,2021-12-06 20:17:58+00:00,[],None
682,https://github.com/zhewen404/hub_pe.git,2021-10-26 01:32:27+00:00,,1,zhewen404/hub_pe,421240366,SystemVerilog,hub_pe,36511,0,2021-12-16 20:29:09+00:00,[],None
683,https://github.com/OlegPM/Mux3_axis.git,2021-10-28 01:33:51+00:00,Study project.,0,OlegPM/Mux3_axis,422027409,SystemVerilog,Mux3_axis,6,0,2021-10-28 01:35:45+00:00,[],None
684,https://github.com/Caitlynn-Jones/CSCE513.git,2021-10-28 03:35:06+00:00,Advanced Computer Architecture,0,Caitlynn-Jones/CSCE513,422053292,SystemVerilog,CSCE513,14,0,2021-10-28 04:01:34+00:00,[],None
685,https://github.com/raja-aadhithan/B.Sc_Verilog.git,2021-09-04 13:36:36+00:00,"Basic Code of Verilog Programs, UG Level",0,raja-aadhithan/B.Sc_Verilog,403065368,SystemVerilog,B.Sc_Verilog,571,0,2023-10-24 07:34:55+00:00,[],None
686,https://github.com/RDCerdas/Proyecto-1-verificacion.git,2021-09-05 03:45:09+00:00,,0,RDCerdas/Proyecto-1-verificacion,403208277,SystemVerilog,Proyecto-1-verificacion,5028,0,2021-09-21 21:31:01+00:00,[],None
687,https://github.com/Jason-Y000/1011-Pattern-Detector.git,2021-09-04 00:09:19+00:00,,0,Jason-Y000/1011-Pattern-Detector,402925463,SystemVerilog,1011-Pattern-Detector,2,0,2022-02-08 19:47:31+00:00,[],None
688,https://github.com/relsa228/asm-and-verilog-university-projects.git,2021-09-09 07:52:19+00:00,,0,relsa228/asm-and-verilog-university-projects,404633701,SystemVerilog,asm-and-verilog-university-projects,78090,0,2023-02-12 19:37:42+00:00,[],None
689,https://github.com/ronm100/EE_LAB1_PROJ.git,2021-08-13 14:00:22+00:00,,0,ronm100/EE_LAB1_PROJ,395674988,SystemVerilog,EE_LAB1_PROJ,896477,0,2021-09-08 15:26:03+00:00,[],None
690,https://github.com/CarsonChild/kogge_stone_adder.git,2021-08-12 20:51:38+00:00,,0,CarsonChild/kogge_stone_adder,395440885,SystemVerilog,kogge_stone_adder,3,0,2021-08-12 20:58:15+00:00,[],None
691,https://github.com/sompally12/memory.git,2021-09-25 13:13:43+00:00,memory controller,0,sompally12/memory,410276529,SystemVerilog,memory,1,0,2021-10-21 10:15:45+00:00,[],None
692,https://github.com/manikant-cisma/cisma-counter.git,2021-08-19 05:51:45+00:00,"2 cores (dv, dut), both in Snapshot mode",0,manikant-cisma/cisma-counter,397831919,SystemVerilog,cisma-counter,3,0,2021-08-19 15:20:03+00:00,[],None
693,https://github.com/georgc4/fft16.git,2021-12-02 01:28:18+00:00,16 Point FFT in RTL,0,georgc4/fft16,434042427,SystemVerilog,fft16,577,0,2021-12-02 01:29:18+00:00,[],None
694,https://github.com/nanamaru0203/fpu.git,2021-11-04 04:33:36+00:00,,0,nanamaru0203/fpu,424472488,SystemVerilog,fpu,75,0,2022-01-09 02:40:42+00:00,[],None
695,https://github.com/Cbabe/Comp_Arch_Final.git,2021-12-09 22:17:25+00:00,,0,Cbabe/Comp_Arch_Final,436777327,SystemVerilog,Comp_Arch_Final,610,0,2021-12-24 13:42:43+00:00,[],None
696,https://github.com/ethan4984/geg.git,2021-12-17 22:34:30+00:00,,1,ethan4984/geg,439476365,SystemVerilog,geg,23,0,2022-10-20 08:16:13+00:00,[],None
697,https://github.com/hpb-project/dcpp-hardware.git,2021-12-14 02:27:39+00:00,,0,hpb-project/dcpp-hardware,438090885,SystemVerilog,dcpp-hardware,3947,0,2021-12-18 01:44:21+00:00,[],https://api.github.com/licenses/gpl-3.0
698,https://github.com/yukon8982/Digital-Circuit-Final-Project.git,2021-12-11 14:00:05+00:00,ÂÖ´ÂàÜÈü≥Á¨¶ÁöÑÂÜíÈö™,0,yukon8982/Digital-Circuit-Final-Project,437297278,SystemVerilog,Digital-Circuit-Final-Project,39,0,2022-01-02 05:53:07+00:00,[],None
699,https://github.com/juliusreid01/models.git,2021-12-04 17:57:24+00:00,Collection of Verilog Models,0,juliusreid01/models,434972058,SystemVerilog,models,8,0,2021-12-28 22:18:14+00:00,[],None
700,https://github.com/Neel1812/Neural-Network-Engine.git,2021-11-25 09:28:34+00:00,,0,Neel1812/Neural-Network-Engine,431785879,SystemVerilog,Neural-Network-Engine,15,0,2021-11-25 09:38:59+00:00,[],None
701,https://github.com/IanScottPaul/ElectricArcSpeaker.git,2021-12-01 21:38:29+00:00,,0,IanScottPaul/ElectricArcSpeaker,433993284,SystemVerilog,ElectricArcSpeaker,19,0,2022-01-05 21:42:32+00:00,[],None
702,https://github.com/jtsang02/Baccarat.git,2021-12-24 12:28:42+00:00,Bacarrat engine implemented in SystemVerilog.,0,jtsang02/Baccarat,441460561,SystemVerilog,Baccarat,2709,0,2023-01-27 20:31:55+00:00,[],None
703,https://github.com/UandersonSilva/UART_controller_SystemVerilog.git,2021-12-23 14:03:25+00:00,Componente para transfer√™ncia de dados entre um FPGA  da Intel e um PC via JTAG UART,0,UandersonSilva/UART_controller_SystemVerilog,441198364,SystemVerilog,UART_controller_SystemVerilog,256,0,2021-12-23 14:15:00+00:00,[],None
704,https://github.com/sajjadahmed677/tcam.git,2021-12-18 13:23:02+00:00,,4,sajjadahmed677/tcam,439620905,SystemVerilog,tcam,147959,0,2022-01-05 15:45:13+00:00,[],None
705,https://github.com/fuanruisu/aFIFO_VE.git,2021-12-14 22:05:17+00:00,,0,fuanruisu/aFIFO_VE,438413613,SystemVerilog,aFIFO_VE,17,0,2022-01-10 01:36:39+00:00,[],None
706,https://github.com/k5xing/Systolic-Matrix-Multiplication-Kernel.git,2021-09-22 06:01:21+00:00,Lab Projects Developed in ECE327,0,k5xing/Systolic-Matrix-Multiplication-Kernel,409082478,SystemVerilog,Systolic-Matrix-Multiplication-Kernel,1423,0,2023-11-16 06:26:15+00:00,[],None
707,https://github.com/marcost2/Arqui2021-Lab1.git,2021-10-13 12:24:11+00:00,,0,marcost2/Arqui2021-Lab1,416732108,SystemVerilog,Arqui2021-Lab1,655,0,2023-11-21 19:43:27+00:00,[],None
708,https://github.com/michaellu2019/fpga-vocoder.git,2021-11-11 03:20:13+00:00,,1,michaellu2019/fpga-vocoder,426856609,SystemVerilog,fpga-vocoder,492,0,2022-03-03 16:53:43+00:00,[],None
709,https://github.com/ivandumas/Multiprocesadores.git,2021-08-14 22:55:41+00:00,,2,ivandumas/Multiprocesadores,396152336,SystemVerilog,Multiprocesadores,37080,0,2021-11-17 22:51:14+00:00,[],https://api.github.com/licenses/mit
710,https://github.com/TheShubhi/Encryption-Processor.git,2021-08-26 18:45:37+00:00,A processor designed in SystemVerilog specifically for encryption. Programs to encrypt input ASCII strings and decrypt are also included.,0,TheShubhi/Encryption-Processor,400272886,SystemVerilog,Encryption-Processor,136,0,2021-08-30 22:41:13+00:00,[],None
711,https://github.com/shubhi704/SV-testbenches.git,2021-08-25 17:54:10+00:00,,1,shubhi704/SV-testbenches,399910653,SystemVerilog,SV-testbenches,7,0,2021-08-28 11:51:47+00:00,[],None
712,https://github.com/tantonacci/ece554_miniproject.git,2021-09-09 21:15:03+00:00,,0,tantonacci/ece554_miniproject,404872054,SystemVerilog,ece554_miniproject,620,0,2021-09-13 23:49:08+00:00,[],None
713,https://github.com/SophoWang/uvm_example.git,2021-09-13 13:40:06+00:00,,0,SophoWang/uvm_example,405988911,SystemVerilog,uvm_example,3,0,2021-09-13 14:14:19+00:00,[],None
714,https://github.com/jhsyu/ECE43700.git,2021-09-18 21:29:14+00:00,,0,jhsyu/ECE43700,407971435,SystemVerilog,ECE43700,7848,0,2022-03-23 21:03:22+00:00,[],None
715,https://github.com/njjt/ECE385.git,2021-09-03 21:30:54+00:00,ECE385 FALL 2021,0,njjt/ECE385,402902017,SystemVerilog,ECE385,42079,0,2021-11-03 17:52:55+00:00,[],None
716,https://github.com/dc-base/ee273.git,2021-09-11 00:25:55+00:00,,0,dc-base/ee273,405245088,SystemVerilog,ee273,29,0,2021-10-12 07:08:17+00:00,[],None
717,https://github.com/SemperAnte/drvAd56x3.git,2021-09-10 11:56:34+00:00,,0,SemperAnte/drvAd56x3,405064166,SystemVerilog,drvAd56x3,37,0,2021-09-10 12:12:22+00:00,[],None
718,https://github.com/randyma01/CE3201-Laboratorio-4.git,2021-09-15 13:28:40+00:00,Laboratorio 4: L√≥gica Secuencial de Control,1,randyma01/CE3201-Laboratorio-4,406776311,SystemVerilog,CE3201-Laboratorio-4,25158,0,2021-10-14 17:12:51+00:00,[],None
719,https://github.com/katya-varlamova/5-sem-evm.git,2021-10-01 21:37:19+00:00,evm labs,0,katya-varlamova/5-sem-evm,412623314,SystemVerilog,5-sem-evm,98975,0,2021-12-26 20:54:08+00:00,[],None
720,https://github.com/Stevensayhello/ELEC402_PROJ1_FOOD_DISPENSER.git,2021-10-02 04:35:19+00:00,ELEC402_PROJ1_FOOD_DISPENSER,0,Stevensayhello/ELEC402_PROJ1_FOOD_DISPENSER,412690493,SystemVerilog,ELEC402_PROJ1_FOOD_DISPENSER,1173,0,2021-10-02 04:37:19+00:00,[],None
721,https://github.com/OH-Z666/ELEC402.git,2021-10-02 06:55:34+00:00,,0,OH-Z666/ELEC402,412716717,SystemVerilog,ELEC402,7524,0,2021-10-11 06:53:24+00:00,[],None
722,https://github.com/nwkrix/UVM_Short_Exercises.git,2021-11-09 06:52:25+00:00,,0,nwkrix/UVM_Short_Exercises,426122140,SystemVerilog,UVM_Short_Exercises,0,0,2021-11-09 06:53:53+00:00,[],None
723,https://github.com/MacPCH/Proyecto_1_VFCI.git,2021-11-24 00:32:47+00:00,"Primer proyecto escrito en systemverilog para el curso de verificacion funcional de circuitos integrados del Instituto Tecnol{ogico de Costa Rica, orientada en el testeo de un DUT (FIFO), la prueba corre en EDA Playground pero se puede correr en otros sitios como VCS ",0,MacPCH/Proyecto_1_VFCI,431297929,SystemVerilog,Proyecto_1_VFCI,33,0,2021-11-24 00:53:09+00:00,[],https://api.github.com/licenses/gpl-3.0
724,https://github.com/shawn110285/riscv_ibex_verilator.git,2021-11-22 05:06:45+00:00,the simplified verilator simulation env for risc-v ibex core,0,shawn110285/riscv_ibex_verilator,430569970,SystemVerilog,riscv_ibex_verilator,238,0,2021-11-23 01:27:28+00:00,[],None
725,https://github.com/rooged/513-Labs.git,2021-10-14 14:10:59+00:00,,0,rooged/513-Labs,417156171,SystemVerilog,513-Labs,97,0,2023-09-14 16:52:15+00:00,[],None
726,https://github.com/zmaqutu/implementing-alu.git,2021-10-17 21:28:19+00:00,,0,zmaqutu/implementing-alu,418259817,SystemVerilog,implementing-alu,3,0,2021-10-17 21:29:16+00:00,[],None
727,https://github.com/hellgate202/jpeg_enc.git,2021-10-22 17:27:13+00:00,,0,hellgate202/jpeg_enc,420186450,SystemVerilog,jpeg_enc,99,0,2021-10-31 17:50:57+00:00,[],None
728,https://github.com/Shwetapatil05/spi_avip.git,2021-10-13 07:45:20+00:00,,1,Shwetapatil05/spi_avip,416638290,SystemVerilog,spi_avip,961,0,2021-10-22 10:26:27+00:00,[],None
729,https://github.com/mcmlery/ELM235_Logic_Circuit_Desing_Laboratory.git,2021-11-07 14:05:35+00:00,,0,mcmlery/ELM235_Logic_Circuit_Desing_Laboratory,425519871,SystemVerilog,ELM235_Logic_Circuit_Desing_Laboratory,3198,0,2022-05-08 13:52:03+00:00,[],None
730,https://github.com/Vamshidharreddymirafra/uart.git,2021-11-05 10:20:47+00:00,,3,Vamshidharreddymirafra/uart,424906849,SystemVerilog,uart,44,0,2021-11-05 11:33:03+00:00,[],None
731,https://github.com/H-Vlad-Montes/Hugo_Montes.git,2021-11-06 16:29:58+00:00,,0,H-Vlad-Montes/Hugo_Montes,425292861,SystemVerilog,Hugo_Montes,8,0,2021-11-20 00:38:41+00:00,[],None
732,https://github.com/samuelmi/comp541finalproject.git,2021-11-03 20:56:38+00:00,Comp 541 Final Project,0,samuelmi/comp541finalproject,424378037,SystemVerilog,comp541finalproject,3904,0,2021-11-06 19:23:42+00:00,[],None
733,https://github.com/Josem9718/Verification-Miguel_Benavides.git,2021-11-04 00:48:58+00:00,Verificaci√≥n de Sistemas Digitales  ,0,Josem9718/Verification-Miguel_Benavides,424426389,SystemVerilog,Verification-Miguel_Benavides,5,0,2021-11-25 03:09:18+00:00,[],None
734,https://github.com/NivWeisman/nw_design_patterns.git,2021-10-03 19:28:23+00:00,This reposetory is an implementation of some of the known design patterns in SystemVerilog,0,NivWeisman/nw_design_patterns,413176708,SystemVerilog,nw_design_patterns,18,0,2021-10-04 20:08:59+00:00,[],https://api.github.com/licenses/gpl-3.0
735,https://github.com/ChengjunXi/FPGA-Accelerated_CNN.git,2021-10-31 18:59:54+00:00,,0,ChengjunXi/FPGA-Accelerated_CNN,423235927,SystemVerilog,FPGA-Accelerated_CNN,89,0,2023-08-05 18:30:43+00:00,[],None
736,https://github.com/Tyler1T/hand-Writing-MLP.git,2021-10-27 19:23:18+00:00,,0,Tyler1T/hand-Writing-MLP,421946789,SystemVerilog,hand-Writing-MLP,25343,0,2021-12-07 21:50:39+00:00,[],https://api.github.com/licenses/gpl-3.0
737,https://github.com/nvontz/Synth643.git,2021-10-26 19:29:16+00:00,,0,nvontz/Synth643,421558384,SystemVerilog,Synth643,139949,0,2021-10-26 21:58:48+00:00,[],None
738,https://github.com/nyando/bali.git,2021-10-30 08:54:13+00:00,"Bali processor project, a minimized implementation of a Java processor.",0,nyando/bali,422830696,SystemVerilog,bali,309,0,2022-05-03 20:00:38+00:00,[],None
739,https://github.com/Vamshidharreddymirafra/uart_avip.git,2021-10-30 07:47:55+00:00,,3,Vamshidharreddymirafra/uart_avip,422817716,SystemVerilog,uart_avip,144,0,2021-11-03 07:46:05+00:00,[],None
740,https://github.com/DeekshaECE/PSU_Fall21_ECE585_Group13.git,2021-10-30 01:56:23+00:00,Simulation of a Memory Controller,0,DeekshaECE/PSU_Fall21_ECE585_Group13,422759119,SystemVerilog,PSU_Fall21_ECE585_Group13,19,0,2022-03-02 01:08:13+00:00,[],None
741,https://github.com/indrajeetpande/practice.git,2021-11-15 14:08:22+00:00,,0,indrajeetpande/practice,428289257,SystemVerilog,practice,4,0,2021-11-15 14:08:46+00:00,[],None
742,https://github.com/jiru1997/design-and-verification-of-MCDF-phase1.git,2021-11-17 07:57:24+00:00,design and verification of MCDF phase1,0,jiru1997/design-and-verification-of-MCDF-phase1,428956041,SystemVerilog,design-and-verification-of-MCDF-phase1,19,0,2021-11-17 07:57:37+00:00,[],None
743,https://github.com/Yondela/EEE3096S-Tutorial-06.git,2021-10-22 09:32:54+00:00,,0,Yondela/EEE3096S-Tutorial-06,420041206,SystemVerilog,EEE3096S-Tutorial-06,1,0,2021-10-22 09:38:59+00:00,[],None
744,https://github.com/farukulutas/CS223.git,2021-11-26 00:00:30+00:00,All my work in CS 223 - Digital Design course.,0,farukulutas/CS223,432006139,SystemVerilog,CS223,5509,0,2021-12-29 12:47:13+00:00,[],None
745,https://github.com/randomdevice/verilog-risc-cpu.git,2021-11-25 21:16:33+00:00,A rudimentary RISC CPU described in Verilog and compiled in Quartus Prime with RTL sims in Model Sim. Was then loaded and tested on an FPGA.,0,randomdevice/verilog-risc-cpu,431978924,SystemVerilog,verilog-risc-cpu,7651,0,2023-06-30 21:55:40+00:00,[],None
746,https://github.com/andresdavalosc/FPGA-projects.git,2021-12-05 16:16:47+00:00,,0,andresdavalosc/FPGA-projects,435216717,SystemVerilog,FPGA-projects,171543,0,2022-01-31 16:43:03+00:00,[],None
747,https://github.com/Tal-Ko/Digital-Systems-Simulation2.git,2021-12-25 17:23:49+00:00,,0,Tal-Ko/Digital-Systems-Simulation2,441725965,SystemVerilog,Digital-Systems-Simulation2,10,0,2022-01-02 17:51:26+00:00,[],None
748,https://github.com/yoonseo-choi/RISCV_Processor.git,2021-12-22 05:23:28+00:00,,0,yoonseo-choi/RISCV_Processor,440742446,SystemVerilog,RISCV_Processor,1428,0,2022-01-09 22:17:30+00:00,[],None
749,https://github.com/Harshith74/project_dram_PHY.git,2021-12-08 13:01:11+00:00,,0,Harshith74/project_dram_PHY,436249170,SystemVerilog,project_dram_PHY,8957,0,2023-08-27 12:16:46+00:00,[],None
750,https://github.com/GameGod007/TI_RSLK_MAX_CMOD_A7.git,2021-12-13 00:56:39+00:00,TI-RSLK MAX robot kit implemented using a CMOD A7 FPGA,0,GameGod007/TI_RSLK_MAX_CMOD_A7,437693864,SystemVerilog,TI_RSLK_MAX_CMOD_A7,7,0,2021-12-13 00:59:18+00:00,[],None
751,https://github.com/foxxy777/my_spinal_test_case.git,2021-12-02 07:21:57+00:00,,0,foxxy777/my_spinal_test_case,434121173,SystemVerilog,my_spinal_test_case,12,0,2021-12-02 07:22:03+00:00,[],None
752,https://github.com/alamjitchoat/Frogger.git,2021-12-02 07:51:47+00:00,FPGA Project designed in SystemVerilog for the University of Washington,0,alamjitchoat/Frogger,434129411,SystemVerilog,Frogger,9,0,2021-12-02 07:53:38+00:00,[],None
753,https://github.com/RyanLennonCleary/RyanLennonCleary.github.io.git,2021-12-05 19:23:46+00:00,Programming projects,0,RyanLennonCleary/RyanLennonCleary.github.io,435258204,SystemVerilog,RyanLennonCleary.github.io,999,0,2022-01-10 20:56:17+00:00,[],None
754,https://github.com/Aleksa98Stojkovic/Cache_and_DfT.git,2021-12-15 22:14:47+00:00,,0,Aleksa98Stojkovic/Cache_and_DfT,438787788,SystemVerilog,Cache_and_DfT,9,0,2021-12-21 18:20:54+00:00,[],None
755,https://github.com/shiranDapht/HW1.git,2021-12-17 12:44:42+00:00,,0,shiranDapht/HW1,439329265,SystemVerilog,HW1,4316,0,2021-12-22 10:17:55+00:00,[],None
756,https://github.com/yoavdim/Kong.git,2021-12-17 17:11:59+00:00,university lab project,0,yoavdim/Kong,439406403,SystemVerilog,Kong,831,0,2021-12-20 09:16:38+00:00,[],None
757,https://github.com/Eric-Souza/johnson-counter.git,2021-08-17 21:02:17+00:00,"An algorithm, developed in Verilog hardware design language (HDL), that implements a Johnson Counter, which counts 2n states if the number of bits is n. This system was developed as a Logical Systems subject exercise (UFMG).",0,Eric-Souza/johnson-counter,397390576,SystemVerilog,johnson-counter,1,0,2021-08-17 21:14:56+00:00,"['computer-science', 'hardware', 'verilog', 'hdl', 'logical-operators', 'ufmg']",None
758,https://github.com/justin371/uvm_1800.2_2020_1.1.git,2021-08-16 08:13:34+00:00,,0,justin371/uvm_1800.2_2020_1.1,396690995,SystemVerilog,uvm_1800.2_2020_1.1,689,0,2022-01-30 03:26:00+00:00,[],https://api.github.com/licenses/apache-2.0
759,https://github.com/Sup3Legacy/proto-core.git,2021-08-13 08:47:12+00:00,Attempt at building entirely from scratch a RISC-V SoC for self-education purposes.,0,Sup3Legacy/proto-core,395580443,SystemVerilog,proto-core,94,0,2022-01-09 20:21:50+00:00,"['risc-v', 'rv32im', 'systemverilog', 'system-programming', 'system-on-chip', 'embedded-systems']",https://api.github.com/licenses/gpl-3.0
760,https://github.com/Danil1997Dev/RAM.git,2021-09-26 14:33:44+00:00,,0,Danil1997Dev/RAM,410575365,SystemVerilog,RAM,259,0,2021-09-26 14:39:37+00:00,[],None
761,https://github.com/17111748/joemabertli.git,2021-09-25 23:39:54+00:00,18847 Research ,0,17111748/joemabertli,410404838,SystemVerilog,joemabertli,14342,0,2021-10-15 02:11:57+00:00,[],None
762,https://github.com/shpegun60/cnt_dly_SLG46620.git,2021-09-25 12:44:02+00:00, microcircuit SLG46620 CNT/DLY2/FSM0 (from dialog semiconductor company) SystemVerilog interpretation.  Dataseet is: https://www.dialog-semiconductor.com/sites/default/files/slg46620r115_10282019.pdf  Simulation: QuestaSim x64 ver2020.1 Needed simulation libraries: altera_primitives (build: $projectSource/verification/altera_primitives),0,shpegun60/cnt_dly_SLG46620,410270095,SystemVerilog,cnt_dly_SLG46620,12354,0,2021-12-19 21:05:43+00:00,"['slg46620', 'dialog-semiconductor', 'systemverilog', 'quartus']",https://api.github.com/licenses/gpl-3.0
763,https://github.com/TheKalty/TPUv1.git,2021-10-05 22:40:17+00:00,,0,TheKalty/TPUv1,413999236,SystemVerilog,TPUv1,1,0,2021-10-05 22:40:55+00:00,[],None
764,https://github.com/pwang7/uart-vcs.git,2021-10-10 16:24:41+00:00,,0,pwang7/uart-vcs,415638745,SystemVerilog,uart-vcs,1191,0,2021-10-10 16:39:57+00:00,[],None
765,https://github.com/Zottel/max7219-systemverilog-driver.git,2021-10-09 06:51:13+00:00,,0,Zottel/max7219-systemverilog-driver,415227815,SystemVerilog,max7219-systemverilog-driver,16,0,2021-10-09 06:51:43+00:00,[],None
766,https://github.com/BerthaMolai/EEE3096S-Prac6.git,2021-11-01 18:38:10+00:00,,0,BerthaMolai/EEE3096S-Prac6,423576536,SystemVerilog,EEE3096S-Prac6,4,0,2021-11-01 18:44:53+00:00,[],None
767,https://github.com/rushipBU/uvm-testbench.git,2021-10-25 16:15:34+00:00,Simple UVM skeleton for future testing,0,rushipBU/uvm-testbench,421097212,SystemVerilog,uvm-testbench,6,0,2021-10-25 16:28:20+00:00,[],None
768,https://github.com/michael-platzer/cv32e40x-soc.git,2021-11-03 08:39:29+00:00,Minimal SoC for simulating CV32E40X,0,michael-platzer/cv32e40x-soc,424147797,SystemVerilog,cv32e40x-soc,90,0,2021-11-24 10:43:24+00:00,[],https://api.github.com/licenses/isc
769,https://github.com/wondersylar/bmm_core.git,2021-10-31 13:50:08+00:00,"riscv core for fan, keep learning",0,wondersylar/bmm_core,423160885,SystemVerilog,bmm_core,6458,0,2023-06-17 02:28:58+00:00,[],https://api.github.com/licenses/mit
770,https://github.com/knyuchen/fft_accelerator.git,2021-11-22 20:35:46+00:00,Implementation of Programmable FFT Accelerator,0,knyuchen/fft_accelerator,430857262,SystemVerilog,fft_accelerator,22,0,2021-11-23 01:50:09+00:00,"['fft', 'systemverilog', 'accelerator', 'python']",None
771,https://github.com/myreliavilla/Moore-and-Mealy-for-Vending-Machine.git,2021-11-21 19:54:00+00:00,"oDispatches a pack of candy upon deposit of 15 cents by the customer  oHas single coin slot and only accepts nickels and dimes. Doesn‚Äôt take pennies or quarters   oDoes not provide any change back to the customer  oOnce candy is dispatched, vending machine will auto reset itself   ‚ñ™Develop both Moore and Mealy State SystemVerilog FSM code for Vending Machine  ‚ñ™Develop state transiEon diagram for mealy state machine  ‚ñ™Use one hot encoding for states and assume asynchronous acEve low reset",0,myreliavilla/Moore-and-Mealy-for-Vending-Machine,430465881,SystemVerilog,Moore-and-Mealy-for-Vending-Machine,5,0,2021-11-21 19:55:26+00:00,[],None
772,https://github.com/slkaplan/comparch_final_FA2021.git,2021-12-05 22:20:35+00:00,,1,slkaplan/comparch_final_FA2021,435292692,SystemVerilog,comparch_final_FA2021,13116,0,2021-12-16 21:05:40+00:00,[],https://api.github.com/licenses/mit
773,https://github.com/ratul619/VSD.git,2021-12-13 16:43:47+00:00,,0,ratul619/VSD,437950004,SystemVerilog,VSD,22042,0,2023-06-23 12:22:10+00:00,[],None
774,https://github.com/patrick-harkins/GridNorth.git,2021-12-08 23:32:44+00:00,,0,patrick-harkins/GridNorth,436423177,SystemVerilog,GridNorth,1112,0,2021-12-14 19:05:23+00:00,[],None
775,https://github.com/astrakhov-design/axi_timer.git,2021-12-08 23:02:09+00:00,,0,astrakhov-design/axi_timer,436417263,SystemVerilog,axi_timer,1,0,2021-12-09 12:06:50+00:00,[],None
776,https://github.com/Aarun2/LRU-Cache.git,2021-10-16 02:02:33+00:00,My verilog design for an LRU cache,0,Aarun2/LRU-Cache,417688387,SystemVerilog,LRU-Cache,2,0,2021-10-16 03:23:17+00:00,[],None
777,https://github.com/sompally12/first_program.git,2021-10-21 10:48:47+00:00,,0,sompally12/first_program,419683504,SystemVerilog,first_program,0,0,2021-10-21 10:56:47+00:00,[],None
778,https://github.com/Aarun2/MSI_Protocol.git,2021-10-12 19:11:10+00:00,A system verilog project to replicate the MSI cache coherence protocol,0,Aarun2/MSI_Protocol,416465998,SystemVerilog,MSI_Protocol,1,0,2021-10-12 19:20:19+00:00,[],None
779,https://github.com/krissemicolon-forks/Igel.git,2021-09-08 10:22:58+00:00,A no-frills dynamic lisp-dialect written in artisian systemverilog,0,krissemicolon-forks/Igel,404303555,SystemVerilog,Igel,239,0,2023-03-07 13:47:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
780,https://github.com/gt-retro-computing/IMSAI_FPGA_HDL.git,2021-09-05 02:04:29+00:00,,0,gt-retro-computing/IMSAI_FPGA_HDL,403194182,SystemVerilog,IMSAI_FPGA_HDL,35,0,2021-10-23 16:25:28+00:00,[],None
781,https://github.com/cannox227/Space-Evaders-VHDL.git,2021-09-11 21:45:20+00:00,A simple game written in VHDL where a spaceship has to avoid some aliens,1,cannox227/Space-Evaders-VHDL,405489138,SystemVerilog,Space-Evaders-VHDL,11481,0,2022-12-12 14:25:24+00:00,[],None
782,https://github.com/Dara-O/16_bit_microprocessor.git,2021-09-13 05:33:55+00:00,A 16 bit multicycle microprocessor modeled using SystemVerilog and developed using Xilinx Vivado.,0,Dara-O/16_bit_microprocessor,405845273,SystemVerilog,16_bit_microprocessor,604,0,2021-09-13 06:42:24+00:00,[],None
783,https://github.com/hasibarrafiul/4-bit-Binary-to-Even-Parity-Code-Converter.git,2021-09-12 17:30:33+00:00,,0,hasibarrafiul/4-bit-Binary-to-Even-Parity-Code-Converter,405708828,SystemVerilog,4-bit-Binary-to-Even-Parity-Code-Converter,997,0,2021-09-12 17:57:45+00:00,[],None
784,https://github.com/tapegun/lab4.git,2021-09-13 02:56:51+00:00,THIS IS FOR US TO COLLABORATE DON'T COPY,0,tapegun/lab4,405813878,SystemVerilog,lab4,321,0,2021-09-17 06:19:19+00:00,[],None
785,https://github.com/jschramk/ece554_miniproject.git,2021-09-09 22:02:17+00:00,,0,jschramk/ece554_miniproject,404881655,SystemVerilog,ece554_miniproject,7821,0,2021-10-08 01:44:09+00:00,[],None
786,https://github.com/Dan-Wolf/MIPS.git,2021-09-19 01:14:14+00:00,5-Stage Pipeline MIPS ,0,Dan-Wolf/MIPS,408002980,SystemVerilog,MIPS,6037,0,2021-12-08 17:49:36+00:00,[],None
787,https://github.com/mitchell-fanger/apb-system.git,2021-09-13 15:58:31+00:00,,0,mitchell-fanger/apb-system,406038144,SystemVerilog,apb-system,34,0,2021-09-13 22:55:10+00:00,[],None
788,https://github.com/99Angelrm/MIPS.git,2021-09-15 14:40:07+00:00,,1,99Angelrm/MIPS,406805465,SystemVerilog,MIPS,48,0,2021-09-19 04:40:24+00:00,[],None
789,https://github.com/IEEE-NITK/Simulation-of-SDR.git,2021-10-04 10:44:29+00:00,An IEEE Executive Project for the year 2021-2022.,1,IEEE-NITK/Simulation-of-SDR,413379373,SystemVerilog,Simulation-of-SDR,42,0,2023-03-14 08:27:38+00:00,[],None
790,https://github.com/veenacb9967/veena.git,2021-10-07 13:25:10+00:00,,0,veenacb9967/veena,414611442,SystemVerilog,veena,1,0,2021-10-08 07:58:37+00:00,[],None
791,https://github.com/Arima9/Data_Path_Rivera_Andres.git,2021-11-28 16:44:27+00:00,,0,Arima9/Data_Path_Rivera_Andres,432768517,SystemVerilog,Data_Path_Rivera_Andres,10,0,2021-12-17 01:38:58+00:00,[],None
792,https://github.com/EzraCharles/Reg_File_Charles_1_Ezra.git,2021-11-23 22:01:01+00:00,Register File activity from computer architecture by ITESO and INTEL,0,EzraCharles/Reg_File_Charles_1_Ezra,431265971,SystemVerilog,Reg_File_Charles_1_Ezra,13,0,2021-11-24 05:55:15+00:00,[],https://api.github.com/licenses/mit
793,https://github.com/fadialzammar/Floating-Point-Adder-Subtracter.git,2021-11-24 00:11:34+00:00,,0,fadialzammar/Floating-Point-Adder-Subtracter,431293661,SystemVerilog,Floating-Point-Adder-Subtracter,662,0,2021-12-08 18:56:29+00:00,[],None
794,https://github.com/denizikitemur/sv.git,2021-12-23 16:11:37+00:00,,0,denizikitemur/sv,441232741,SystemVerilog,sv,744,0,2021-12-23 16:29:02+00:00,[],None
795,https://github.com/erfanbsoula/32b-SC-Processor.git,2021-12-24 14:45:37+00:00,32-bit Single Cycle MIPS Processor (Computer Architecture Course),0,erfanbsoula/32b-SC-Processor,441489914,SystemVerilog,32b-SC-Processor,108,0,2022-02-13 16:31:08+00:00,[],None
796,https://github.com/TylerBoland/Zynq-LED-Matrix-Driver.git,2021-12-17 01:23:19+00:00,,0,TylerBoland/Zynq-LED-Matrix-Driver,439174229,SystemVerilog,Zynq-LED-Matrix-Driver,2711,0,2021-12-27 22:11:27+00:00,[],None
797,https://github.com/T-Szymk/FRiscV.git,2021-12-16 17:11:14+00:00,RV32I Implementation,0,T-Szymk/FRiscV,439068961,SystemVerilog,FRiscV,559,0,2022-01-09 14:18:28+00:00,[],None
798,https://github.com/npuwth/GenshinCPU.git,2021-12-25 07:00:22+00:00,NSCSCC2020 NPU2 Code,0,npuwth/GenshinCPU,441623519,SystemVerilog,GenshinCPU,2213,0,2021-12-25 07:54:16+00:00,[],None
799,https://github.com/madhur19171/NoxyGen.git,2021-10-11 18:18:57+00:00,Generates NoC in verilog using configuration Graph,1,madhur19171/NoxyGen,416039596,SystemVerilog,NoxyGen,10363,0,2023-12-01 17:49:47+00:00,[],https://api.github.com/licenses/lgpl-2.1
800,https://github.com/NickolayTernovoy/SimpleCacheController.git,2021-09-05 18:33:57+00:00,Advanced Material: Implementing Cache Controllers,0,NickolayTernovoy/SimpleCacheController,403385096,SystemVerilog,SimpleCacheController,5,0,2024-01-21 20:20:47+00:00,[],None
801,https://github.com/tantonacci/minilab2.git,2021-09-14 21:03:13+00:00,Multiply-Accumulator,0,tantonacci/minilab2,406520327,SystemVerilog,minilab2,25,0,2021-09-14 22:50:28+00:00,[],None
802,https://github.com/alexBinos/LEDs.git,2021-09-18 01:13:39+00:00,Repo containing LED projects,0,alexBinos/LEDs,407720555,SystemVerilog,LEDs,82,0,2023-08-04 10:11:10+00:00,[],None
803,https://github.com/miura-katsuyoshi/ohehot2bin.git,2021-09-18 08:16:18+00:00,,0,miura-katsuyoshi/ohehot2bin,407799846,SystemVerilog,ohehot2bin,27,0,2021-09-18 09:22:52+00:00,[],None
804,https://github.com/imbasmd/Two_neuron_MLP.git,2021-08-14 15:12:31+00:00,,0,imbasmd/Two_neuron_MLP,396044942,SystemVerilog,Two_neuron_MLP,141,0,2021-08-14 15:44:58+00:00,[],None
805,https://github.com/belmontcomputing/authentication.git,2021-08-16 08:46:55+00:00,,0,belmontcomputing/authentication,396703256,SystemVerilog,authentication,3,0,2021-08-20 08:56:52+00:00,[],None
806,https://github.com/tslotboom/cme_435_lab_3.git,2021-10-18 20:45:35+00:00,,0,tslotboom/cme_435_lab_3,418662463,SystemVerilog,cme_435_lab_3,90,0,2021-10-25 21:12:47+00:00,[],None
807,https://github.com/ss-mugdho/4-Bit-Computer.git,2021-10-20 16:06:25+00:00,,0,ss-mugdho/4-Bit-Computer,419400747,SystemVerilog,4-Bit-Computer,27359,0,2021-10-20 16:37:36+00:00,[],None
808,https://github.com/nwkrix/HWDL.git,2021-10-25 06:59:22+00:00,,0,nwkrix/HWDL,420911812,SystemVerilog,HWDL,0,0,2021-10-27 12:38:41+00:00,[],None
809,https://github.com/darthdirk/Controller.git,2021-09-24 04:30:18+00:00,System Verilog controler,0,darthdirk/Controller,409831578,SystemVerilog,Controller,0,0,2021-09-24 04:47:43+00:00,[],None
810,https://github.com/tslotboom/cme_435_lab1.git,2021-09-20 23:16:12+00:00,,0,tslotboom/cme_435_lab1,408627493,SystemVerilog,cme_435_lab1,7,0,2021-09-21 00:06:50+00:00,[],None
811,https://github.com/tapegun/8-bit-Multiplier.git,2021-09-21 23:59:02+00:00,,0,tapegun/8-bit-Multiplier,409008856,SystemVerilog,8-bit-Multiplier,46,0,2021-10-25 22:24:13+00:00,[],None
812,https://github.com/p3da/pulpissimo-assets.git,2021-09-28 06:44:03+00:00,,0,p3da/pulpissimo-assets,411166922,SystemVerilog,pulpissimo-assets,12514,0,2022-01-03 07:08:47+00:00,[],None
813,https://github.com/zengyihe/svlib.git,2021-09-28 02:16:45+00:00,,0,zengyihe/svlib,411107527,SystemVerilog,svlib,541,0,2021-09-28 02:16:58+00:00,[],None
814,https://github.com/craymond3/554minilabs4-6.git,2021-09-23 21:12:48+00:00,ECE 554 Minilabs 4-6,0,craymond3/554minilabs4-6,409745188,SystemVerilog,554minilabs4-6,316,0,2021-10-06 04:18:51+00:00,[],None
815,https://github.com/robertstar/BUKS2_imitator32ch.git,2021-10-19 12:00:09+00:00,,0,robertstar/BUKS2_imitator32ch,418904857,SystemVerilog,BUKS2_imitator32ch,36682,0,2021-10-19 12:02:14+00:00,[],None
816,https://github.com/liumengbjut/PULP.git,2021-09-03 03:09:28+00:00,,0,liumengbjut/PULP,402631407,SystemVerilog,PULP,4250,0,2021-09-03 03:11:31+00:00,[],
817,https://github.com/cdupont2/ece554_miniproject.git,2021-09-09 23:08:32+00:00,,0,cdupont2/ece554_miniproject,404894048,SystemVerilog,ece554_miniproject,3865,0,2021-09-14 04:53:55+00:00,[],None
818,https://github.com/hossamfadeel/Lexicon_SoC.git,2021-09-10 01:48:21+00:00,,1,hossamfadeel/Lexicon_SoC,404923542,,Lexicon_SoC,2657,0,2021-10-13 12:31:37+00:00,[],https://api.github.com/licenses/apache-2.0
819,https://github.com/marlonsrivas/Meteorite-Shooter-.git,2021-12-15 19:35:34+00:00,FPGA Shooting Video Game,0,marlonsrivas/Meteorite-Shooter-,438750507,SystemVerilog,Meteorite-Shooter-,7,0,2021-12-15 19:45:41+00:00,[],None
820,https://github.com/mokhwasomssi/FPGA_Calculator.git,2021-12-16 06:05:52+00:00,[ÎîîÏßÄÌÑ∏ ÏãúÏä§ÌÖú] Ï†ÑÍ≥µÏàòÏóÖ Í≥ºÏ†ú - Í≥ÑÏÇ∞Í∏∞ ÎßåÎì§Í∏∞,0,mokhwasomssi/FPGA_Calculator,438878455,SystemVerilog,FPGA_Calculator,2403,0,2021-12-16 10:19:39+00:00,[],None
821,https://github.com/eito-fis/matrix-mult.git,2021-12-16 20:17:18+00:00,,0,eito-fis/matrix-mult,439116350,SystemVerilog,matrix-mult,1095,0,2021-12-17 21:04:10+00:00,[],None
822,https://github.com/ethansepa/Computer-Architecture.git,2021-11-17 03:57:16+00:00,Labs for EE 469,0,ethansepa/Computer-Architecture,428901458,SystemVerilog,Computer-Architecture,49,0,2021-11-17 04:38:29+00:00,[],None
823,https://github.com/jonathanbutaye/Assignment4.git,2021-11-22 10:47:41+00:00,,0,jonathanbutaye/Assignment4,430667033,SystemVerilog,Assignment4,42,0,2021-11-23 22:21:13+00:00,[],None
824,https://github.com/Alexandra182/harvard-cpu.git,2021-12-09 21:17:44+00:00,Simple implementation of a Harvard architecture CPU in System Verilog. ,0,Alexandra182/harvard-cpu,436763998,SystemVerilog,harvard-cpu,8,0,2021-12-09 21:40:37+00:00,[],None
825,https://github.com/ariel-brock/sim_1_logic_systems.git,2021-12-13 15:02:47+00:00,logic sim,0,ariel-brock/sim_1_logic_systems,437916796,SystemVerilog,sim_1_logic_systems,33,0,2021-12-19 21:37:47+00:00,[],None
826,https://github.com/xmenji/Motion-Estimator-ENGR850.git,2021-11-11 21:53:55+00:00,"Motion Estimator project for ENGR 850 (code is from server: ""Motion Estimator example 2""",0,xmenji/Motion-Estimator-ENGR850,427153903,SystemVerilog,Motion-Estimator-ENGR850,37,0,2021-12-14 02:42:13+00:00,[],None
827,https://github.com/Hasith09/G5_Memory_Controller.git,2021-10-30 05:34:07+00:00,,0,Hasith09/G5_Memory_Controller,422793692,SystemVerilog,G5_Memory_Controller,112,0,2021-12-01 16:56:04+00:00,[],None
828,https://github.com/IgnacioCarazo/TallerDD.git,2021-08-22 15:20:52+00:00,,0,IgnacioCarazo/TallerDD,398831826,SystemVerilog,TallerDD,56174,0,2021-11-25 15:40:48+00:00,[],None
829,https://github.com/mrdiogodias/i2c_master.git,2021-11-03 15:07:45+00:00,,0,mrdiogodias/i2c_master,424271627,SystemVerilog,i2c_master,17,0,2021-12-09 14:12:34+00:00,[],None
830,https://github.com/ShichenQiao/ECE551_FA2021_Knights_Tour.git,2021-11-30 04:15:24+00:00,Final project repo of ECE551 in Fall 2021 at UW Madison. Owned by Team Doraemon.,0,ShichenQiao/ECE551_FA2021_Knights_Tour,433289828,SystemVerilog,ECE551_FA2021_Knights_Tour,42755,0,2023-04-25 20:08:48+00:00,[],None
831,https://github.com/myreliavilla/4-bit-Barrel-Shifter-using-2x1-Mux-behavioral-model-.git,2021-11-21 19:39:17+00:00,Synthesize and develop Barrel Shifter,0,myreliavilla/4-bit-Barrel-Shifter-using-2x1-Mux-behavioral-model-,430462851,SystemVerilog,4-bit-Barrel-Shifter-using-2x1-Mux-behavioral-model-,2,0,2021-11-21 19:40:03+00:00,[],None
832,https://github.com/hysun00/Reconfigurable-CNN-Engine.git,2021-11-18 04:08:58+00:00,,0,hysun00/Reconfigurable-CNN-Engine,429291992,SystemVerilog,Reconfigurable-CNN-Engine,11,0,2021-11-19 03:18:14+00:00,[],None
833,https://github.com/codery12321/ECE270.git,2021-12-01 20:13:10+00:00,Fall 2021 ECE 270 Introduction to Digital Systems at Purdue University,0,codery12321/ECE270,433970874,SystemVerilog,ECE270,28872,0,2023-01-12 01:08:37+00:00,[],None
834,https://github.com/boris-98/fvh_test.git,2021-11-26 19:22:32+00:00,,0,boris-98/fvh_test,432280602,SystemVerilog,fvh_test,4,0,2021-12-15 22:21:32+00:00,[],None
835,https://github.com/nguyenquanicd/Python4RTLDesigner.git,2021-09-05 06:39:20+00:00,The scripts are developed for RTL or logic designer.,0,nguyenquanicd/Python4RTLDesigner,403235010,SystemVerilog,Python4RTLDesigner,8,0,2021-09-06 11:46:16+00:00,[],None
836,https://github.com/Kare-Benjamin/UVM_Practice.git,2021-09-25 11:09:10+00:00,Practice with UVM,0,Kare-Benjamin/UVM_Practice,410250760,SystemVerilog,UVM_Practice,15,0,2021-09-29 14:02:28+00:00,[],https://api.github.com/licenses/mit
837,https://github.com/Datum-Technology-Corporation/uvm.git,2021-10-06 00:11:07+00:00,Moore.io UVM Distribution,0,Datum-Technology-Corporation/uvm,414016680,SystemVerilog,uvm,10459,0,2021-10-06 02:30:16+00:00,[],
838,https://github.com/David-Solorzano/Quiz-UVM.git,2021-10-09 05:02:17+00:00,,0,David-Solorzano/Quiz-UVM,415207165,SystemVerilog,Quiz-UVM,47,0,2021-10-12 20:06:19+00:00,[],None
839,https://github.com/cpuex2021-1/core.git,2021-10-07 04:16:28+00:00,,0,cpuex2021-1/core,414457757,SystemVerilog,core,631,0,2022-10-11 02:30:51+00:00,[],None
840,https://github.com/StudentKevinOrbie/CPAEP_project.git,2021-11-20 04:00:41+00:00,,0,StudentKevinOrbie/CPAEP_project,430003247,SystemVerilog,CPAEP_project,133,0,2023-12-02 19:15:11+00:00,[],None
841,https://github.com/infiWang/MIMA.git,2021-09-09 14:00:18+00:00,MIMA „Äú Reincarnation of Minisys In Modern Age,0,infiWang/MIMA,404743511,SystemVerilog,MIMA,121,0,2022-06-20 05:11:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
842,https://github.com/Pablopabota/Proyecto1_Verificacion.git,2021-09-06 04:35:28+00:00,,0,Pablopabota/Proyecto1_Verificacion,403486052,SystemVerilog,Proyecto1_Verificacion,231,0,2021-09-27 03:00:19+00:00,[],None
843,https://github.com/JoaoPedroSousaC/PSD.git,2021-09-29 16:58:26+00:00,Projetos das aulas de Projetos de Sistemas Digitais,0,JoaoPedroSousaC/PSD,411759143,SystemVerilog,PSD,3,0,2021-09-29 17:12:19+00:00,[],None
844,https://github.com/cpu-ex/core.git,2021-10-05 06:53:20+00:00,A risc-v CPU,0,cpu-ex/core,413706486,SystemVerilog,core,321,0,2022-06-19 10:10:56+00:00,[],None
845,https://github.com/ChangQingAAS/Digital_Lab.git,2021-10-30 00:19:00+00:00,Digital Design Lab in TJU,0,ChangQingAAS/Digital_Lab,422744889,SystemVerilog,Digital_Lab,46,0,2021-12-26 14:20:26+00:00,[],None
846,https://github.com/VSHEV92/AXI_Lite_UVM_Agent.git,2021-10-29 16:32:58+00:00,UVM –∞–≥–µ–Ω—Ç –¥–ª—è –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ IP-—è–¥–µ—Ä —Å AXI-Lite –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–æ–º,0,VSHEV92/AXI_Lite_UVM_Agent,422644793,SystemVerilog,AXI_Lite_UVM_Agent,5382,0,2021-11-26 08:49:40+00:00,[],None
847,https://github.com/chriswebbb/Testing_Circuits_Using_SystemVerilog.git,2021-10-27 12:37:51+00:00,,0,chriswebbb/Testing_Circuits_Using_SystemVerilog,421812287,SystemVerilog,Testing_Circuits_Using_SystemVerilog,12325,0,2021-10-27 22:39:57+00:00,[],None
848,https://github.com/AndrewJones-PSU/MA7Debug7SD.git,2021-10-30 23:46:43+00:00,Simple interface + example implementation of a debug interface for the seven segment display on the Mimas A7 Development Board,0,AndrewJones-PSU/MA7Debug7SD,423013874,SystemVerilog,MA7Debug7SD,7,0,2021-10-30 23:48:09+00:00,[],https://api.github.com/licenses/mit
849,https://github.com/AminSlamang/EEE3095S_Practical_6.git,2021-10-31 14:54:58+00:00,,0,AminSlamang/EEE3095S_Practical_6,423177151,SystemVerilog,EEE3095S_Practical_6,8,0,2021-11-05 21:19:18+00:00,[],None
850,https://github.com/kitune-san/KF8237.git,2021-09-04 13:47:09+00:00,8237A-like programmable dma controller written in SystemVerilog ,0,kitune-san/KF8237,403067793,SystemVerilog,KF8237,122,0,2022-06-23 12:43:02+00:00,"['8237', '8237a', 'dma', 'pc', 'systemverilog', 'fpga']",https://api.github.com/licenses/mit
851,https://github.com/LP0914/test.git,2021-09-21 15:35:19+00:00,ÊµãËØï,0,LP0914/test,408876696,SystemVerilog,test,1,0,2021-09-21 16:08:08+00:00,[],None
852,https://github.com/MichaelAstahov/EthDDR.git,2021-09-21 16:23:48+00:00,,0,MichaelAstahov/EthDDR,408892442,SystemVerilog,EthDDR,73423,0,2023-03-11 14:02:26+00:00,[],None
853,https://github.com/TaikunZhang/CPUonFPGA.git,2021-09-28 21:16:12+00:00,,0,TaikunZhang/CPUonFPGA,411440828,SystemVerilog,CPUonFPGA,40,0,2021-11-14 03:57:22+00:00,[],None
854,https://github.com/TyKeeling/hardware-sha256.git,2021-09-28 00:11:42+00:00,systemverilog implementation of sha256 algorithm,0,TyKeeling/hardware-sha256,411080817,SystemVerilog,hardware-sha256,2768,0,2021-09-29 04:50:01+00:00,[],None
855,https://github.com/animesh0123/My_project_Dual_port_mem.git,2021-11-05 12:31:45+00:00,I have written design in Verilog-HDL and verify the design using testbench ,0,animesh0123/My_project_Dual_port_mem,424941418,SystemVerilog,My_project_Dual_port_mem,243,0,2021-11-05 12:32:45+00:00,[],https://api.github.com/licenses/mit
856,https://github.com/MinotiKarkhanis/ECE-571-Intro-to-System-Verilog.git,2021-11-25 02:29:53+00:00,,0,MinotiKarkhanis/ECE-571-Intro-to-System-Verilog,431690210,SystemVerilog,ECE-571-Intro-to-System-Verilog,1905,0,2021-11-25 03:56:14+00:00,[],None
857,https://github.com/danielmergy/MIPS.git,2021-11-30 13:14:46+00:00,Single Cycle MIPS processor in SystemVerilog,0,danielmergy/MIPS,433436928,SystemVerilog,MIPS,6,0,2022-01-15 20:38:09+00:00,[],None
858,https://github.com/feiyuy/ECE260A.git,2021-12-03 01:54:45+00:00,ECE 260A Lab3 Verilog Code,0,feiyuy/ECE260A,434434097,SystemVerilog,ECE260A,1481,0,2021-12-11 23:20:11+00:00,[],None
859,https://github.com/nshcat/risc-v-wb.git,2021-12-10 15:10:34+00:00,Non-pipelined RISC-V SoC using the wishbone bus,0,nshcat/risc-v-wb,437020221,SystemVerilog,risc-v-wb,116,0,2022-01-10 21:04:01+00:00,[],https://api.github.com/licenses/mit
860,https://github.com/JohnFluke/MatrixProcessor.git,2021-12-09 23:19:10+00:00,System Verilog Matrix Processor,0,JohnFluke/MatrixProcessor,436789058,SystemVerilog,MatrixProcessor,9,0,2021-12-09 23:28:24+00:00,[],None
861,https://github.com/BenjiPugh/FPGA-Matrix-Accelerator.git,2021-12-06 22:16:33+00:00,,0,BenjiPugh/FPGA-Matrix-Accelerator,435664560,SystemVerilog,FPGA-Matrix-Accelerator,528,0,2021-12-21 06:01:09+00:00,[],None
862,https://github.com/miguel100398/MIPS_multi-cycle_no_pipeline.git,2021-11-10 07:08:06+00:00,,0,miguel100398/MIPS_multi-cycle_no_pipeline,426519323,SystemVerilog,MIPS_multi-cycle_no_pipeline,70,0,2021-11-22 08:07:44+00:00,[],https://api.github.com/licenses/apache-2.0
863,https://github.com/easymoneysnip/555Project.git,2021-11-23 18:03:44+00:00,,0,easymoneysnip/555Project,431204245,SystemVerilog,555Project,3,0,2021-11-23 18:19:16+00:00,[],None
864,https://github.com/nature1216/SchoolSeatingSystem.git,2021-11-25 06:07:42+00:00,,0,nature1216/SchoolSeatingSystem,431732985,SystemVerilog,SchoolSeatingSystem,33,0,2021-12-06 11:34:23+00:00,[],None
865,https://github.com/yonitm/Board-Game-4x4.git,2021-10-08 11:57:49+00:00,,0,yonitm/Board-Game-4x4,414968722,SystemVerilog,Board-Game-4x4,90,0,2021-10-14 06:32:05+00:00,[],None
866,https://github.com/RobertCrist/Frogger-on-FBGA.git,2021-10-13 06:58:05+00:00,The classic arcade game of Frogger implented on an FPGA board using system verilog,0,RobertCrist/Frogger-on-FBGA,416623950,SystemVerilog,Frogger-on-FBGA,187,0,2021-10-13 07:14:07+00:00,[],None
867,https://github.com/akseltorgerson/ECE554-MP6-FPGA.git,2021-10-07 17:36:17+00:00,Synthesized design and software testing,1,akseltorgerson/ECE554-MP6-FPGA,414699500,SystemVerilog,ECE554-MP6-FPGA,687,0,2021-10-07 17:37:45+00:00,[],None
868,https://github.com/MacPCH/Proyecto_2_VFCI.git,2021-10-08 05:01:44+00:00,"Segundo proyecto escrito en systemverilog para el curso de verificacion funcional de circuitos integrados del Instituto Tecnol√≥gico de Costa Rica, orientfada en el testeo de un DUT (router de 16 canales con una fifo conectada en cada puerto), la prueba corre en EDA Playground pero se puede correr en otros sitios como VCS",0,MacPCH/Proyecto_2_VFCI,414852045,SystemVerilog,Proyecto_2_VFCI,151,0,2021-11-24 00:52:19+00:00,[],https://api.github.com/licenses/gpl-3.0
869,https://github.com/joannj35/super-mario-brick-breaker.git,2021-12-15 18:04:25+00:00,Electrical Engineering Laboratory project (FPGA),0,joannj35/super-mario-brick-breaker,438726247,SystemVerilog,super-mario-brick-breaker,7722,0,2023-08-19 16:17:28+00:00,[],None
870,https://github.com/panther03/N64-GC-FPGA.git,2021-12-17 05:19:06+00:00,,0,panther03/N64-GC-FPGA,439218873,SystemVerilog,N64-GC-FPGA,166,0,2022-08-30 00:56:45+00:00,[],None
871,https://github.com/TavidTerzian/Calculator.git,2021-12-22 22:35:05+00:00,,0,TavidTerzian/Calculator,441000356,SystemVerilog,Calculator,60,0,2022-01-30 00:41:51+00:00,[],None
872,https://github.com/omersrms/System-verilog.git,2021-12-18 19:41:54+00:00,,0,omersrms/System-verilog,439700631,SystemVerilog,System-verilog,4343,0,2021-12-18 20:04:06+00:00,[],None
