Timing Analyzer report for distance
Mon Jun 17 13:18:03 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk'
 13. Slow 1200mV 100C Model Hold: 'clk'
 14. Slow 1200mV 100C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'clk'
 22. Slow 1200mV -40C Model Hold: 'clk'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'clk'
 30. Fast 1200mV -40C Model Hold: 'clk'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 100c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; distance                                                ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX75CF23I7                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;   8.8%      ;
;     Processor 4            ;   8.0%      ;
;     Processors 5-6         ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 101.28 MHz ; 101.28 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -8.874 ; -2577.544           ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.298 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -1502.330                         ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.874 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]       ; clk          ; clk         ; 1.000        ; -0.043     ; 9.829      ;
; -8.874 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]       ; clk          ; clk         ; 1.000        ; -0.043     ; 9.829      ;
; -8.874 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]       ; clk          ; clk         ; 1.000        ; -0.043     ; 9.829      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.763 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.656      ;
; -8.731 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61] ; clk          ; clk         ; 1.000        ; -0.041     ; 9.688      ;
; -8.731 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62] ; clk          ; clk         ; 1.000        ; -0.041     ; 9.688      ;
; -8.731 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63] ; clk          ; clk         ; 1.000        ; -0.041     ; 9.688      ;
; -8.731 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64] ; clk          ; clk         ; 1.000        ; -0.041     ; 9.688      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.727 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.620      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.700 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.593      ;
; -8.693 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.398     ; 9.293      ;
; -8.678 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]       ; clk          ; clk         ; 1.000        ; -0.044     ; 9.632      ;
; -8.678 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]       ; clk          ; clk         ; 1.000        ; -0.044     ; 9.632      ;
; -8.678 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]       ; clk          ; clk         ; 1.000        ; -0.044     ; 9.632      ;
; -8.678 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]       ; clk          ; clk         ; 1.000        ; -0.044     ; 9.632      ;
; -8.678 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]       ; clk          ; clk         ; 1.000        ; -0.044     ; 9.632      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.624 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.517      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.581 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.138     ; 9.441      ;
; -8.536 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[65] ; clk          ; clk         ; 1.000        ; -0.040     ; 9.494      ;
; -8.536 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66] ; clk          ; clk         ; 1.000        ; -0.040     ; 9.494      ;
; -8.536 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[67] ; clk          ; clk         ; 1.000        ; -0.040     ; 9.494      ;
; -8.536 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[68] ; clk          ; clk         ; 1.000        ; -0.040     ; 9.494      ;
; -8.532 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[29]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.500     ; 9.030      ;
; -8.453 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.386      ;
; -8.453 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.386      ;
; -8.453 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.386      ;
; -8.453 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.386      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[51] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[52] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[54] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[55] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[56] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[57] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.450 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[58] ; clk          ; clk         ; 1.000        ; -0.143     ; 9.305      ;
; -8.402 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.335      ;
; -8.402 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.335      ;
; -8.402 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.335      ;
; -8.402 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.335      ;
; -8.394 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.092     ; 9.300      ;
; -8.394 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.092     ; 9.300      ;
; -8.382 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70] ; clk          ; clk         ; 1.000        ; -0.477     ; 8.903      ;
; -8.377 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.310      ;
; -8.377 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.310      ;
; -8.377 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.310      ;
; -8.377 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.310      ;
; -8.362 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[23]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.478     ; 8.882      ;
; -8.362 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[23]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.478     ; 8.882      ;
; -8.346 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70] ; clk          ; clk         ; 1.000        ; -0.477     ; 8.867      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.343 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.106     ; 9.235      ;
; -8.342 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[20]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.513     ; 8.827      ;
; -8.342 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[20]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.513     ; 8.827      ;
; -8.339 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[30]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.259      ;
; -8.329 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[31]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.500     ; 8.827      ;
; -8.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[41] ; clk          ; clk         ; 1.000        ; -0.028     ; 9.293      ;
; -8.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[43] ; clk          ; clk         ; 1.000        ; -0.028     ; 9.293      ;
; -8.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[44] ; clk          ; clk         ; 1.000        ; -0.028     ; 9.293      ;
; -8.319 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70] ; clk          ; clk         ; 1.000        ; -0.477     ; 8.840      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.474      ; 0.995      ;
; 0.307 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[86]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 0.980      ;
; 0.313 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[3]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.984      ;
; 0.315 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 0.985      ;
; 0.317 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[9]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.446      ; 0.986      ;
; 0.317 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[25]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 0.998      ;
; 0.317 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[31]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 0.998      ;
; 0.318 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 0.988      ;
; 0.319 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[14]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.990      ;
; 0.320 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.991      ;
; 0.320 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.991      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.474      ; 1.020      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.994      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.994      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[30]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 1.004      ;
; 0.325 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 0.995      ;
; 0.325 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 0.998      ;
; 0.327 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 0.998      ;
; 0.328 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 0.998      ;
; 0.328 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.443      ; 0.994      ;
; 0.331 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.002      ;
; 0.332 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.459      ; 1.014      ;
; 0.332 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[27]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 1.013      ;
; 0.332 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[29]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 1.013      ;
; 0.332 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.454      ; 1.009      ;
; 0.333 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.004      ;
; 0.333 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.455      ; 1.011      ;
; 0.334 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[0]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.997      ;
; 0.336 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.459      ; 1.018      ;
; 0.336 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[3]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 0.999      ;
; 0.337 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[9]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.010      ;
; 0.340 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[2]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.003      ;
; 0.341 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.011      ;
; 0.341 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[21]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.011      ;
; 0.341 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.012      ;
; 0.346 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[16]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.017      ;
; 0.347 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.017      ;
; 0.347 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.018      ;
; 0.347 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[7]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.446      ; 1.016      ;
; 0.348 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[11]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.446      ; 1.017      ;
; 0.349 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.019      ;
; 0.350 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.020      ;
; 0.351 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.021      ;
; 0.352 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.459      ; 1.034      ;
; 0.352 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.448      ; 1.023      ;
; 0.355 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[6]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.459      ; 1.037      ;
; 0.355 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.474      ; 1.052      ;
; 0.357 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[24]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.458      ; 1.038      ;
; 0.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.444      ; 1.024      ;
; 0.358 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[1]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.440      ; 1.021      ;
; 0.358 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[172]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.454      ; 1.035      ;
; 0.358 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.026      ;
; 0.362 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.452      ; 1.037      ;
; 0.362 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.454      ; 1.039      ;
; 0.364 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.037      ;
; 0.374 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.447      ; 1.044      ;
; 0.379 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.446      ; 1.048      ;
; 0.403 ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.084      ; 0.674      ;
; 0.422 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[39]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[63]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 0.693      ;
; 0.423 ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.694      ;
; 0.423 ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.694      ;
; 0.424 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[96]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[150]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 0.695      ;
; 0.424 ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[7]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.695      ;
; 0.424 ; grid_division:grid_divisionEx01|valid_in_r0[0]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.695      ;
; 0.425 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[132]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[107]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                               ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[144]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[31]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[98]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[122]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[151]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                          ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[59]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[83]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24]                                                                                    ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]                                                                                     ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.696      ;
; 0.425 ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.085      ; 0.696      ;
; 0.426 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[180]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[153]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[177]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[55]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[79]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[62]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[14]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[38]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[12]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[10]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[34]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.695      ;
; 0.427 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[179]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[24]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[48]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[56]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[37]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[61]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[11]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[35]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
; 0.427 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[82]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.083      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 117.45 MHz ; 117.45 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -7.514 ; -2187.218           ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.295 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -1491.777                         ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.514 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.490      ;
; -7.514 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.490      ;
; -7.514 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.490      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.445 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.354      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.440 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.349      ;
; -7.386 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61] ; clk          ; clk         ; 1.000        ; -0.024     ; 8.362      ;
; -7.386 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62] ; clk          ; clk         ; 1.000        ; -0.024     ; 8.362      ;
; -7.386 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63] ; clk          ; clk         ; 1.000        ; -0.024     ; 8.362      ;
; -7.386 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64] ; clk          ; clk         ; 1.000        ; -0.024     ; 8.362      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.372 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.281      ;
; -7.342 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.338     ; 8.004      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.333 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.091     ; 8.242      ;
; -7.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.299      ;
; -7.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.299      ;
; -7.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.299      ;
; -7.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.299      ;
; -7.323 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]       ; clk          ; clk         ; 1.000        ; -0.024     ; 8.299      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.270 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.124     ; 8.146      ;
; -7.243 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[29]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.448     ; 7.795      ;
; -7.196 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[65] ; clk          ; clk         ; 1.000        ; -0.023     ; 8.173      ;
; -7.196 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66] ; clk          ; clk         ; 1.000        ; -0.023     ; 8.173      ;
; -7.196 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[67] ; clk          ; clk         ; 1.000        ; -0.023     ; 8.173      ;
; -7.196 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[68] ; clk          ; clk         ; 1.000        ; -0.023     ; 8.173      ;
; -7.183 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.128      ;
; -7.183 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.128      ;
; -7.183 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.128      ;
; -7.183 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.128      ;
; -7.159 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.104      ;
; -7.159 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.104      ;
; -7.159 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.104      ;
; -7.159 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.104      ;
; -7.122 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.067      ;
; -7.122 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.067      ;
; -7.122 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.067      ;
; -7.122 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[14]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.067      ;
; -7.089 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 8.011      ;
; -7.089 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.078     ; 8.011      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[51] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[52] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[54] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[55] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[56] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[57] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.084 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[58] ; clk          ; clk         ; 1.000        ; -0.125     ; 7.959      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71] ; clk          ; clk         ; 1.000        ; -0.092     ; 7.987      ;
; -7.079 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[31]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.448     ; 7.631      ;
; -7.076 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70] ; clk          ; clk         ; 1.000        ; -0.423     ; 7.653      ;
; -7.073 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[23]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.423     ; 7.650      ;
; -7.073 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[23]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.423     ; 7.650      ;
; -7.071 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70] ; clk          ; clk         ; 1.000        ; -0.423     ; 7.648      ;
; -7.056 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[30]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42] ; clk          ; clk         ; 1.000        ; -0.068     ; 7.988      ;
; -7.028 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[20]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31] ; clk          ; clk         ; 1.000        ; -0.457     ; 7.571      ;
; -7.028 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[20]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[32] ; clk          ; clk         ; 1.000        ; -0.457     ; 7.571      ;
; -7.027 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[13]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 7.972      ;
; -7.027 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[13]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22] ; clk          ; clk         ; 1.000        ; -0.055     ; 7.972      ;
; -7.027 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[13]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24] ; clk          ; clk         ; 1.000        ; -0.055     ; 7.972      ;
; -7.027 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[13]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26] ; clk          ; clk         ; 1.000        ; -0.055     ; 7.972      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.295 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.407      ; 0.897      ;
; 0.314 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[25]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.901      ;
; 0.315 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[86]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.896      ;
; 0.322 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[3]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.900      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.900      ;
; 0.323 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[31]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.910      ;
; 0.325 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.407      ; 0.927      ;
; 0.325 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.906      ;
; 0.326 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.381      ; 0.902      ;
; 0.327 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[9]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.904      ;
; 0.327 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[30]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.914      ;
; 0.329 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.906      ;
; 0.330 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.908      ;
; 0.330 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.908      ;
; 0.331 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[14]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.909      ;
; 0.332 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.910      ;
; 0.332 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.910      ;
; 0.332 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.574      ;
; 0.333 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.911      ;
; 0.333 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[27]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.920      ;
; 0.333 ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.574      ;
; 0.333 ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.574      ;
; 0.333 ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.574      ;
; 0.333 ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.574      ;
; 0.334 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.911      ;
; 0.334 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.912      ;
; 0.336 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.393      ; 0.924      ;
; 0.337 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.915      ;
; 0.337 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[29]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 0.922      ;
; 0.338 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.915      ;
; 0.339 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[16]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.917      ;
; 0.341 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.393      ; 0.929      ;
; 0.341 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[0]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.377      ; 0.913      ;
; 0.342 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.388      ; 0.925      ;
; 0.342 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[9]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.923      ;
; 0.343 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.921      ;
; 0.346 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[3]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.377      ; 0.918      ;
; 0.349 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[2]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.377      ; 0.921      ;
; 0.350 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.927      ;
; 0.351 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[21]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.928      ;
; 0.351 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.928      ;
; 0.352 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.393      ; 0.940      ;
; 0.352 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[6]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.393      ; 0.940      ;
; 0.353 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.407      ; 0.955      ;
; 0.353 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[11]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.930      ;
; 0.356 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[24]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.392      ; 0.943      ;
; 0.357 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.934      ;
; 0.357 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.935      ;
; 0.357 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[7]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.934      ;
; 0.358 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.935      ;
; 0.359 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.383      ; 0.937      ;
; 0.359 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.935      ;
; 0.360 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.382      ; 0.937      ;
; 0.361 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.938      ;
; 0.362 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[1]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.377      ; 0.934      ;
; 0.362 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[172]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 0.947      ;
; 0.364 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.390      ; 0.949      ;
; 0.366 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.387      ; 0.948      ;
; 0.366 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.386      ; 0.947      ;
; 0.376 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.953      ;
; 0.378 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[39]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[63]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.620      ;
; 0.379 ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.621      ;
; 0.379 ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.621      ;
; 0.379 ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.621      ;
; 0.380 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[132]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.621      ;
; 0.380 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[96]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.620      ;
; 0.380 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[31]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.621      ;
; 0.380 ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[7]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.622      ;
; 0.380 ; grid_division:grid_divisionEx01|valid_in_r0[0]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.622      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[180]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.622      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[107]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                               ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[144]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[55]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[79]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.622      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[98]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[122]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.382      ; 0.958      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[150]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.622      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                          ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[59]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[83]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24]                                                                                    ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]                                                                                     ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.621      ;
; 0.381 ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.623      ;
; 0.381 ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.623      ;
; 0.382 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[153]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[177]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.623      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[151]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.623      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[62]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[14]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[38]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[12]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.382 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[10]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[34]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.622      ;
; 0.383 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[179]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.623      ;
; 0.383 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[56]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.624      ;
; 0.383 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[82]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.623      ;
; 0.384 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[24]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[48]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.624      ;
; 0.384 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[37]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[61]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.624      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -3.631 ; -812.296            ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.099 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -893.718                          ;
+-------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.631 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.577      ;
; -3.631 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.577      ;
; -3.631 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.577      ;
; -3.591 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]     ; clk          ; clk         ; 1.000        ; -0.044     ; 4.535      ;
; -3.591 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]     ; clk          ; clk         ; 1.000        ; -0.044     ; 4.535      ;
; -3.591 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]     ; clk          ; clk         ; 1.000        ; -0.044     ; 4.535      ;
; -3.591 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]     ; clk          ; clk         ; 1.000        ; -0.044     ; 4.535      ;
; -3.554 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.500      ;
; -3.554 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.500      ;
; -3.554 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.500      ;
; -3.554 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.500      ;
; -3.554 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]           ; clk          ; clk         ; 1.000        ; -0.042     ; 4.500      ;
; -3.515 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[65]     ; clk          ; clk         ; 1.000        ; -0.043     ; 4.460      ;
; -3.515 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[66]     ; clk          ; clk         ; 1.000        ; -0.043     ; 4.460      ;
; -3.515 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[67]     ; clk          ; clk         ; 1.000        ; -0.043     ; 4.460      ;
; -3.515 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[68]     ; clk          ; clk         ; 1.000        ; -0.043     ; 4.460      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.498 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.435      ;
; -3.489 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]     ; clk          ; clk         ; 1.000        ; -0.198     ; 4.279      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.465 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.402      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.432 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.369      ;
; -3.382 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[169]       ; clk          ; clk         ; 1.000        ; -0.030     ; 4.340      ;
; -3.379 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a3 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70]           ; clk          ; clk         ; 1.000        ; -0.030     ; 4.337      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.375 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]     ; clk          ; clk         ; 1.000        ; -0.051     ; 4.312      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[51]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[52]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[54]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[55]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[56]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[57]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.357 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[58]     ; clk          ; clk         ; 1.000        ; -0.068     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[78]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[77]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[76]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[75]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[74]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[73]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[72]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.355 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[71]     ; clk          ; clk         ; 1.000        ; -0.066     ; 4.277      ;
; -3.346 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70]     ; clk          ; clk         ; 1.000        ; -0.221     ; 4.113      ;
; -3.346 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[29]                                                                                      ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]     ; clk          ; clk         ; 1.000        ; -0.228     ; 4.106      ;
; -3.345 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[60]     ; clk          ; clk         ; 1.000        ; -0.030     ; 4.303      ;
; -3.320 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[41]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.279      ;
; -3.320 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[43]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.279      ;
; -3.320 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[44]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.279      ;
; -3.313 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70]     ; clk          ; clk         ; 1.000        ; -0.221     ; 4.080      ;
; -3.308 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[50]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[61]     ; clk          ; clk         ; 1.000        ; 0.074      ; 4.370      ;
; -3.308 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[50]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]     ; clk          ; clk         ; 1.000        ; 0.074      ; 4.370      ;
; -3.308 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[50]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[63]     ; clk          ; clk         ; 1.000        ; 0.074      ; 4.370      ;
; -3.308 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[50]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[64]     ; clk          ; clk         ; 1.000        ; 0.074      ; 4.370      ;
; -3.297 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]     ; clk          ; clk         ; 1.000        ; -0.010     ; 4.275      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[51]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[52]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[54]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[55]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[56]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[57]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.296 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[58]     ; clk          ; clk         ; 1.000        ; 0.127      ; 4.411      ;
; -3.294 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.253      ;
; -3.294 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[22]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.253      ;
; -3.294 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[24]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.253      ;
; -3.294 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[12]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[26]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.253      ;
; -3.291 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_3vp:auto_generated|altsyncram_se81:altsyncram2|ram_block3a0 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[148] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.236      ;
; -3.280 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[62]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[70]     ; clk          ; clk         ; 1.000        ; -0.221     ; 4.047      ;
; -3.275 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[30]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]     ; clk          ; clk         ; 1.000        ; -0.037     ; 4.226      ;
; -3.267 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[45]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.226      ;
; -3.267 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[46]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.226      ;
; -3.267 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[47]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.226      ;
; -3.267 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a3  ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[48]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.226      ;
; -3.266 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[50]     ; clk          ; clk         ; 1.000        ; -0.225     ; 4.029      ;
; -3.265 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[11]                                                                                            ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[21]     ; clk          ; clk         ; 1.000        ; -0.029     ; 4.224      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.099 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.241      ; 0.441      ;
; 0.109 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.241      ; 0.451      ;
; 0.115 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.224      ; 0.440      ;
; 0.115 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[86]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.440      ;
; 0.116 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[25]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.449      ;
; 0.116 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[31]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.449      ;
; 0.119 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[30]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.452      ;
; 0.120 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[5]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.233      ; 0.454      ;
; 0.121 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.442      ;
; 0.121 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[3]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.442      ;
; 0.121 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.241      ; 0.463      ;
; 0.123 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.444      ;
; 0.123 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[9]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.444      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[4]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.233      ; 0.458      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[1]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.445      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[14]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.445      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.445      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[27]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.457      ;
; 0.124 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[29]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.457      ;
; 0.124 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.449      ;
; 0.125 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.446      ;
; 0.125 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.446      ;
; 0.126 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[20]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.447      ;
; 0.127 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[9]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.452      ;
; 0.128 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[6]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.233      ; 0.462      ;
; 0.128 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.449      ;
; 0.128 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.449      ;
; 0.129 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[18]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.450      ;
; 0.130 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.451      ;
; 0.130 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[23]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.451      ;
; 0.130 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.222      ; 0.453      ;
; 0.130 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.461      ;
; 0.131 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[2]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.233      ; 0.465      ;
; 0.131 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[22]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.452      ;
; 0.132 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[21]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.453      ;
; 0.133 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[15]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.454      ;
; 0.133 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[16]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.454      ;
; 0.134 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.455      ;
; 0.134 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[0]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.453      ;
; 0.134 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[24]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.232      ; 0.467      ;
; 0.135 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[7]                                                                                                                                                                                                                ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.456      ;
; 0.135 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[11]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.456      ;
; 0.136 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[13]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.457      ;
; 0.136 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[0]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.457      ;
; 0.136 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[3]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.455      ;
; 0.136 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                       ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.461      ;
; 0.138 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[17]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.459      ;
; 0.138 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.459      ;
; 0.138 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[2]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.457      ;
; 0.138 ; grid_division:grid_divisionEx01|tannis1_left_wrdata[8]                                                                                                                                                                                                                ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.226      ; 0.465      ;
; 0.140 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[172]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.471      ;
; 0.140 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.465      ;
; 0.141 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                      ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.230      ; 0.472      ;
; 0.141 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|cntr_usf:cntr1|counter_reg_bit[0] ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4vp:auto_generated|altsyncram_te81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.464      ;
; 0.142 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[19]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.463      ;
; 0.142 ; grid_statistical:grid_statisticalEx01|tannis1_right_addr[1]                                                                                                                                                                                                           ; grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.461      ;
; 0.145 ; grid_division:grid_divisionEx01|tannis2_left_wrdata[12]                                                                                                                                                                                                               ; grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.220      ; 0.466      ;
; 0.172 ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[3]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.172 ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[0]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.296      ;
; 0.173 ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[5]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                           ; grid_statistical:grid_statisticalEx01|cs[6]                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                 ; grid_division:grid_divisionEx01|cs[0]                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.177 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[150]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[174]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.301      ;
; 0.177 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[39]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[63]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.301      ;
; 0.178 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[132]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[107]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                               ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[144]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[96]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[120]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[7]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[31]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[60]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[59]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[83]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[24]                                                                                    ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[33]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[6]                                                                                     ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFDenominator[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[7]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.301      ;
; 0.179 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[156]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[180]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[131]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[153]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[177]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[98]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[122]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[151]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[175]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.303      ;
; 0.179 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[62]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[31]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[14]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[38]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[12]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[36]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[10]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[34]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[6]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[3]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; grid_division:grid_divisionEx01|valid_in_r0[0]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.302      ;
; 0.180 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[155]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFQuotient[179]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[8]                                                                                 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[55]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[79]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                          ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[53]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[84]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[42]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[82]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFStage[40]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.180 ; grid_division:grid_divisionEx01|valid_in_r0[1]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[2]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.303      ;
; 0.181 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[24]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[48]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[32]                                                                                ; grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[56]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[37]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[61]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[11]                                                                                      ; grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|DFFNumerator[35]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; grid_division:grid_divisionEx01|valid_in_r0[4]                                                                                                                                                                                                                        ; grid_division:grid_divisionEx01|valid_in_r0[5]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.874    ; 0.099 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -8.874    ; 0.099 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -2577.544 ; 0.0   ; 0.0      ; 0.0     ; -1502.33            ;
;  clk             ; -2577.544 ; 0.000 ; N/A      ; N/A     ; -1502.330           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; target_valid    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_pos[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; target_gray[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; gray_in[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gray_in[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; zero_flag           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; degree_para[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wheel_fall          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; send_en             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; step_cnt[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; valid_in            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; distance_in[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; target_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_pos[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; target_pos[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; target_gray[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_gray[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_gray[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_gray[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_gray[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; target_gray[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.1e-09 V                    ; 2.58 V              ; -0.0544 V           ; 0.311 V                              ; 0.084 V                              ; 1.05e-10 s                  ; 2.03e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.1e-09 V                   ; 2.58 V             ; -0.0544 V          ; 0.311 V                             ; 0.084 V                             ; 1.05e-10 s                 ; 2.03e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-09 V                   ; 2.39 V              ; -0.0693 V           ; 0.141 V                              ; 0.097 V                              ; 2.77e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-09 V                  ; 2.39 V             ; -0.0693 V          ; 0.141 V                             ; 0.097 V                             ; 2.77e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; target_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; target_pos[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; target_gray[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.46e-07 V                   ; 2.35 V              ; -0.0216 V           ; 0.041 V                              ; 0.044 V                              ; 2.35e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.46e-07 V                  ; 2.35 V             ; -0.0216 V          ; 0.041 V                             ; 0.044 V                             ; 2.35e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-06 V                   ; 2.35 V              ; -0.00816 V          ; 0.1 V                                ; 0.012 V                              ; 4.51e-10 s                  ; 3.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-06 V                  ; 2.35 V             ; -0.00816 V         ; 0.1 V                               ; 0.012 V                             ; 4.51e-10 s                 ; 3.91e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; target_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_pos[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; target_pos[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_pos[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; target_gray[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_gray[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_gray[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_gray[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_gray[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; target_gray[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; target_gray[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.09e-09 V                   ; 3.33 V              ; -0.207 V            ; 0.732 V                              ; 0.246 V                              ; 7.99e-11 s                  ; 1.55e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.09e-09 V                  ; 3.33 V             ; -0.207 V           ; 0.732 V                             ; 0.246 V                             ; 7.99e-11 s                 ; 1.55e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.44e-09 V                   ; 2.77 V              ; -0.0664 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.44e-09 V                  ; 2.77 V             ; -0.0664 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.04e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 409616   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 409616   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 1001  ; 1001 ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; degree_para[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; send_en         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valid_in        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wheel_fall      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; zero_flag       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; target_pos[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_valid   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; degree_para[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; degree_para[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; distance_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; send_en         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; step_cnt[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valid_in        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wheel_fall      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; zero_flag       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; target_pos[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_pos[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; target_valid   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jun 17 13:18:00 2019
Info: Command: quartus_sta distance -c distance
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'distance.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.874           -2577.544 clk 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1502.330 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.514           -2187.218 clk 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1491.777 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.631            -812.296 clk 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -893.718 clk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Mon Jun 17 13:18:03 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


