# Chip map

![Full chip map](images/shuttle_map.svg){width=12cm}

```{=latex}
\pagebreak
```

![GDS render](images/full_gds.png){width=12cm}

```{=latex}
\pagebreak
```

![Logic density (local interconnect layer)](images/logic_density.png){width=12cm}

```{=latex}
\pagebreak
```
