v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49800 45800 1 270 0 asic-nmos-1.sym
{
T 50600 44400 5 8 0 0 270 0 1
device=NMOS_TRANSISTOR
T 50600 45000 5 10 1 1 270 0 1
refdes=M2
T 50400 45000 5 8 1 1 270 0 1
model-name=nch
T 50100 45000 5 8 1 0 270 0 1
w=0.5
T 49900 45000 5 8 1 0 270 0 1
l=0.25
}
C 48700 47300 1 0 0 INV1-1.sym
{
T 49100 47900 5 10 1 1 0 0 1
refdes=X1
T 49500 49000 5 10 0 1 0 0 1
device=INV1
T 49500 48800 5 10 0 0 0 0 1
model-name=INV1
T 49500 48000 5 10 0 0 0 0 1
symversion=1.0
T 49500 47300 5 10 0 0 0 0 1
footprint=none
T 48700 47300 5 10 0 0 0 0 1
source=CMOS_Inverter.net
}
C 41400 49500 1 0 0 spice-directive-1.sym
{
T 41500 49800 5 10 0 1 0 0 1
device=directive
T 41500 49900 5 10 1 1 0 0 1
refdes=A1
T 41500 49600 5 10 1 1 0 0 1
value=.INCLUDE CMOS_Inverter.net
}
C 41400 48600 1 0 0 spice-directive-1.sym
{
T 41500 48900 5 10 0 1 0 0 1
device=directive
T 41500 49000 5 10 1 1 0 0 1
refdes=A2
T 41500 48700 5 10 1 1 0 0 1
value=.GLOBAL Vdd Vss
}
C 41400 47600 1 0 0 spice-directive-1.sym
{
T 41500 47900 5 10 0 1 0 0 1
device=directive
T 41500 48000 5 10 1 1 0 0 1
refdes=A3
T 41500 47700 5 10 1 1 0 0 1
value=.PARAM SUPPLY=3v
}
C 41400 46500 1 0 0 spice-directive-1.sym
{
T 41500 46800 5 10 0 1 0 0 1
device=directive
T 41500 46900 5 10 1 1 0 0 1
refdes=A4
T 41400 45900 5 10 1 1 0 0 4
value=.options TEMP=25
.options SCALE=1u
.MODEL nch NMOS
.MODEL pch PMOS
}
T 45600 50200 9 20 1 0 0 0 1
Pass Transistors implementation of AND gate
C 47000 47200 1 270 0 asic-nmos-1.sym
{
T 47800 45800 5 8 0 0 270 0 1
device=NMOS_TRANSISTOR
T 47800 46400 5 10 1 1 270 0 1
refdes=M1
T 47600 46400 5 8 1 1 270 0 1
model-name=nch
T 47300 46400 5 8 1 0 270 0 1
w=0.5
T 47100 46400 5 8 1 0 270 0 1
l=0.25
}
N 47500 47200 47500 48400 4
{
T 47600 48400 5 10 1 1 0 0 1
netname=Vdd
}
N 47500 47600 48700 47600 4
N 49800 47600 50300 47600 4
N 50300 47600 50300 45800 4
N 48000 46600 51300 46600 4
{
T 51200 46700 5 10 1 1 0 0 1
netname=Vout
}
N 51300 46600 51300 45200 4
N 50800 45200 51300 45200 4
N 47500 46100 48200 46100 4
N 48200 46100 48200 46600 4
N 47500 46500 47500 46100 4
N 49500 44500 49500 45200 4
N 50300 44500 49500 44500 4
N 50300 45100 50300 44500 4
C 41300 42000 1 0 0 vdc-1.sym
{
T 42000 42850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 42000 43050 5 10 0 0 0 0 1
footprint=none
T 42000 42650 5 10 1 1 0 0 1
refdes=Vd
T 42000 42450 5 10 1 1 0 0 1
value='SUPPLY'
}
C 41500 41700 1 0 0 gnd-1.sym
C 43100 42000 1 0 0 vdc-1.sym
{
T 43800 42850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 43800 43050 5 10 0 0 0 0 1
footprint=none
T 43800 42650 5 10 1 1 0 0 1
refdes=Vs
T 43800 42450 5 10 1 1 0 0 1
value=0V
}
C 43300 41700 1 0 0 gnd-1.sym
N 43400 44000 43400 43200 4
{
T 43400 44000 5 10 1 1 0 0 1
netname=Vss
}
N 41600 44000 41600 43200 4
{
T 41600 44000 5 10 1 1 0 0 1
netname=Vdd
}
N 49000 45200 49800 45200 4
{
T 49000 45200 5 10 1 1 90 0 1
netname=Vss
}
N 46200 46600 47000 46600 4
{
T 46300 46800 5 10 1 1 180 0 1
netname=A
}
C 48600 42000 1 0 0 gnd-1.sym
N 48700 43500 48700 44100 4
{
T 48800 44000 5 10 1 1 0 0 1
netname=A
}
C 48400 42300 1 0 0 vdc-1.sym
{
T 49100 43150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49100 43350 5 10 0 0 0 0 1
footprint=none
T 49100 42950 5 10 1 1 0 0 1
refdes=VA
T 49100 42750 5 10 1 1 0 0 1
value='SUPPLY'
}
C 41400 44800 1 0 0 spice-directive-1.sym
{
T 41500 45100 5 10 0 1 0 0 1
device=directive
T 41500 45200 5 10 1 1 0 0 1
refdes=A5
T 41400 44900 5 10 1 1 0 0 1
value=.dc VA 0 'SUPPLY' 0.25
}
