$date
	Sun Oct 23 01:44:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#388434
b100 &
b100 %
1$
b100 !
1"
#388435
0"
#388438
b10 &
b10 %
#388442
b1 &
b1 %
1#
#388446
b0 &
0#
b0 %
0$
#1449103
b10001 !
1"
#1449106
b10001 &
b10001 %
1$
#1449107
0"
#1449110
b110100 &
b110100 %
#1449114
b11010 &
b11010 %
#1449118
b1101 &
b1101 %
#1449122
b101000 &
b101000 %
#1449126
b10100 &
b10100 %
#1449130
b1010 &
b1010 %
#1449134
b101 &
b101 %
#1449138
b10000 &
b10000 %
#1449142
b1000 &
b1000 %
#1449146
b100 &
b100 %
#1449150
b10 &
b10 %
#1449154
b1 &
b1 %
1#
#1449158
b0 &
0#
b0 %
0$
#2379350
b10 &
b10 %
1$
b10 !
1"
#2379351
0"
#2379354
b1 &
b1 %
1#
#2379358
b0 &
0#
b0 %
0$
#4500012
