

================================================================
== Vitis HLS Report for 'pu_kernel'
================================================================
* Date:           Wed Sep  3 20:05:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.332 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+------------+-----------+-----------+-----+------------+---------+
        |                                                      |                                           |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
        |                       Instance                       |                   Module                  |   min   |     max    |    min    |    max    | min |     max    |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+------------+-----------+-----------+-----+------------+---------+
        |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216  |pu_kernel_Pipeline_pu_save_stream_into_pu  |        6|           6|  24.000 ns|  24.000 ns|    6|           6|       no|
        |grp_pu_kernel_Pipeline_init_au_fu_244                 |pu_kernel_Pipeline_init_au                 |        2|  1073741825|   8.000 ns|  4.295 sec|    2|  1073741825|       no|
        |grp_dfm_fu_254                                        |dfm                                        |        ?|           ?|          ?|          ?|    ?|           ?|       no|
        |grp_pu_comp_fu_272                                    |pu_comp                                    |        2|  1073741830|   8.000 ns|  4.295 sec|    2|  1073741830|       no|
        |grp_au_merge_fu_281                                   |au_merge                                   |        1|  1073741841|   4.000 ns|  4.295 sec|    1|  1073741841|       no|
        +------------------------------------------------------+-------------------------------------------+---------+------------+-----------+-----------+-----+------------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_1  |       22|  6442451014|  11 ~ 3221225507|          -|          -|     2|        no|
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      191|    -|
|FIFO                 |        2|     -|      190|      156|    -|
|Instance             |        -|    26|     6376|     4519|    -|
|Memory               |       48|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      343|    -|
|Register             |        -|     -|      629|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       50|    26|     7195|     5209|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_au_merge_fu_281                                   |au_merge                                   |        0|  20|  5219|  3419|    0|
    |grp_dfm_fu_254                                        |dfm                                        |        0|   3|   624|   719|    0|
    |grp_pu_comp_fu_272                                    |pu_comp                                    |        0|   3|   250|   206|    0|
    |grp_pu_kernel_Pipeline_init_au_fu_244                 |pu_kernel_Pipeline_init_au                 |        0|   0|    18|    69|    0|
    |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216  |pu_kernel_Pipeline_pu_save_stream_into_pu  |        0|   0|   265|   106|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|  26|  6376|  4519|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |              Module             | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |AU0_U   |pu_kernel_AU0_RAM_AUTO_1R1W      |       16|  0|   0|    0|  61278|   32|     1|      1960896|
    |AU1_U   |pu_kernel_AU0_RAM_AUTO_1R1W      |       16|  0|   0|    0|  61278|   32|     1|      1960896|
    |Dbuf_U  |pu_kernel_Dbuf_RAM_2P_BRAM_1R1W  |       16|  0|   0|    0|  61278|   32|     1|      1960896|
    +--------+---------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                                 |       48|  0|   0|    0| 183834|   96|     3|      5882688|
    +--------+---------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+----+----+-----+-------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth | Bits| Size:D*B|
    +----------------+---------+----+----+-----+-------+-----+---------+
    |streamA_fifo_U  |        1|  95|   0|    -|  61278|   32|  1960896|
    |streamB_fifo_U  |        1|  95|   0|    -|  61278|   32|  1960896|
    +----------------+---------+----+----+-----+-------+-----+---------+
    |Total           |        2| 190|   0|    0| 122556|   64|  3921792|
    +----------------+---------+----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln263_fu_512_p2              |         +|   0|  0|   9|           2|           1|
    |icmp_ln263_fu_506_p2             |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln267_fu_562_p2             |      icmp|   0|  0|   8|           2|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln267_fu_556_p2               |        or|   0|  0|   2|           2|           1|
    |select_ln266_1_fu_535_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln266_2_fu_547_p3         |    select|   0|  0|  16|           1|          16|
    |select_ln266_fu_528_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln267_1_fu_574_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln267_2_fu_586_p3         |    select|   0|  0|  16|           1|          16|
    |select_ln267_fu_568_p3           |    select|   0|  0|  32|           1|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 191|          16|         168|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |AU0_address0                         |  14|          3|   16|         48|
    |AU0_ce0                              |  14|          3|    1|          3|
    |AU0_ce1                              |   9|          2|    1|          2|
    |AU0_d0                               |  14|          3|   32|         96|
    |AU0_we0                              |  14|          3|    1|          3|
    |AU1_address0                         |  14|          3|   16|         48|
    |AU1_ce0                              |  14|          3|    1|          3|
    |AU1_ce1                              |   9|          2|    1|          2|
    |AU1_d0                               |  14|          3|   32|         96|
    |AU1_we0                              |  14|          3|    1|          3|
    |Dbuf_ce0                             |   9|          2|    1|          2|
    |Dbuf_ce1                             |   9|          2|    1|          2|
    |Dbuf_we1                             |   9|          2|    1|          2|
    |ap_NS_fsm                            |  59|         11|    1|         11|
    |au0_r_1_fu_122                       |   9|          2|   32|         64|
    |au1_r_1_fu_126                       |   9|          2|   32|         64|
    |grp_pu_comp_fu_272_a_value           |  14|          3|   32|         96|
    |grp_pu_comp_fu_272_begin_r           |  14|          3|   16|         48|
    |grp_pu_comp_fu_272_streamA38_full_n  |   9|          2|    1|          2|
    |i_2_fu_118                           |   9|          2|    2|          4|
    |m_axi_gmem3_ARVALID                  |   9|          2|    1|          2|
    |m_axi_gmem3_RREADY                   |   9|          2|    1|          2|
    |s_0_blk_n                            |   9|          2|    1|          2|
    |streamA_read                         |   9|          2|    1|          2|
    |streamA_write                        |   9|          2|    1|          2|
    |streamB_read                         |   9|          2|    1|          2|
    |streamB_write                        |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 343|         73|  228|        613|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  10|   0|   10|          0|
    |au0_r_1_fu_122                                                     |  32|   0|   32|          0|
    |au1_r_1_fu_126                                                     |  32|   0|   32|          0|
    |grp_au_merge_fu_281_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_dfm_fu_254_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_pu_comp_fu_272_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_init_au_fu_244_ap_start_reg                 |   1|   0|    1|          0|
    |grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_118                                                         |   2|   0|    2|          0|
    |p_ref_0_reg_758                                                    |   1|   0|    1|          0|
    |p_ref_1_reg_763                                                    |   1|   0|    1|          0|
    |p_ref_2_reg_768                                                    |   1|   0|    1|          0|
    |p_ref_3_reg_773                                                    |   1|   0|    1|          0|
    |p_v_value_0_reg_778                                                |  32|   0|   32|          0|
    |p_v_value_1_reg_783                                                |  32|   0|   32|          0|
    |p_v_value_2_reg_788                                                |  32|   0|   32|          0|
    |p_v_value_3_reg_793                                                |  32|   0|   32|          0|
    |p_v_y_0_reg_738                                                    |  32|   0|   32|          0|
    |p_v_y_1_reg_743                                                    |  32|   0|   32|          0|
    |p_v_y_2_reg_748                                                    |  32|   0|   32|          0|
    |p_v_y_3_reg_753                                                    |  32|   0|   32|          0|
    |select_ln266_1_reg_867                                             |  32|   0|   32|          0|
    |select_ln266_2_reg_872                                             |  16|   0|   16|          0|
    |select_ln266_reg_862                                               |  32|   0|   32|          0|
    |select_ln267_1_reg_882                                             |  32|   0|   32|          0|
    |select_ln267_2_reg_887                                             |  16|   0|   16|          0|
    |select_ln267_reg_877                                               |  32|   0|   32|          0|
    |tile_to_dbuf_begin_0_reg_839                                       |  32|   0|   32|          0|
    |tile_to_dbuf_begin_1_reg_844                                       |  32|   0|   32|          0|
    |tile_to_dbuf_begin_2_reg_849                                       |  32|   0|   32|          0|
    |tile_to_dbuf_begin_3_reg_854                                       |  32|   0|   32|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 629|   0|  629|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     pu_kernel|  return value|
|s_0_dout              |   in|  388|     ap_fifo|           s_0|       pointer|
|s_0_empty_n           |   in|    1|     ap_fifo|           s_0|       pointer|
|s_0_read              |  out|    1|     ap_fifo|           s_0|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|B                     |   in|   64|     ap_none|             B|        scalar|
|K                     |   in|   30|     ap_none|             K|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.33>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%au0_r_1 = alloca i32 1"   --->   Operation 12 'alloca' 'au0_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%au1_r_1 = alloca i32 1"   --->   Operation 13 'alloca' 'au1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 14 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tile_value_0_0162_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tile_value_0_0162_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_value_1_0163_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tile_value_1_0163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tile_value_2_0164_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tile_value_2_0164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tile_value_3_0165_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tile_value_3_0165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tile_y_0_013_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tile_y_0_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tile_y_1_014_loc = alloca i64 1"   --->   Operation 20 'alloca' 'tile_y_1_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tile_y_2_015_loc = alloca i64 1"   --->   Operation 21 'alloca' 'tile_y_2_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tile_y_3_016_loc = alloca i64 1"   --->   Operation 22 'alloca' 'tile_y_3_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tile_ref_0_017_loc = alloca i64 1"   --->   Operation 23 'alloca' 'tile_ref_0_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tile_ref_1_018_loc = alloca i64 1"   --->   Operation 24 'alloca' 'tile_ref_1_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tile_ref_2_019_loc = alloca i64 1"   --->   Operation 25 'alloca' 'tile_ref_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tile_ref_3_020_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tile_ref_3_020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%streamA = alloca i64 1" [src/spmm_device_fpga.cpp:249]   --->   Operation 27 'alloca' 'streamA' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%streamB = alloca i64 1" [src/spmm_device_fpga.cpp:249]   --->   Operation 28 'alloca' 'streamB' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_1 : Operation 29 [1/1] (1.24ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:218]   --->   Operation 29 'alloca' 'Dbuf' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 30 [1/1] (1.24ns)   --->   "%AU0 = alloca i64 1" [src/spmm_device_fpga.cpp:252]   --->   Operation 30 'alloca' 'AU0' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 31 [1/1] (1.24ns)   --->   "%AU1 = alloca i64 1" [src/spmm_device_fpga.cpp:252]   --->   Operation 31 'alloca' 'AU1' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%s_0_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_0" [src/spmm_device_fpga.cpp:238]   --->   Operation 32 'read' 's_0_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i388 %s_0_read" [src/spmm_device_fpga.cpp:238]   --->   Operation 33 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_v_y_0 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:238]   --->   Operation 34 'partselect' 'p_v_y_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln238_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:238]   --->   Operation 35 'partselect' 'trunc_ln238_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_v_y_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:238]   --->   Operation 36 'partselect' 'p_v_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln238_8 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:238]   --->   Operation 37 'partselect' 'trunc_ln238_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_v_y_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:238]   --->   Operation 38 'partselect' 'p_v_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln238_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:238]   --->   Operation 39 'partselect' 'trunc_ln238_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_v_y_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:238]   --->   Operation 40 'partselect' 'p_v_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ref_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 384" [src/spmm_device_fpga.cpp:238]   --->   Operation 41 'bitselect' 'p_ref_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ref_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 385" [src/spmm_device_fpga.cpp:238]   --->   Operation 42 'bitselect' 'p_ref_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ref_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 386" [src/spmm_device_fpga.cpp:238]   --->   Operation 43 'bitselect' 'p_ref_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ref_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 387" [src/spmm_device_fpga.cpp:238]   --->   Operation 44 'bitselect' 'p_ref_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_v_value_0 = bitcast i32 %trunc_ln238" [src/spmm_device_fpga.cpp:238]   --->   Operation 45 'bitcast' 'p_v_value_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_v_value_1 = bitcast i32 %trunc_ln238_5" [src/spmm_device_fpga.cpp:238]   --->   Operation 46 'bitcast' 'p_v_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_v_value_2 = bitcast i32 %trunc_ln238_8" [src/spmm_device_fpga.cpp:238]   --->   Operation 47 'bitcast' 'p_v_value_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_v_value_3 = bitcast i32 %trunc_ln238_s" [src/spmm_device_fpga.cpp:238]   --->   Operation 48 'bitcast' 'p_v_value_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.45ns)   --->   "%call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc" [src/spmm_device_fpga.cpp:238]   --->   Operation 49 'call' 'call_ln238' <Predicate = true> <Delay = 0.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [2/2] (2.08ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 4294967295, i32 %au1_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 51 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 4294967295, i32 %au0_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 52 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln263 = store i2 0, i2 %i_2" [src/spmm_device_fpga.cpp:263]   --->   Operation 53 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 54 [1/2] (0.88ns)   --->   "%call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc" [src/spmm_device_fpga.cpp:238]   --->   Operation 54 'call' 'call_ln238' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 56 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tile_ref_3_020_loc_load = load i1 %tile_ref_3_020_loc"   --->   Operation 57 'load' 'tile_ref_3_020_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tile_ref_2_019_loc_load = load i1 %tile_ref_2_019_loc"   --->   Operation 58 'load' 'tile_ref_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tile_ref_1_018_loc_load = load i1 %tile_ref_1_018_loc"   --->   Operation 59 'load' 'tile_ref_1_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tile_ref_0_017_loc_load = load i1 %tile_ref_0_017_loc"   --->   Operation 60 'load' 'tile_ref_0_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tile_y_3_016_loc_load = load i32 %tile_y_3_016_loc"   --->   Operation 61 'load' 'tile_y_3_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tile_y_2_015_loc_load = load i32 %tile_y_2_015_loc"   --->   Operation 62 'load' 'tile_y_2_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tile_y_1_014_loc_load = load i32 %tile_y_1_014_loc"   --->   Operation 63 'load' 'tile_y_1_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tile_y_0_013_loc_load = load i32 %tile_y_0_013_loc"   --->   Operation 64 'load' 'tile_y_0_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read" [src/spmm_device_fpga.cpp:247]   --->   Operation 65 'call' 'dfm_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_0, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamA_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamA, i32 %streamA"   --->   Operation 68 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @streamB_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamB, i32 %streamB"   --->   Operation 70 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln220 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:220]   --->   Operation 72 'specmemcore' 'specmemcore_ln220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tile_value_3_0165_loc_load = load i32 %tile_value_3_0165_loc"   --->   Operation 73 'load' 'tile_value_3_0165_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tile_value_2_0164_loc_load = load i32 %tile_value_2_0164_loc"   --->   Operation 74 'load' 'tile_value_2_0164_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tile_value_1_0163_loc_load = load i32 %tile_value_1_0163_loc"   --->   Operation 75 'load' 'tile_value_1_0163_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tile_value_0_0162_loc_load = load i32 %tile_value_0_0162_loc"   --->   Operation 76 'load' 'tile_value_0_0162_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read" [src/spmm_device_fpga.cpp:247]   --->   Operation 77 'call' 'dfm_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_0 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 78 'extractvalue' 'tile_to_dbuf_begin_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_1 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 79 'extractvalue' 'tile_to_dbuf_begin_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_2 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 80 'extractvalue' 'tile_to_dbuf_begin_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_3 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 81 'extractvalue' 'tile_to_dbuf_begin_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc61" [src/spmm_device_fpga.cpp:263]   --->   Operation 82 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 83 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.34ns)   --->   "%icmp_ln263 = icmp_eq  i2 %i, i2 2" [src/spmm_device_fpga.cpp:263]   --->   Operation 84 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 85 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.43ns)   --->   "%add_ln263 = add i2 %i, i2 1" [src/spmm_device_fpga.cpp:263]   --->   Operation 86 'add' 'add_ln263' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %for.inc61.split, void %for.end63" [src/spmm_device_fpga.cpp:263]   --->   Operation 87 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i2 %i" [src/spmm_device_fpga.cpp:266]   --->   Operation 88 'trunc' 'trunc_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%shl_ln266 = shl i2 %i, i2 1" [src/spmm_device_fpga.cpp:266]   --->   Operation 89 'shl' 'shl_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.22ns)   --->   "%select_ln266 = select i1 %trunc_ln266, i32 %tile_value_2_0164_loc_load, i32 %tile_value_0_0162_loc_load" [src/spmm_device_fpga.cpp:266]   --->   Operation 90 'select' 'select_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.22ns)   --->   "%select_ln266_1 = select i1 %trunc_ln266, i32 %tile_y_2_015_loc_load, i32 %tile_y_0_013_loc_load" [src/spmm_device_fpga.cpp:266]   --->   Operation 91 'select' 'select_ln266_1' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln266_1 = trunc i32 %tile_to_dbuf_begin_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 92 'trunc' 'trunc_ln266_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln266_2 = trunc i32 %tile_to_dbuf_begin_0" [src/spmm_device_fpga.cpp:266]   --->   Operation 93 'trunc' 'trunc_ln266_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.24ns)   --->   "%select_ln266_2 = select i1 %trunc_ln266, i16 %trunc_ln266_1, i16 %trunc_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 94 'select' 'select_ln266_2' <Predicate = (!icmp_ln263)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [2/2] (2.03ns)   --->   "%call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 95 'call' 'call_ln266' <Predicate = (!icmp_ln263)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%or_ln267 = or i2 %shl_ln266, i2 1" [src/spmm_device_fpga.cpp:267]   --->   Operation 96 'or' 'or_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.34ns) (out node of the LUT)   --->   "%icmp_ln267 = icmp_eq  i2 %or_ln267, i2 1" [src/spmm_device_fpga.cpp:267]   --->   Operation 97 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.22ns)   --->   "%select_ln267 = select i1 %icmp_ln267, i32 %tile_value_1_0163_loc_load, i32 %tile_value_3_0165_loc_load" [src/spmm_device_fpga.cpp:267]   --->   Operation 98 'select' 'select_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.22ns)   --->   "%select_ln267_1 = select i1 %icmp_ln267, i32 %tile_y_1_014_loc_load, i32 %tile_y_3_016_loc_load" [src/spmm_device_fpga.cpp:267]   --->   Operation 99 'select' 'select_ln267_1' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i32 %tile_to_dbuf_begin_1" [src/spmm_device_fpga.cpp:267]   --->   Operation 100 'trunc' 'trunc_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln267_1 = trunc i32 %tile_to_dbuf_begin_3" [src/spmm_device_fpga.cpp:267]   --->   Operation 101 'trunc' 'trunc_ln267_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.24ns)   --->   "%select_ln267_2 = select i1 %icmp_ln267, i16 %trunc_ln267, i16 %trunc_ln267_1" [src/spmm_device_fpga.cpp:267]   --->   Operation 102 'select' 'select_ln267_2' <Predicate = (!icmp_ln263)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln263 = store i2 %add_ln263, i2 %i_2" [src/spmm_device_fpga.cpp:263]   --->   Operation 103 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.38>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln272 = ret" [src/spmm_device_fpga.cpp:272]   --->   Operation 104 'ret' 'ret_ln272' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 105 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 106 [2/2] (2.03ns)   --->   "%call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2" [src/spmm_device_fpga.cpp:267]   --->   Operation 106 'call' 'call_ln267' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2" [src/spmm_device_fpga.cpp:267]   --->   Operation 107 'call' 'call_ln267' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.20>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%au0_r_1_load = load i32 %au0_r_1" [src/spmm_device_fpga.cpp:269]   --->   Operation 108 'load' 'au0_r_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%au1_r_1_load = load i32 %au1_r_1" [src/spmm_device_fpga.cpp:269]   --->   Operation 109 'load' 'au1_r_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (2.20ns)   --->   "%call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read" [src/spmm_device_fpga.cpp:269]   --->   Operation 110 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.80>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/spmm_device_fpga.cpp:263]   --->   Operation 111 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.41ns)   --->   "%call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read" [src/spmm_device_fpga.cpp:269]   --->   Operation 112 'call' 'call_ret' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%au0_r = extractvalue i64 %call_ret" [src/spmm_device_fpga.cpp:269]   --->   Operation 113 'extractvalue' 'au0_r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%au1_r = extractvalue i64 %call_ret" [src/spmm_device_fpga.cpp:269]   --->   Operation 114 'extractvalue' 'au1_r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 %au1_r, i32 %au1_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 115 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 %au0_r, i32 %au0_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 116 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc61" [src/spmm_device_fpga.cpp:263]   --->   Operation 117 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                        (alloca           ) [ 01111111111]
au0_r_1                    (alloca           ) [ 01111111111]
au1_r_1                    (alloca           ) [ 01111111111]
K_read                     (read             ) [ 00111111111]
tile_value_0_0162_loc      (alloca           ) [ 01111000000]
tile_value_1_0163_loc      (alloca           ) [ 01111000000]
tile_value_2_0164_loc      (alloca           ) [ 01111000000]
tile_value_3_0165_loc      (alloca           ) [ 01111000000]
tile_y_0_013_loc           (alloca           ) [ 01110000000]
tile_y_1_014_loc           (alloca           ) [ 01110000000]
tile_y_2_015_loc           (alloca           ) [ 01110000000]
tile_y_3_016_loc           (alloca           ) [ 01110000000]
tile_ref_0_017_loc         (alloca           ) [ 01110000000]
tile_ref_1_018_loc         (alloca           ) [ 01110000000]
tile_ref_2_019_loc         (alloca           ) [ 01110000000]
tile_ref_3_020_loc         (alloca           ) [ 01110000000]
streamA                    (alloca           ) [ 00111111111]
streamB                    (alloca           ) [ 00111111111]
Dbuf                       (alloca           ) [ 00111111111]
AU0                        (alloca           ) [ 00111111111]
AU1                        (alloca           ) [ 00111111111]
s_0_read                   (read             ) [ 00000000000]
trunc_ln238                (trunc            ) [ 00000000000]
p_v_y_0                    (partselect       ) [ 00100000000]
trunc_ln238_5              (partselect       ) [ 00000000000]
p_v_y_1                    (partselect       ) [ 00100000000]
trunc_ln238_8              (partselect       ) [ 00000000000]
p_v_y_2                    (partselect       ) [ 00100000000]
trunc_ln238_s              (partselect       ) [ 00000000000]
p_v_y_3                    (partselect       ) [ 00100000000]
p_ref_0                    (bitselect        ) [ 00100000000]
p_ref_1                    (bitselect        ) [ 00100000000]
p_ref_2                    (bitselect        ) [ 00100000000]
p_ref_3                    (bitselect        ) [ 00100000000]
p_v_value_0                (bitcast          ) [ 00100000000]
p_v_value_1                (bitcast          ) [ 00100000000]
p_v_value_2                (bitcast          ) [ 00100000000]
p_v_value_3                (bitcast          ) [ 00100000000]
store_ln263                (store            ) [ 00000000000]
store_ln263                (store            ) [ 00000000000]
store_ln263                (store            ) [ 00000000000]
call_ln238                 (call             ) [ 00000000000]
call_ln0                   (call             ) [ 00000000000]
B_read                     (read             ) [ 00001000000]
tile_ref_3_020_loc_load    (load             ) [ 00001000000]
tile_ref_2_019_loc_load    (load             ) [ 00001000000]
tile_ref_1_018_loc_load    (load             ) [ 00001000000]
tile_ref_0_017_loc_load    (load             ) [ 00001000000]
tile_y_3_016_loc_load      (load             ) [ 00001111111]
tile_y_2_015_loc_load      (load             ) [ 00001111111]
tile_y_1_014_loc_load      (load             ) [ 00001111111]
tile_y_0_013_loc_load      (load             ) [ 00001111111]
specinterface_ln0          (specinterface    ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
empty                      (specchannel      ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
empty_54                   (specchannel      ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
specmemcore_ln220          (specmemcore      ) [ 00000000000]
tile_value_3_0165_loc_load (load             ) [ 00000111111]
tile_value_2_0164_loc_load (load             ) [ 00000111111]
tile_value_1_0163_loc_load (load             ) [ 00000111111]
tile_value_0_0162_loc_load (load             ) [ 00000111111]
dfm_ret                    (call             ) [ 00000000000]
tile_to_dbuf_begin_0       (extractvalue     ) [ 00000111111]
tile_to_dbuf_begin_1       (extractvalue     ) [ 00000111111]
tile_to_dbuf_begin_2       (extractvalue     ) [ 00000111111]
tile_to_dbuf_begin_3       (extractvalue     ) [ 00000111111]
br_ln263                   (br               ) [ 00000000000]
i                          (load             ) [ 00000000000]
icmp_ln263                 (icmp             ) [ 00000111111]
empty_55                   (speclooptripcount) [ 00000000000]
add_ln263                  (add              ) [ 00000000000]
br_ln263                   (br               ) [ 00000000000]
trunc_ln266                (trunc            ) [ 00000000000]
shl_ln266                  (shl              ) [ 00000000000]
select_ln266               (select           ) [ 00000010000]
select_ln266_1             (select           ) [ 00000011111]
trunc_ln266_1              (trunc            ) [ 00000000000]
trunc_ln266_2              (trunc            ) [ 00000000000]
select_ln266_2             (select           ) [ 00000010000]
or_ln267                   (or               ) [ 00000000000]
icmp_ln267                 (icmp             ) [ 00000000000]
select_ln267               (select           ) [ 00000011100]
select_ln267_1             (select           ) [ 00000011111]
trunc_ln267                (trunc            ) [ 00000000000]
trunc_ln267_1              (trunc            ) [ 00000000000]
select_ln267_2             (select           ) [ 00000011100]
store_ln263                (store            ) [ 00000000000]
ret_ln272                  (ret              ) [ 00000000000]
call_ln266                 (call             ) [ 00000000000]
call_ln267                 (call             ) [ 00000000000]
au0_r_1_load               (load             ) [ 00000000001]
au1_r_1_load               (load             ) [ 00000000001]
specloopname_ln263         (specloopname     ) [ 00000000000]
call_ret                   (call             ) [ 00000000000]
au0_r                      (extractvalue     ) [ 00000000000]
au1_r                      (extractvalue     ) [ 00000000000]
store_ln263                (store            ) [ 00000000000]
store_ln263                (store            ) [ 00000000000]
br_ln263                   (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i388.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i388.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_pu_save_stream_into_pu"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel_Pipeline_init_au"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamA_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamB_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_comp"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="au_merge"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="au0_r_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="au0_r_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="au1_r_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="au1_r_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tile_value_0_0162_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_0_0162_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tile_value_1_0163_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_1_0163_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tile_value_2_0164_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_2_0164_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tile_value_3_0165_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_3_0165_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tile_y_0_013_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_0_013_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tile_y_1_014_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_1_014_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tile_y_2_015_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_2_015_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tile_y_3_016_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_3_016_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tile_ref_0_017_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_0_017_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tile_ref_1_018_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_1_018_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tile_ref_2_019_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_2_019_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tile_ref_3_020_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_3_020_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="streamA_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamA/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="streamB_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamB/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Dbuf_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dbuf/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="AU0_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AU0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="AU1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AU1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="K_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="30" slack="0"/>
<pin id="200" dir="0" index="1" bw="30" slack="0"/>
<pin id="201" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="s_0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="388" slack="0"/>
<pin id="206" dir="0" index="1" bw="388" slack="0"/>
<pin id="207" dir="1" index="2" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_0_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="0" index="5" bw="32" slack="0"/>
<pin id="223" dir="0" index="6" bw="32" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="0"/>
<pin id="225" dir="0" index="8" bw="32" slack="0"/>
<pin id="226" dir="0" index="9" bw="32" slack="0"/>
<pin id="227" dir="0" index="10" bw="32" slack="0"/>
<pin id="228" dir="0" index="11" bw="32" slack="0"/>
<pin id="229" dir="0" index="12" bw="32" slack="0"/>
<pin id="230" dir="0" index="13" bw="1" slack="0"/>
<pin id="231" dir="0" index="14" bw="1" slack="0"/>
<pin id="232" dir="0" index="15" bw="1" slack="0"/>
<pin id="233" dir="0" index="16" bw="1" slack="0"/>
<pin id="234" dir="0" index="17" bw="32" slack="0"/>
<pin id="235" dir="0" index="18" bw="32" slack="0"/>
<pin id="236" dir="0" index="19" bw="32" slack="0"/>
<pin id="237" dir="0" index="20" bw="32" slack="0"/>
<pin id="238" dir="0" index="21" bw="32" slack="0"/>
<pin id="239" dir="0" index="22" bw="32" slack="0"/>
<pin id="240" dir="0" index="23" bw="32" slack="0"/>
<pin id="241" dir="0" index="24" bw="32" slack="0"/>
<pin id="242" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln238/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_pu_kernel_Pipeline_init_au_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="30" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="32" slack="0"/>
<pin id="249" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_dfm_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="1" slack="0"/>
<pin id="261" dir="0" index="6" bw="1" slack="0"/>
<pin id="262" dir="0" index="7" bw="1" slack="0"/>
<pin id="263" dir="0" index="8" bw="1" slack="0"/>
<pin id="264" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="10" bw="32" slack="0"/>
<pin id="266" dir="0" index="11" bw="64" slack="0"/>
<pin id="267" dir="0" index="12" bw="30" slack="2"/>
<pin id="268" dir="1" index="13" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dfm_ret/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_pu_comp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="4"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="30" slack="4"/>
<pin id="278" dir="0" index="5" bw="16" slack="0"/>
<pin id="279" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/5 call_ln267/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_au_merge_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="8"/>
<pin id="284" dir="0" index="2" bw="32" slack="8"/>
<pin id="285" dir="0" index="3" bw="32" slack="4"/>
<pin id="286" dir="0" index="4" bw="32" slack="4"/>
<pin id="287" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="7" bw="32" slack="0"/>
<pin id="290" dir="0" index="8" bw="32" slack="0"/>
<pin id="291" dir="0" index="9" bw="30" slack="8"/>
<pin id="292" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln238_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="388" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln238/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_v_y_0_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="388" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="8" slack="0"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_v_y_0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln238_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="388" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="8" slack="0"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln238_5/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_v_y_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="388" slack="0"/>
<pin id="322" dir="0" index="2" bw="9" slack="0"/>
<pin id="323" dir="0" index="3" bw="9" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_v_y_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln238_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="388" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="0" index="3" bw="9" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln238_8/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_v_y_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="388" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="0" index="3" bw="10" slack="0"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_v_y_2/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln238_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="388" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="0" index="3" bw="10" slack="0"/>
<pin id="356" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln238_s/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_v_y_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="388" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="0" index="3" bw="10" slack="0"/>
<pin id="366" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_v_y_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_ref_0_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="388" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_ref_0/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_ref_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="388" slack="0"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_ref_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_ref_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="388" slack="0"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_ref_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_ref_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="388" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_ref_3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_v_value_0_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_v_value_0/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_v_value_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_v_value_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_v_value_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_v_value_2/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_v_value_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_v_value_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln263_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln263_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln263_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tile_ref_3_020_loc_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_3_020_loc_load/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tile_ref_2_019_loc_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_2_019_loc_load/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tile_ref_1_018_loc_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="2"/>
<pin id="453" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_1_018_loc_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tile_ref_0_017_loc_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_0_017_loc_load/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tile_y_3_016_loc_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_3_016_loc_load/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tile_y_2_015_loc_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_2_015_loc_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tile_y_1_014_loc_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="2"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_1_014_loc_load/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tile_y_0_013_loc_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_0_013_loc_load/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tile_value_3_0165_loc_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="3"/>
<pin id="477" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_3_0165_loc_load/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tile_value_2_0164_loc_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_2_0164_loc_load/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tile_value_1_0163_loc_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="3"/>
<pin id="483" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_1_0163_loc_load/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tile_value_0_0162_loc_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_0_0162_loc_load/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tile_to_dbuf_begin_0_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="128" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tile_to_dbuf_begin_0/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tile_to_dbuf_begin_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="128" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tile_to_dbuf_begin_1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tile_to_dbuf_begin_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="128" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tile_to_dbuf_begin_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tile_to_dbuf_begin_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="128" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tile_to_dbuf_begin_3/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="4"/>
<pin id="505" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln263_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln263_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln266_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln266_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln266/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln266_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln266_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266_1/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln266_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266_1/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln266_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln266_2/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln266_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="16" slack="0"/>
<pin id="551" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266_2/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln267_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln267/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln267_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln267_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln267/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln267_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln267_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln267_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln267/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln267_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln267_1/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln267_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="0" index="2" bw="16" slack="0"/>
<pin id="590" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln267_2/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln263_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="4"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="au0_r_1_load_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="8"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="au0_r_1_load/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="au1_r_1_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="8"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="au1_r_1_load/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="au0_r_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="au0_r/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="au1_r_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="au1_r/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln263_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="9"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln263_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="9"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/10 "/>
</bind>
</comp>

<comp id="625" class="1005" name="i_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="au0_r_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="au0_r_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="au1_r_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="au1_r_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="K_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="30" slack="1"/>
<pin id="648" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="tile_value_0_0162_loc_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_0_0162_loc "/>
</bind>
</comp>

<comp id="660" class="1005" name="tile_value_1_0163_loc_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_1_0163_loc "/>
</bind>
</comp>

<comp id="666" class="1005" name="tile_value_2_0164_loc_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_2_0164_loc "/>
</bind>
</comp>

<comp id="672" class="1005" name="tile_value_3_0165_loc_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_3_0165_loc "/>
</bind>
</comp>

<comp id="678" class="1005" name="tile_y_0_013_loc_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_0_013_loc "/>
</bind>
</comp>

<comp id="684" class="1005" name="tile_y_1_014_loc_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_1_014_loc "/>
</bind>
</comp>

<comp id="690" class="1005" name="tile_y_2_015_loc_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_2_015_loc "/>
</bind>
</comp>

<comp id="696" class="1005" name="tile_y_3_016_loc_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_3_016_loc "/>
</bind>
</comp>

<comp id="702" class="1005" name="tile_ref_0_017_loc_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_0_017_loc "/>
</bind>
</comp>

<comp id="708" class="1005" name="tile_ref_1_018_loc_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_1_018_loc "/>
</bind>
</comp>

<comp id="714" class="1005" name="tile_ref_2_019_loc_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_2_019_loc "/>
</bind>
</comp>

<comp id="720" class="1005" name="tile_ref_3_020_loc_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_3_020_loc "/>
</bind>
</comp>

<comp id="726" class="1005" name="streamA_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="3"/>
<pin id="728" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="streamA "/>
</bind>
</comp>

<comp id="732" class="1005" name="streamB_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="3"/>
<pin id="734" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="streamB "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_v_y_0_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_y_0 "/>
</bind>
</comp>

<comp id="743" class="1005" name="p_v_y_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_y_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="p_v_y_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_y_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_v_y_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_y_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="p_ref_0_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ref_0 "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_ref_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ref_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="p_ref_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ref_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_ref_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ref_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="p_v_value_0_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_value_0 "/>
</bind>
</comp>

<comp id="783" class="1005" name="p_v_value_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_value_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="p_v_value_2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_value_2 "/>
</bind>
</comp>

<comp id="793" class="1005" name="p_v_value_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_v_value_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="B_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="tile_to_dbuf_begin_0_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_0 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tile_to_dbuf_begin_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tile_to_dbuf_begin_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tile_to_dbuf_begin_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln266_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln266 "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln266_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="4"/>
<pin id="869" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln266_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln266_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln266_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="select_ln267_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="2"/>
<pin id="879" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln267 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln267_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="4"/>
<pin id="884" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln267_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="select_ln267_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="2"/>
<pin id="889" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln267_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="198" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="190" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="194" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="254" pin=10"/></net>

<net id="271"><net_src comp="210" pin="2"/><net_sink comp="254" pin=11"/></net>

<net id="280"><net_src comp="110" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="293"><net_src comp="112" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="297"><net_src comp="204" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="204" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="308"><net_src comp="298" pin="4"/><net_sink comp="216" pin=9"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="204" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="204" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="329"><net_src comp="319" pin="4"/><net_sink comp="216" pin=10"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="204" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="204" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="216" pin=11"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="204" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="204" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="216" pin=12"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="204" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="204" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="204" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="216" pin=3"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="204" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="399" pin="3"/><net_sink comp="216" pin=4"/></net>

<net id="411"><net_src comp="294" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="416"><net_src comp="309" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="421"><net_src comp="330" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="426"><net_src comp="351" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="254" pin=8"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="254" pin=7"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="254" pin=6"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="490"><net_src comp="254" pin="13"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="254" pin="13"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="254" pin="13"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="254" pin="13"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="102" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="108" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="503" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="503" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="518" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="528" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="540"><net_src comp="518" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="552"><net_src comp="518" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="541" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="555"><net_src comp="547" pin="3"/><net_sink comp="272" pin=5"/></net>

<net id="560"><net_src comp="522" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="108" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="562" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="591"><net_src comp="562" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="512" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="599" pin="1"/><net_sink comp="281" pin=7"/></net>

<net id="606"><net_src comp="603" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="610"><net_src comp="281" pin="10"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="281" pin="10"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="118" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="635"><net_src comp="122" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="642"><net_src comp="126" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="649"><net_src comp="198" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="254" pin=12"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="281" pin=9"/></net>

<net id="657"><net_src comp="130" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="216" pin=24"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="663"><net_src comp="134" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="216" pin=23"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="669"><net_src comp="138" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="216" pin=22"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="675"><net_src comp="142" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="216" pin=21"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="681"><net_src comp="146" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="216" pin=20"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="687"><net_src comp="150" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="216" pin=19"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="693"><net_src comp="154" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="216" pin=18"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="699"><net_src comp="158" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="216" pin=17"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="705"><net_src comp="162" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="216" pin=16"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="711"><net_src comp="166" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="216" pin=15"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="717"><net_src comp="170" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="216" pin=14"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="723"><net_src comp="174" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="216" pin=13"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="729"><net_src comp="178" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="735"><net_src comp="182" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="741"><net_src comp="298" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="216" pin=9"/></net>

<net id="746"><net_src comp="319" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="216" pin=10"/></net>

<net id="751"><net_src comp="340" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="216" pin=11"/></net>

<net id="756"><net_src comp="361" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="216" pin=12"/></net>

<net id="761"><net_src comp="372" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="766"><net_src comp="381" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="771"><net_src comp="390" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="776"><net_src comp="399" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="781"><net_src comp="408" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="786"><net_src comp="413" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="791"><net_src comp="418" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="796"><net_src comp="423" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="801"><net_src comp="210" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="254" pin=11"/></net>

<net id="842"><net_src comp="487" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="847"><net_src comp="491" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="852"><net_src comp="495" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="857"><net_src comp="499" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="865"><net_src comp="528" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="870"><net_src comp="535" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="875"><net_src comp="547" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="880"><net_src comp="568" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="885"><net_src comp="574" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="890"><net_src comp="586" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="272" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
 - Input state : 
	Port: pu_kernel : s_0 | {1 }
	Port: pu_kernel : gmem3 | {3 4 }
	Port: pu_kernel : B | {3 }
	Port: pu_kernel : K | {1 }
  - Chain level:
	State 1
		p_v_value_0 : 1
		p_v_value_1 : 1
		p_v_value_2 : 1
		p_v_value_3 : 1
		call_ln238 : 2
		call_ln0 : 1
		store_ln263 : 1
		store_ln263 : 1
		store_ln263 : 1
	State 2
	State 3
		dfm_ret : 1
	State 4
		tile_to_dbuf_begin_0 : 1
		tile_to_dbuf_begin_1 : 1
		tile_to_dbuf_begin_2 : 1
		tile_to_dbuf_begin_3 : 1
	State 5
		icmp_ln263 : 1
		add_ln263 : 1
		br_ln263 : 2
		trunc_ln266 : 1
		shl_ln266 : 1
		select_ln266 : 2
		select_ln266_1 : 2
		select_ln266_2 : 2
		call_ln266 : 3
		or_ln267 : 1
		icmp_ln267 : 1
		select_ln267 : 2
		select_ln267_1 : 2
		select_ln267_2 : 2
		store_ln263 : 2
	State 6
	State 7
	State 8
	State 9
		call_ret : 1
	State 10
		au0_r : 1
		au1_r : 1
		store_ln263 : 2
		store_ln263 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          | grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |    0    |    0    |   263   |    78   |
|          |         grp_pu_kernel_Pipeline_init_au_fu_244        |    0    |    0    |    16   |    42   |
|   call   |                    grp_dfm_fu_254                    |    3    |  0.774  |   946   |   419   |
|          |                  grp_pu_comp_fu_272                  |    3    |  0.387  |   286   |   166   |
|          |                  grp_au_merge_fu_281                 |    20   |  8.901  |   4868  |   2531  |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln266_fu_528                 |    0    |    0    |    0    |    32   |
|          |                 select_ln266_1_fu_535                |    0    |    0    |    0    |    32   |
|  select  |                 select_ln266_2_fu_547                |    0    |    0    |    0    |    16   |
|          |                  select_ln267_fu_568                 |    0    |    0    |    0    |    32   |
|          |                 select_ln267_1_fu_574                |    0    |    0    |    0    |    32   |
|          |                 select_ln267_2_fu_586                |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln263_fu_506                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln267_fu_562                  |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                   add_ln263_fu_512                   |    0    |    0    |    0    |    9    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  K_read_read_fu_198                  |    0    |    0    |    0    |    0    |
|   read   |                 s_0_read_read_fu_204                 |    0    |    0    |    0    |    0    |
|          |                  B_read_read_fu_210                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln238_fu_294                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln266_fu_518                  |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln266_1_fu_541                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln266_2_fu_544                 |    0    |    0    |    0    |    0    |
|          |                  trunc_ln267_fu_580                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln267_1_fu_583                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    p_v_y_0_fu_298                    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln238_5_fu_309                 |    0    |    0    |    0    |    0    |
|          |                    p_v_y_1_fu_319                    |    0    |    0    |    0    |    0    |
|partselect|                 trunc_ln238_8_fu_330                 |    0    |    0    |    0    |    0    |
|          |                    p_v_y_2_fu_340                    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln238_s_fu_351                 |    0    |    0    |    0    |    0    |
|          |                    p_v_y_3_fu_361                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    p_ref_0_fu_372                    |    0    |    0    |    0    |    0    |
| bitselect|                    p_ref_1_fu_381                    |    0    |    0    |    0    |    0    |
|          |                    p_ref_2_fu_390                    |    0    |    0    |    0    |    0    |
|          |                    p_ref_3_fu_399                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |              tile_to_dbuf_begin_0_fu_487             |    0    |    0    |    0    |    0    |
|          |              tile_to_dbuf_begin_1_fu_491             |    0    |    0    |    0    |    0    |
|extractvalue|              tile_to_dbuf_begin_2_fu_495             |    0    |    0    |    0    |    0    |
|          |              tile_to_dbuf_begin_3_fu_499             |    0    |    0    |    0    |    0    |
|          |                     au0_r_fu_607                     |    0    |    0    |    0    |    0    |
|          |                     au1_r_fu_611                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                   shl_ln266_fu_522                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    or    |                    or_ln267_fu_556                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    26   |  10.062 |   6379  |   3421  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| AU0|   16   |    0   |    0   |    0   |
| AU1|   16   |    0   |    0   |    0   |
|Dbuf|   16   |    0   |    0   |    -   |
+----+--------+--------+--------+--------+
|Total|   48   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        B_read_reg_798       |   64   |
|        K_read_reg_646       |   30   |
|       au0_r_1_reg_632       |   32   |
|       au1_r_1_reg_639       |   32   |
|         i_2_reg_625         |    2   |
|       p_ref_0_reg_758       |    1   |
|       p_ref_1_reg_763       |    1   |
|       p_ref_2_reg_768       |    1   |
|       p_ref_3_reg_773       |    1   |
|     p_v_value_0_reg_778     |   32   |
|     p_v_value_1_reg_783     |   32   |
|     p_v_value_2_reg_788     |   32   |
|     p_v_value_3_reg_793     |   32   |
|       p_v_y_0_reg_738       |   32   |
|       p_v_y_1_reg_743       |   32   |
|       p_v_y_2_reg_748       |   32   |
|       p_v_y_3_reg_753       |   32   |
|    select_ln266_1_reg_867   |   32   |
|    select_ln266_2_reg_872   |   16   |
|     select_ln266_reg_862    |   32   |
|    select_ln267_1_reg_882   |   32   |
|    select_ln267_2_reg_887   |   16   |
|     select_ln267_reg_877    |   32   |
|       streamA_reg_726       |   32   |
|       streamB_reg_732       |   32   |
|  tile_ref_0_017_loc_reg_702 |    1   |
|  tile_ref_1_018_loc_reg_708 |    1   |
|  tile_ref_2_019_loc_reg_714 |    1   |
|  tile_ref_3_020_loc_reg_720 |    1   |
| tile_to_dbuf_begin_0_reg_839|   32   |
| tile_to_dbuf_begin_1_reg_844|   32   |
| tile_to_dbuf_begin_2_reg_849|   32   |
| tile_to_dbuf_begin_3_reg_854|   32   |
|tile_value_0_0162_loc_reg_654|   32   |
|tile_value_1_0163_loc_reg_660|   32   |
|tile_value_2_0164_loc_reg_666|   32   |
|tile_value_3_0165_loc_reg_672|   32   |
|   tile_y_0_013_loc_reg_678  |   32   |
|   tile_y_1_014_loc_reg_684  |   32   |
|   tile_y_2_015_loc_reg_690  |   32   |
|   tile_y_3_016_loc_reg_696  |   32   |
+-----------------------------+--------+
|            Total            |  1032  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p1  |   2  |   1  |    2   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p2  |   2  |   1  |    2   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p3  |   2  |   1  |    2   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p4  |   2  |   1  |    2   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p5  |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p6  |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p7  |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p8  |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p9  |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p10 |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p11 |   2  |  32  |   64   ||    9    |
| grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216 |  p12 |   2  |  32  |   64   ||    9    |
|         grp_pu_kernel_Pipeline_init_au_fu_244        |  p1  |   2  |  30  |   60   ||    9    |
|                    grp_dfm_fu_254                    |  p11 |   2  |  64  |   128  ||    9    |
|                  grp_pu_comp_fu_272                  |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_pu_comp_fu_272                  |  p2  |   3  |  32  |   96   ||    14   |
|                  grp_pu_comp_fu_272                  |  p5  |   3  |  16  |   48   ||    14   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   916  || 6.64471 ||   163   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   26   |   10   |  6379  |  3421  |    -   |
|   Memory  |   48   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   163  |    -   |
|  Register |    -   |    -   |    -   |  1032  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |   26   |   16   |  7411  |  3584  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
