
*** Running vivado
    with args -log Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 719.879 ; gain = 177.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:62]
INFO: [Synth 8-3491] module 'i2c_user_logic' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:6' bound to instance 'inst_i2c_user_logic' of component 'i2c_user_logic' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:198]
INFO: [Synth 8-638] synthesizing module 'i2c_user_logic' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:16]
	Parameter input_clk bound to: 25000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_master.vhd:36' bound to instance 'inst_i2c_master' of component 'i2c_master' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:131]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_master.vhd:54]
	Parameter input_clk bound to: 25000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_master.vhd:54]
WARNING: [Synth 8-3848] Net device_select in module/entity i2c_user_logic does not have driver. [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'i2c_user_logic' (2#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:16]
	Parameter DataS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DeMUX' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:34' bound to instance 'inst_DeMUX' of component 'DeMUX' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:208]
INFO: [Synth 8-638] synthesizing module 'DeMUX' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:47]
	Parameter DataS bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'switch' is read in the process but is not in the sensitivity list [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:55]
WARNING: [Synth 8-614] signal 'oADC' is read in the process but is not in the sensitivity list [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'DeMUX' (3#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:47]
	Parameter DataS bound to: 8 - type: integer 
	Parameter N1 bound to: 125000 - type: integer 
	Parameter N2 bound to: 41666 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/clock_gen.vhd:35' bound to instance 'inst_Clk_Gen' of component 'clock_gen' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:220]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/clock_gen.vhd:49]
	Parameter DataS bound to: 8 - type: integer 
	Parameter N1 bound to: 125000 - type: integer 
	Parameter N2 bound to: 41666 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/clock_gen.vhd:58]
WARNING: [Synth 8-614] signal 'ADC' is read in the process but is not in the sensitivity list [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/clock_gen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (4#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/clock_gen.vhd:49]
INFO: [Synth 8-3491] module 'Reset_Delay' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/Reset_Delay.vhd:8' bound to instance 'inst_Reset_Delay' of component 'Reset_Delay' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Reset_Delay' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/Reset_Delay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reset_Delay' (5#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/Reset_Delay.vhd:16]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn0_db_Reset' of component 'btn_debounce_toggle' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:239]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (6#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn1_db' of component 'btn_debounce_toggle' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:250]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn2_db' of component 'btn_debounce_toggle' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:261]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24.2/EE316_Project3-main/EE316_Project3-main/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn3_db' of component 'btn_debounce_toggle' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:272]
	Parameter Data_Size bound to: 8 - type: integer 
	Parameter Cnt2 bound to: 255 - type: integer 
WARNING: [Synth 8-506] null port 'ADC' ignored [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:128]
INFO: [Synth 8-3491] module 'pwm_gen' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/pwm.vhd:10' bound to instance 'inst_PWM' of component 'pwm_gen' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:283]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/pwm.vhd:24]
	Parameter Data_Size bound to: 8 - type: integer 
	Parameter Cnt2 bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (7#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/pwm.vhd:24]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:295]
INFO: [Synth 8-3491] module 'ModeSM_P3' declared at 'D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/ModeSM_P3.vhd:34' bound to instance 'inst_MODE_SM' of component 'ModeSM_P3' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:299]
INFO: [Synth 8-638] synthesizing module 'ModeSM_P3' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/ModeSM_P3.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ModeSM_P3' (8#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/ModeSM_P3.vhd:49]
WARNING: [Synth 8-3848] Net state_duty in module/entity Top_Level does not have driver. [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (9#1) [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/new/Top_Level.vhd:62]
WARNING: [Synth 8-3331] design ModeSM_P3 has unconnected port Btn2
WARNING: [Synth 8-3331] design ModeSM_P3 has unconnected port Btn3
WARNING: [Synth 8-3331] design DeMUX has unconnected port iClk
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN0
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN1
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 784.445 ; gain = 241.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 784.445 ; gain = 241.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 784.445 ; gain = 241.660
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/constrs_1/imports/EE316_Project3/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/constrs_1/imports/EE316_Project3/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/constrs_1/imports/EE316_Project3/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 910.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 910.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-4471] merging register 'i2c_ena_reg' into 'reset_n_reg' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-17/EE316_Project3-main3/EE316_Project3-main/EE316_Project3/i2c_user_logic.vhd:78]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_user_logic'
INFO: [Synth 8-802] inferred FSM for state register 'MODE_reg' in module 'ModeSM_P3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
           write_control |                              010 |                               01
               read_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_user_logic'
WARNING: [Synth 8-327] inferring latch for variable 'oADC_Clk_Gen_reg' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'oADC_PWM_reg' [D:/Jr Lab/Project 3/2-24.3/project3/project3.srcs/sources_1/imports/Project 3/2-24/EE316_Project3/EE316_Project3/EE316_Project3.srcs/sources_1/new/DeMUX.vhd:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00001 |                              000
                     ldr |                            00010 |                              001
                    temp |                            00100 |                              010
                     pot |                            01000 |                              011
                     amp |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MODE_reg' using encoding 'one-hot' in module 'ModeSM_P3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module i2c_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module clock_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reset_Delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ModeSM_P3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN0
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN1
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN3
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[7]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[6]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[5]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[4]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[2]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_data_rw_reg[1]' (FDE) to 'inst_i2c_user_logic/i2c_data_rw_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_user_logic/i2c_data_rw_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[7]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[6]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[5]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[4]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[2]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[1]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_addr_reg[5]' (FDE) to 'inst_i2c_user_logic/i2c_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[6]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_addr_reg[6]' (FDE) to 'inst_i2c_user_logic/i2c_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[7]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_addr_reg[0]' (FDE) to 'inst_i2c_user_logic/i2c_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[1]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_addr_reg[1]' (FDE) to 'inst_i2c_user_logic/i2c_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[2]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/i2c_addr_reg[2]' (FDE) to 'inst_i2c_user_logic/i2c_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[3]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_user_logic/i2c_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[5]' (FDE) to 'inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[0]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[1]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[2]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[3]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[4]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[5]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_DeMUX/oADC_Clk_Gen_reg[6]' (LD) to 'inst_DeMUX/oADC_Clk_Gen_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_DeMUX/oADC_Clk_Gen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_user_logic/inst_i2c_master/data_tx_reg[0] )
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_Clk_Gen_reg[7]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[7]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[6]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[5]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[4]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[3]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[2]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[1]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (inst_DeMUX/oADC_PWM_reg[0]) is unused and will be removed from module Top_Level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 910.320 ; gain = 367.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    28|
|4     |LUT2   |    40|
|5     |LUT3   |    12|
|6     |LUT4   |    24|
|7     |LUT5   |    29|
|8     |LUT6   |    47|
|9     |FDCE   |    26|
|10    |FDPE   |     6|
|11    |FDRE   |   104|
|12    |FDSE   |    15|
|13    |IBUF   |     3|
|14    |IOBUF  |     1|
|15    |OBUF   |     7|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   371|
|2     |  inst_Btn0_db_Reset  |btn_debounce_toggle   |    28|
|3     |  inst_Btn1_db        |btn_debounce_toggle_0 |    35|
|4     |  inst_Clk_Gen        |clock_gen             |    34|
|5     |  inst_MODE_SM        |ModeSM_P3             |    17|
|6     |  inst_PWM            |pwm_gen               |    27|
|7     |  inst_Reset_Delay    |Reset_Delay           |    33|
|8     |  inst_i2c_user_logic |i2c_user_logic        |   184|
|9     |    inst_i2c_master   |i2c_master            |   110|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 914.617 ; gain = 245.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 914.617 ; gain = 371.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 930.785 ; gain = 639.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Jr Lab/Project 3/2-24.3/project3/project3.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 24 14:18:23 2026...
