// Seed: 972825412
module module_0;
  always_latch begin : LABEL_0
    id_1 <= id_1;
    begin : LABEL_0
      #1 begin : LABEL_0
        id_1 = 1;
      end
      id_1 <= 1'h0;
      begin : LABEL_0
        id_1 = id_1 & 1;
      end
    end
  end
  wire id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    inout wand id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11
    , id_13 = 1
);
  module_0 modCall_1 ();
endmodule
