

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'
================================================================
* Date:           Tue Oct 28 14:00:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.854 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_186_5_VITIS_LOOP_187_6  |       50|       50|         2|          2|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 5 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 6 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_091 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_197 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_2103 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_3109 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_3109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_4115 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_4115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_046122 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_046122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_148128 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_148128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_250134 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_250134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_352140 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_352140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_454146 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_454146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_057152 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_057152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_159158 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_159158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_261164 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_261164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_363170 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_363170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_465176 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_465176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_068182 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_068182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_170188 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_170188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_272194 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_272194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_374200 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_374200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_476206 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_476206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_079212 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_079212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_181218 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_181218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_283224 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_283224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_385230 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_385230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_487236 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_487236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln189_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln189"   --->   Operation 34 'read' 'add_ln189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [src/srcnn.cpp:186]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln186 = icmp_eq  i5 %indvar_flatten_load, i5 25" [src/srcnn.cpp:186]   --->   Operation 40 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln186_1 = add i5 %indvar_flatten_load, i5 1" [src/srcnn.cpp:186]   --->   Operation 41 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %for.inc34, void %for.body46.preheader.exitStub" [src/srcnn.cpp:186]   --->   Operation 42 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:187]   --->   Operation 43 'load' 'kx_load' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ky_load = load i3 %ky" [src/srcnn.cpp:186]   --->   Operation 44 'load' 'ky_load' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%add_ln186 = add i3 %ky_load, i3 1" [src/srcnn.cpp:186]   --->   Operation 45 'add' 'add_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln187 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:187]   --->   Operation 46 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.20ns)   --->   "%select_ln186 = select i1 %icmp_ln187, i3 0, i3 %kx_load" [src/srcnn.cpp:186]   --->   Operation 47 'select' 'select_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.20ns)   --->   "%select_ln186_1 = select i1 %icmp_ln187, i3 %add_ln186, i3 %ky_load" [src/srcnn.cpp:186]   --->   Operation 48 'select' 'select_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %select_ln186_1" [src/srcnn.cpp:189]   --->   Operation 49 'zext' 'zext_ln189' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln189_1 = add i9 %add_ln189_read, i9 %zext_ln189" [src/srcnn.cpp:189]   --->   Operation 50 'add' 'add_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i9 %add_ln189_1" [src/srcnn.cpp:189]   --->   Operation 51 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i9 %add_ln189_1" [src/srcnn.cpp:189]   --->   Operation 52 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln189, i2 0" [src/srcnn.cpp:189]   --->   Operation 53 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln189_2 = add i10 %p_shl4, i10 %zext_ln189_1" [src/srcnn.cpp:189]   --->   Operation 54 'add' 'add_ln189_2' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i3 %select_ln186" [src/srcnn.cpp:189]   --->   Operation 55 'zext' 'zext_ln189_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln189_3 = add i10 %add_ln189_2, i10 %zext_ln189_2" [src/srcnn.cpp:189]   --->   Operation 56 'add' 'add_ln189_3' <Predicate = (!icmp_ln186)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i10 %add_ln189_3" [src/srcnn.cpp:189]   --->   Operation 57 'zext' 'zext_ln189_3' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln189_3" [src/srcnn.cpp:189]   --->   Operation 58 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/srcnn.cpp:189]   --->   Operation 59 'load' 'conv3_weights_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_091_load = load i32 %mux_case_091"   --->   Operation 127 'load' 'mux_case_091_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_197_load = load i32 %mux_case_197"   --->   Operation 128 'load' 'mux_case_197_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_2103_load = load i32 %mux_case_2103"   --->   Operation 129 'load' 'mux_case_2103_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_3109_load = load i32 %mux_case_3109"   --->   Operation 130 'load' 'mux_case_3109_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_4115_load = load i32 %mux_case_4115"   --->   Operation 131 'load' 'mux_case_4115_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_046122_load = load i32 %mux_case_046122"   --->   Operation 132 'load' 'mux_case_046122_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_148128_load = load i32 %mux_case_148128"   --->   Operation 133 'load' 'mux_case_148128_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_250134_load = load i32 %mux_case_250134"   --->   Operation 134 'load' 'mux_case_250134_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_352140_load = load i32 %mux_case_352140"   --->   Operation 135 'load' 'mux_case_352140_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_454146_load = load i32 %mux_case_454146"   --->   Operation 136 'load' 'mux_case_454146_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_057152_load = load i32 %mux_case_057152"   --->   Operation 137 'load' 'mux_case_057152_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_159158_load = load i32 %mux_case_159158"   --->   Operation 138 'load' 'mux_case_159158_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_261164_load = load i32 %mux_case_261164"   --->   Operation 139 'load' 'mux_case_261164_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_363170_load = load i32 %mux_case_363170"   --->   Operation 140 'load' 'mux_case_363170_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_465176_load = load i32 %mux_case_465176"   --->   Operation 141 'load' 'mux_case_465176_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_068182_load = load i32 %mux_case_068182"   --->   Operation 142 'load' 'mux_case_068182_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_170188_load = load i32 %mux_case_170188"   --->   Operation 143 'load' 'mux_case_170188_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_272194_load = load i32 %mux_case_272194"   --->   Operation 144 'load' 'mux_case_272194_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_374200_load = load i32 %mux_case_374200"   --->   Operation 145 'load' 'mux_case_374200_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_476206_load = load i32 %mux_case_476206"   --->   Operation 146 'load' 'mux_case_476206_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_079212_load = load i32 %mux_case_079212"   --->   Operation 147 'load' 'mux_case_079212_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_181218_load = load i32 %mux_case_181218"   --->   Operation 148 'load' 'mux_case_181218_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_283224_load = load i32 %mux_case_283224"   --->   Operation 149 'load' 'mux_case_283224_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_385230_load = load i32 %mux_case_385230"   --->   Operation 150 'load' 'mux_case_385230_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_487236_load = load i32 %mux_case_487236"   --->   Operation 151 'load' 'mux_case_487236_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_487236_out, i32 %mux_case_487236_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_385230_out, i32 %mux_case_385230_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_283224_out, i32 %mux_case_283224_load"   --->   Operation 154 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_181218_out, i32 %mux_case_181218_load"   --->   Operation 155 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_079212_out, i32 %mux_case_079212_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_476206_out, i32 %mux_case_476206_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_374200_out, i32 %mux_case_374200_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_272194_out, i32 %mux_case_272194_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_170188_out, i32 %mux_case_170188_load"   --->   Operation 160 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_068182_out, i32 %mux_case_068182_load"   --->   Operation 161 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_465176_out, i32 %mux_case_465176_load"   --->   Operation 162 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_363170_out, i32 %mux_case_363170_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_261164_out, i32 %mux_case_261164_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_159158_out, i32 %mux_case_159158_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_057152_out, i32 %mux_case_057152_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_454146_out, i32 %mux_case_454146_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_352140_out, i32 %mux_case_352140_load"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_250134_out, i32 %mux_case_250134_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_148128_out, i32 %mux_case_148128_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_046122_out, i32 %mux_case_046122_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4115_out, i32 %mux_case_4115_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_3109_out, i32 %mux_case_3109_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2103_out, i32 %mux_case_2103_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_197_out, i32 %mux_case_197_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_091_out, i32 %mux_case_091_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 177 'ret' 'ret_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_5_VITIS_LOOP_187_6_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:188]   --->   Operation 62 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:187]   --->   Operation 63 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/srcnn.cpp:189]   --->   Operation 64 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln189 = bitcast i32 %conv3_weights_load" [src/srcnn.cpp:189]   --->   Operation 65 'bitcast' 'bitcast_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186_1, void %arrayidx339.case.4, i3 0, void %arrayidx339.case.0, i3 1, void %arrayidx339.case.1, i3 2, void %arrayidx339.case.2, i3 3, void %arrayidx339.case.3" [src/srcnn.cpp:189]   --->   Operation 66 'switch' 'switch_ln189' <Predicate = true> <Delay = 0.73>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.431, i3 0, void %arrayidx339.case.3.arrayidx339.exit_crit_edge10, i3 1, void %arrayidx339.case.128, i3 2, void %arrayidx339.case.229, i3 3, void %arrayidx339.case.3.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 67 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 3)> <Delay = 0.73>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_374200" [src/srcnn.cpp:189]   --->   Operation 68 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 69 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_272194" [src/srcnn.cpp:189]   --->   Operation 70 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 71 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_170188" [src/srcnn.cpp:189]   --->   Operation 72 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 73 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_068182" [src/srcnn.cpp:189]   --->   Operation 74 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 75 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_476206" [src/srcnn.cpp:189]   --->   Operation 76 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 77 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.424, i3 0, void %arrayidx339.case.2.arrayidx339.exit_crit_edge11, i3 1, void %arrayidx339.case.121, i3 2, void %arrayidx339.case.222, i3 3, void %arrayidx339.case.2.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 78 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 2)> <Delay = 0.73>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_363170" [src/srcnn.cpp:189]   --->   Operation 79 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 80 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_261164" [src/srcnn.cpp:189]   --->   Operation 81 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 82 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_159158" [src/srcnn.cpp:189]   --->   Operation 83 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 84 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_057152" [src/srcnn.cpp:189]   --->   Operation 85 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 86 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_465176" [src/srcnn.cpp:189]   --->   Operation 87 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 88 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.417, i3 0, void %arrayidx339.case.1.arrayidx339.exit_crit_edge12, i3 1, void %arrayidx339.case.114, i3 2, void %arrayidx339.case.215, i3 3, void %arrayidx339.case.1.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 89 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 1)> <Delay = 0.73>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_352140" [src/srcnn.cpp:189]   --->   Operation 90 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 91 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_250134" [src/srcnn.cpp:189]   --->   Operation 92 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 93 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_148128" [src/srcnn.cpp:189]   --->   Operation 94 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 95 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_046122" [src/srcnn.cpp:189]   --->   Operation 96 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 97 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_454146" [src/srcnn.cpp:189]   --->   Operation 98 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 99 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.410, i3 0, void %arrayidx339.case.0.arrayidx339.exit_crit_edge13, i3 1, void %arrayidx339.case.17, i3 2, void %arrayidx339.case.28, i3 3, void %arrayidx339.case.0.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 100 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 0)> <Delay = 0.73>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_3109" [src/srcnn.cpp:189]   --->   Operation 101 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 102 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_2103" [src/srcnn.cpp:189]   --->   Operation 103 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 104 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_197" [src/srcnn.cpp:189]   --->   Operation 105 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 106 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_091" [src/srcnn.cpp:189]   --->   Operation 107 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 108 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_4115" [src/srcnn.cpp:189]   --->   Operation 109 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 110 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.438, i3 0, void %arrayidx339.case.4.arrayidx339.exit_crit_edge9, i3 1, void %arrayidx339.case.135, i3 2, void %arrayidx339.case.236, i3 3, void %arrayidx339.case.4.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 111 'switch' 'switch_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3)> <Delay = 0.73>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_385230" [src/srcnn.cpp:189]   --->   Operation 112 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 113 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_283224" [src/srcnn.cpp:189]   --->   Operation 114 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 115 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_181218" [src/srcnn.cpp:189]   --->   Operation 116 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 117 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_079212" [src/srcnn.cpp:189]   --->   Operation 118 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 119 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_487236" [src/srcnn.cpp:189]   --->   Operation 120 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 121 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.67ns)   --->   "%add_ln187 = add i3 %select_ln186, i3 1" [src/srcnn.cpp:187]   --->   Operation 122 'add' 'add_ln187' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln187 = store i5 %add_ln186_1, i5 %indvar_flatten" [src/srcnn.cpp:187]   --->   Operation 123 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %select_ln186_1, i3 %ky" [src/srcnn.cpp:187]   --->   Operation 124 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %add_ln187, i3 %kx" [src/srcnn.cpp:187]   --->   Operation 125 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc" [src/srcnn.cpp:187]   --->   Operation 126 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln189]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mux_case_487236_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_385230_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_283224_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_181218_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_079212_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_476206_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_374200_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_272194_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_170188_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_068182_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_465176_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_363170_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_261164_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_159158_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_057152_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_454146_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_352140_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_250134_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_148128_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_046122_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_4115_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_3109_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_2103_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_197_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_case_091_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kx                    (alloca           ) [ 011]
ky                    (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 011]
mux_case_091          (alloca           ) [ 011]
mux_case_197          (alloca           ) [ 011]
mux_case_2103         (alloca           ) [ 011]
mux_case_3109         (alloca           ) [ 011]
mux_case_4115         (alloca           ) [ 011]
mux_case_046122       (alloca           ) [ 011]
mux_case_148128       (alloca           ) [ 011]
mux_case_250134       (alloca           ) [ 011]
mux_case_352140       (alloca           ) [ 011]
mux_case_454146       (alloca           ) [ 011]
mux_case_057152       (alloca           ) [ 011]
mux_case_159158       (alloca           ) [ 011]
mux_case_261164       (alloca           ) [ 011]
mux_case_363170       (alloca           ) [ 011]
mux_case_465176       (alloca           ) [ 011]
mux_case_068182       (alloca           ) [ 011]
mux_case_170188       (alloca           ) [ 011]
mux_case_272194       (alloca           ) [ 011]
mux_case_374200       (alloca           ) [ 011]
mux_case_476206       (alloca           ) [ 011]
mux_case_079212       (alloca           ) [ 011]
mux_case_181218       (alloca           ) [ 011]
mux_case_283224       (alloca           ) [ 011]
mux_case_385230       (alloca           ) [ 011]
mux_case_487236       (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
add_ln189_read        (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln186            (icmp             ) [ 010]
add_ln186_1           (add              ) [ 001]
br_ln186              (br               ) [ 000]
kx_load               (load             ) [ 000]
ky_load               (load             ) [ 000]
add_ln186             (add              ) [ 000]
icmp_ln187            (icmp             ) [ 000]
select_ln186          (select           ) [ 001]
select_ln186_1        (select           ) [ 001]
zext_ln189            (zext             ) [ 000]
add_ln189_1           (add              ) [ 000]
zext_ln189_1          (zext             ) [ 000]
trunc_ln189           (trunc            ) [ 000]
p_shl4                (bitconcatenate   ) [ 000]
add_ln189_2           (add              ) [ 000]
zext_ln189_2          (zext             ) [ 000]
add_ln189_3           (add              ) [ 000]
zext_ln189_3          (zext             ) [ 000]
conv3_weights_addr    (getelementptr    ) [ 001]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln188    (specpipeline     ) [ 000]
specloopname_ln187    (specloopname     ) [ 000]
conv3_weights_load    (load             ) [ 000]
bitcast_ln189         (bitcast          ) [ 000]
switch_ln189          (switch           ) [ 000]
switch_ln189          (switch           ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
switch_ln189          (switch           ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
switch_ln189          (switch           ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
switch_ln189          (switch           ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
switch_ln189          (switch           ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
store_ln189           (store            ) [ 000]
br_ln189              (br               ) [ 000]
add_ln187             (add              ) [ 000]
store_ln187           (store            ) [ 000]
store_ln187           (store            ) [ 000]
store_ln187           (store            ) [ 000]
br_ln187              (br               ) [ 000]
mux_case_091_load     (load             ) [ 000]
mux_case_197_load     (load             ) [ 000]
mux_case_2103_load    (load             ) [ 000]
mux_case_3109_load    (load             ) [ 000]
mux_case_4115_load    (load             ) [ 000]
mux_case_046122_load  (load             ) [ 000]
mux_case_148128_load  (load             ) [ 000]
mux_case_250134_load  (load             ) [ 000]
mux_case_352140_load  (load             ) [ 000]
mux_case_454146_load  (load             ) [ 000]
mux_case_057152_load  (load             ) [ 000]
mux_case_159158_load  (load             ) [ 000]
mux_case_261164_load  (load             ) [ 000]
mux_case_363170_load  (load             ) [ 000]
mux_case_465176_load  (load             ) [ 000]
mux_case_068182_load  (load             ) [ 000]
mux_case_170188_load  (load             ) [ 000]
mux_case_272194_load  (load             ) [ 000]
mux_case_374200_load  (load             ) [ 000]
mux_case_476206_load  (load             ) [ 000]
mux_case_079212_load  (load             ) [ 000]
mux_case_181218_load  (load             ) [ 000]
mux_case_283224_load  (load             ) [ 000]
mux_case_385230_load  (load             ) [ 000]
mux_case_487236_load  (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln189">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln189"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mux_case_487236_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_487236_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mux_case_385230_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_385230_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mux_case_283224_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_283224_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mux_case_181218_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_181218_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mux_case_079212_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_079212_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mux_case_476206_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_476206_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mux_case_374200_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_374200_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mux_case_272194_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_272194_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_case_170188_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_170188_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_case_068182_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_068182_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_case_465176_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_465176_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_case_363170_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_363170_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_case_261164_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_261164_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_case_159158_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_159158_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mux_case_057152_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_057152_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mux_case_454146_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_454146_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mux_case_352140_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_352140_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mux_case_250134_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_250134_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mux_case_148128_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_148128_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mux_case_046122_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_046122_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mux_case_4115_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_4115_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mux_case_3109_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_3109_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mux_case_2103_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2103_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mux_case_197_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_197_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mux_case_091_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_091_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_186_5_VITIS_LOOP_187_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="kx_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ky_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mux_case_091_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_091/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mux_case_197_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_197/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mux_case_2103_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2103/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mux_case_3109_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_3109/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mux_case_4115_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_4115/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mux_case_046122_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_046122/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mux_case_148128_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_148128/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mux_case_250134_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_250134/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mux_case_352140_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_352140/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mux_case_454146_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_454146/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mux_case_057152_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_057152/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mux_case_159158_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_159158/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mux_case_261164_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_261164/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mux_case_363170_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_363170/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mux_case_465176_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_465176/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mux_case_068182_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_068182/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mux_case_170188_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_170188/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mux_case_272194_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_272194/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mux_case_374200_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_374200/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mux_case_476206_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_476206/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mux_case_079212_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_079212/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mux_case_181218_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_181218/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mux_case_283224_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_283224/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mux_case_385230_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_385230/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mux_case_487236_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_487236/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln189_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln189_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln0_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln0_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln0_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_ln0_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln0_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln0_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln0_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln0_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln0_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln0_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln0_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_ln0_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln0_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_ln0_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="write_ln0_write_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln0_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="write_ln0_write_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln0_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln0_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln0_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="write_ln0_write_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="write_ln0_write_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="write_ln0_write_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln0_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="conv3_weights_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln0_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln0_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln0_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="indvar_flatten_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln186_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln186_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kx_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ky_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln186_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln187_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln186_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="3" slack="0"/>
<pin id="464" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln186_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_1/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln189_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln189_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln189_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="0"/>
<pin id="488" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln189_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln189_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_2/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln189_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_2/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln189_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_3/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln189_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_3/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln189_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln189/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln189_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln189_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln189_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln189_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln189_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln189_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="1"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln189_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="1"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln189_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln189_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln189_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln189_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln189_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln189_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln189_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln189_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln189_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln189_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln189_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln189_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln189_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln189_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="1"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln189_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln189_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="1"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln189_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln189_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln187_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln187_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="0" index="1" bw="5" slack="1"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln187_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="1"/>
<pin id="663" dir="0" index="1" bw="3" slack="1"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln187_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="1"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="mux_case_091_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_091_load/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="mux_case_197_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_197_load/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="mux_case_2103_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2103_load/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="mux_case_3109_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_3109_load/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="mux_case_4115_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_4115_load/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="mux_case_046122_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_046122_load/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="mux_case_148128_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_148128_load/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="mux_case_250134_load_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_250134_load/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="mux_case_352140_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_352140_load/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mux_case_454146_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_454146_load/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="mux_case_057152_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_057152_load/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="mux_case_159158_load_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_159158_load/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="mux_case_261164_load_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_261164_load/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mux_case_363170_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_363170_load/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="mux_case_465176_load_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_465176_load/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="mux_case_068182_load_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_068182_load/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="mux_case_170188_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_170188_load/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="mux_case_272194_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_272194_load/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="mux_case_374200_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_374200_load/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="mux_case_476206_load_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_476206_load/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="mux_case_079212_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_079212_load/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="mux_case_181218_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_181218_load/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="mux_case_283224_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_283224_load/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="mux_case_385230_load_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_385230_load/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mux_case_487236_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_487236_load/1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="kx_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="777" class="1005" name="ky_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="784" class="1005" name="indvar_flatten_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="0"/>
<pin id="786" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="791" class="1005" name="mux_case_091_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_091 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mux_case_197_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_197 "/>
</bind>
</comp>

<comp id="803" class="1005" name="mux_case_2103_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_2103 "/>
</bind>
</comp>

<comp id="809" class="1005" name="mux_case_3109_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_3109 "/>
</bind>
</comp>

<comp id="815" class="1005" name="mux_case_4115_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_4115 "/>
</bind>
</comp>

<comp id="821" class="1005" name="mux_case_046122_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_046122 "/>
</bind>
</comp>

<comp id="827" class="1005" name="mux_case_148128_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_148128 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mux_case_250134_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_250134 "/>
</bind>
</comp>

<comp id="839" class="1005" name="mux_case_352140_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_352140 "/>
</bind>
</comp>

<comp id="845" class="1005" name="mux_case_454146_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_454146 "/>
</bind>
</comp>

<comp id="851" class="1005" name="mux_case_057152_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_057152 "/>
</bind>
</comp>

<comp id="857" class="1005" name="mux_case_159158_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_159158 "/>
</bind>
</comp>

<comp id="863" class="1005" name="mux_case_261164_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_261164 "/>
</bind>
</comp>

<comp id="869" class="1005" name="mux_case_363170_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_363170 "/>
</bind>
</comp>

<comp id="875" class="1005" name="mux_case_465176_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_465176 "/>
</bind>
</comp>

<comp id="881" class="1005" name="mux_case_068182_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_068182 "/>
</bind>
</comp>

<comp id="887" class="1005" name="mux_case_170188_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_170188 "/>
</bind>
</comp>

<comp id="893" class="1005" name="mux_case_272194_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_272194 "/>
</bind>
</comp>

<comp id="899" class="1005" name="mux_case_374200_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_374200 "/>
</bind>
</comp>

<comp id="905" class="1005" name="mux_case_476206_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_476206 "/>
</bind>
</comp>

<comp id="911" class="1005" name="mux_case_079212_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_079212 "/>
</bind>
</comp>

<comp id="917" class="1005" name="mux_case_181218_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_181218 "/>
</bind>
</comp>

<comp id="923" class="1005" name="mux_case_283224_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_283224 "/>
</bind>
</comp>

<comp id="929" class="1005" name="mux_case_385230_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_385230 "/>
</bind>
</comp>

<comp id="935" class="1005" name="mux_case_487236_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mux_case_487236 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln186_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="1"/>
<pin id="946" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln186_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="1"/>
<pin id="951" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln186_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="3" slack="1"/>
<pin id="956" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="conv3_weights_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="104" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="104" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="104" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="104" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="104" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="104" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="104" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="104" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="104" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="104" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="104" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="104" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="104" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="104" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="104" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="104" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="104" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="104" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="104" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="104" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="2" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="427" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="442" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="442" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="454" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="448" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="445" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="218" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="82" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="460" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="502" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="526"><net_src comp="406" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="523" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="523" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="523" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="523" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="523" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="523" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="523" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="523" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="523" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="523" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="523" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="523" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="523" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="523" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="523" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="523" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="523" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="523" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="523" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="523" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="523" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="523" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="523" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="523" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="76" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="757"><net_src comp="754" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="773"><net_src comp="106" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="780"><net_src comp="110" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="787"><net_src comp="114" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="794"><net_src comp="118" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="800"><net_src comp="122" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="806"><net_src comp="126" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="812"><net_src comp="130" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="818"><net_src comp="134" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="824"><net_src comp="138" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="830"><net_src comp="142" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="836"><net_src comp="146" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="842"><net_src comp="150" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="848"><net_src comp="154" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="854"><net_src comp="158" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="860"><net_src comp="162" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="866"><net_src comp="166" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="872"><net_src comp="170" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="878"><net_src comp="174" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="884"><net_src comp="178" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="890"><net_src comp="182" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="896"><net_src comp="186" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="902"><net_src comp="190" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="908"><net_src comp="194" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="914"><net_src comp="198" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="920"><net_src comp="202" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="926"><net_src comp="206" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="932"><net_src comp="210" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="938"><net_src comp="214" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="947"><net_src comp="436" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="952"><net_src comp="460" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="957"><net_src comp="468" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="962"><net_src comp="399" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mux_case_487236_out | {1 }
	Port: mux_case_385230_out | {1 }
	Port: mux_case_283224_out | {1 }
	Port: mux_case_181218_out | {1 }
	Port: mux_case_079212_out | {1 }
	Port: mux_case_476206_out | {1 }
	Port: mux_case_374200_out | {1 }
	Port: mux_case_272194_out | {1 }
	Port: mux_case_170188_out | {1 }
	Port: mux_case_068182_out | {1 }
	Port: mux_case_465176_out | {1 }
	Port: mux_case_363170_out | {1 }
	Port: mux_case_261164_out | {1 }
	Port: mux_case_159158_out | {1 }
	Port: mux_case_057152_out | {1 }
	Port: mux_case_454146_out | {1 }
	Port: mux_case_352140_out | {1 }
	Port: mux_case_250134_out | {1 }
	Port: mux_case_148128_out | {1 }
	Port: mux_case_046122_out | {1 }
	Port: mux_case_4115_out | {1 }
	Port: mux_case_3109_out | {1 }
	Port: mux_case_2103_out | {1 }
	Port: mux_case_197_out | {1 }
	Port: mux_case_091_out | {1 }
 - Input state : 
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6 : add_ln189 | {1 }
	Port: conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6 : conv3_weights | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln186 : 2
		add_ln186_1 : 2
		br_ln186 : 3
		kx_load : 1
		ky_load : 1
		add_ln186 : 2
		icmp_ln187 : 2
		select_ln186 : 3
		select_ln186_1 : 3
		zext_ln189 : 4
		add_ln189_1 : 5
		zext_ln189_1 : 6
		trunc_ln189 : 6
		p_shl4 : 7
		add_ln189_2 : 8
		zext_ln189_2 : 4
		add_ln189_3 : 9
		zext_ln189_3 : 10
		conv3_weights_addr : 11
		conv3_weights_load : 12
		mux_case_091_load : 1
		mux_case_197_load : 1
		mux_case_2103_load : 1
		mux_case_3109_load : 1
		mux_case_4115_load : 1
		mux_case_046122_load : 1
		mux_case_148128_load : 1
		mux_case_250134_load : 1
		mux_case_352140_load : 1
		mux_case_454146_load : 1
		mux_case_057152_load : 1
		mux_case_159158_load : 1
		mux_case_261164_load : 1
		mux_case_363170_load : 1
		mux_case_465176_load : 1
		mux_case_068182_load : 1
		mux_case_170188_load : 1
		mux_case_272194_load : 1
		mux_case_374200_load : 1
		mux_case_476206_load : 1
		mux_case_079212_load : 1
		mux_case_181218_load : 1
		mux_case_283224_load : 1
		mux_case_385230_load : 1
		mux_case_487236_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		bitcast_ln189 : 1
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln189 : 2
		store_ln187 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln186_1_fu_436     |    0    |    12   |
|          |      add_ln186_fu_448      |    0    |    10   |
|    add   |     add_ln189_1_fu_480     |    0    |    16   |
|          |     add_ln189_2_fu_502     |    0    |    18   |
|          |     add_ln189_3_fu_512     |    0    |    18   |
|          |      add_ln187_fu_652      |    0    |    10   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln186_fu_430     |    0    |    12   |
|          |      icmp_ln187_fu_454     |    0    |    10   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln186_fu_460    |    0    |    3    |
|          |    select_ln186_1_fu_468   |    0    |    3    |
|----------|----------------------------|---------|---------|
|   read   | add_ln189_read_read_fu_218 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_224   |    0    |    0    |
|          |   write_ln0_write_fu_231   |    0    |    0    |
|          |   write_ln0_write_fu_238   |    0    |    0    |
|          |   write_ln0_write_fu_245   |    0    |    0    |
|          |   write_ln0_write_fu_252   |    0    |    0    |
|          |   write_ln0_write_fu_259   |    0    |    0    |
|          |   write_ln0_write_fu_266   |    0    |    0    |
|          |   write_ln0_write_fu_273   |    0    |    0    |
|          |   write_ln0_write_fu_280   |    0    |    0    |
|          |   write_ln0_write_fu_287   |    0    |    0    |
|          |   write_ln0_write_fu_294   |    0    |    0    |
|          |   write_ln0_write_fu_301   |    0    |    0    |
|   write  |   write_ln0_write_fu_308   |    0    |    0    |
|          |   write_ln0_write_fu_315   |    0    |    0    |
|          |   write_ln0_write_fu_322   |    0    |    0    |
|          |   write_ln0_write_fu_329   |    0    |    0    |
|          |   write_ln0_write_fu_336   |    0    |    0    |
|          |   write_ln0_write_fu_343   |    0    |    0    |
|          |   write_ln0_write_fu_350   |    0    |    0    |
|          |   write_ln0_write_fu_357   |    0    |    0    |
|          |   write_ln0_write_fu_364   |    0    |    0    |
|          |   write_ln0_write_fu_371   |    0    |    0    |
|          |   write_ln0_write_fu_378   |    0    |    0    |
|          |   write_ln0_write_fu_385   |    0    |    0    |
|          |   write_ln0_write_fu_392   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln189_fu_476     |    0    |    0    |
|   zext   |     zext_ln189_1_fu_486    |    0    |    0    |
|          |     zext_ln189_2_fu_508    |    0    |    0    |
|          |     zext_ln189_3_fu_518    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln189_fu_490     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl4_fu_494       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   112   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln186_1_reg_944   |    5   |
|conv3_weights_addr_reg_959|   10   |
|  indvar_flatten_reg_784  |    5   |
|        kx_reg_770        |    3   |
|        ky_reg_777        |    3   |
|  mux_case_046122_reg_821 |   32   |
|  mux_case_057152_reg_851 |   32   |
|  mux_case_068182_reg_881 |   32   |
|  mux_case_079212_reg_911 |   32   |
|   mux_case_091_reg_791   |   32   |
|  mux_case_148128_reg_827 |   32   |
|  mux_case_159158_reg_857 |   32   |
|  mux_case_170188_reg_887 |   32   |
|  mux_case_181218_reg_917 |   32   |
|   mux_case_197_reg_797   |   32   |
|   mux_case_2103_reg_803  |   32   |
|  mux_case_250134_reg_833 |   32   |
|  mux_case_261164_reg_863 |   32   |
|  mux_case_272194_reg_893 |   32   |
|  mux_case_283224_reg_923 |   32   |
|   mux_case_3109_reg_809  |   32   |
|  mux_case_352140_reg_839 |   32   |
|  mux_case_363170_reg_869 |   32   |
|  mux_case_374200_reg_899 |   32   |
|  mux_case_385230_reg_929 |   32   |
|   mux_case_4115_reg_815  |   32   |
|  mux_case_454146_reg_845 |   32   |
|  mux_case_465176_reg_875 |   32   |
|  mux_case_476206_reg_905 |   32   |
|  mux_case_487236_reg_935 |   32   |
|  select_ln186_1_reg_954  |    3   |
|   select_ln186_reg_949   |    3   |
+--------------------------+--------+
|           Total          |   832  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_406 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   832  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   832  |   121  |
+-----------+--------+--------+--------+
